// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/03/2025 13:47:26"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	EscreveREG,
	CLOCK,
	INSTRUCAO,
	IROUTPUT,
	PC,
	PCJUMP,
	ULAA,
	ULAB,
	ULAOPCODE,
	ULAR);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	EscreveREG;
input 	CLOCK;
output 	[31:0] INSTRUCAO;
output 	[31:0] IROUTPUT;
output 	[31:0] PC;
output 	[31:0] PCJUMP;
output 	[31:0] ULAA;
output 	[31:0] ULAB;
output 	[3:0] ULAOPCODE;
output 	[31:0] ULAR;

// Design Ports Information
// EscreveREG	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[31]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[30]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[29]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[28]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[27]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[26]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[25]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[24]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[23]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[22]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[21]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[20]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[19]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[18]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[17]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[16]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[15]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[14]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[13]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[12]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[11]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[10]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[9]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[7]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[6]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[5]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[3]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[2]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[1]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTRUCAO[0]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[31]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[30]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[29]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[28]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[27]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[26]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[25]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[24]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[23]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[22]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[21]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[20]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[19]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[18]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[17]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[14]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[12]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[11]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[10]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[9]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[8]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IROUTPUT[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[31]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[30]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[28]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[27]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[26]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[25]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[24]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[23]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[22]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[21]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[20]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[19]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[18]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[17]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[16]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[15]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[14]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[13]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[12]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[11]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[10]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[8]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[7]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[5]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[4]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[2]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[1]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCJUMP[0]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[31]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[30]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[29]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[28]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[27]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[26]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[25]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[24]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[23]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[22]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[20]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[19]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[18]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[17]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[16]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[15]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[13]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[12]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[11]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[10]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[9]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[8]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[6]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[5]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[4]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAA[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[31]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[30]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[29]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[28]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[27]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[26]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[24]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[23]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[22]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[21]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[20]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[19]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[18]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[17]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[16]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[15]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[14]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[13]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[12]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[11]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[10]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[9]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[8]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[7]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[6]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[5]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[4]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[3]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[2]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[1]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAB[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[3]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[2]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[1]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAOPCODE[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[31]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[30]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[29]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[28]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[27]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[26]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[25]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[24]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[23]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[22]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[21]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[20]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[19]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[18]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[17]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[16]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[15]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[14]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[13]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[12]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[11]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[10]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[9]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[8]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[7]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[5]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[4]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[1]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ULAR[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OACLE2_v.sdo");
// synopsys translate_on

wire \inst6|Add0~4_combout ;
wire \inst6|Add0~8_combout ;
wire \inst6|Add0~10_combout ;
wire \inst6|Add0~12_combout ;
wire \inst6|Add0~14_combout ;
wire \inst6|Add0~16_combout ;
wire \inst6|Add0~18_combout ;
wire \inst6|Add0~20_combout ;
wire \inst6|Add0~26_combout ;
wire \inst6|Add0~34_combout ;
wire \inst6|Add0~42_combout ;
wire \inst6|Add0~44_combout ;
wire \inst6|Add0~46_combout ;
wire \inst6|Add0~52_combout ;
wire \inst6|Add0~54_combout ;
wire \inst6|Add0~56_combout ;
wire \inst6|Add0~60_combout ;
wire \inst6|Add1~4_combout ;
wire \inst6|Add1~14_combout ;
wire \inst6|Add1~24_combout ;
wire \inst6|Add1~28_combout ;
wire \inst6|Add1~34_combout ;
wire \inst6|Add1~38_combout ;
wire \inst6|Add1~52_combout ;
wire \inst6|Add1~58_combout ;
wire \inst6|Add1~60_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst12|inst|Add0~0_combout ;
wire \inst12|inst|Add0~2_combout ;
wire \inst12|inst|Add0~4_combout ;
wire \inst12|inst|Add0~6_combout ;
wire \inst12|inst|Add0~10_combout ;
wire \inst12|inst|Add0~14_combout ;
wire \inst12|inst|Add0~20_combout ;
wire \inst12|inst|Add0~24_combout ;
wire \inst12|inst|Add0~38_combout ;
wire \inst12|inst|Add0~44_combout ;
wire \inst12|inst|Add0~46_combout ;
wire \inst11|inst2|Add0~8_combout ;
wire \inst11|inst2|Add0~12_combout ;
wire \inst11|inst2|Add0~18_combout ;
wire \inst11|inst2|Add0~28_combout ;
wire \inst11|inst2|Add0~32_combout ;
wire \inst11|inst2|Add0~36_combout ;
wire \inst11|inst2|Add0~40_combout ;
wire \inst11|inst2|Add0~42_combout ;
wire \inst11|inst2|Add0~48_combout ;
wire \inst11|inst2|Add0~50_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst4|registers~1024_combout ;
wire \inst4|registers~1025_combout ;
wire \inst4|registers~1026_combout ;
wire \inst4|registers~1027_combout ;
wire \inst4|registers~671_regout ;
wire \inst4|registers~1028_combout ;
wire \inst4|registers~1029_combout ;
wire \inst4|registers~1030_combout ;
wire \inst4|registers~895_regout ;
wire \inst4|registers~767_regout ;
wire \inst4|registers~639_regout ;
wire \inst4|registers~1031_combout ;
wire \inst4|registers~1023_regout ;
wire \inst4|registers~1032_combout ;
wire \inst4|registers~1033_combout ;
wire \inst4|registers~287_regout ;
wire \inst4|registers~383_regout ;
wire \inst4|registers~63_regout ;
wire \inst4|registers~31_regout ;
wire \inst4|registers~1038_combout ;
wire \inst4|registers~1051_combout ;
wire \inst4|registers~1052_combout ;
wire \inst4|registers~1054_combout ;
wire \inst4|registers~1055_combout ;
wire \inst4|registers~1056_combout ;
wire \inst4|registers~1057_combout ;
wire \inst4|registers~1058_combout ;
wire \inst4|registers~1059_combout ;
wire \inst4|registers~1060_combout ;
wire \inst4|registers~1061_combout ;
wire \inst4|registers~1062_combout ;
wire \inst4|registers~1063_combout ;
wire \inst4|registers~702_regout ;
wire \inst4|registers~830_regout ;
wire \inst4|registers~574_regout ;
wire \inst4|registers~1064_combout ;
wire \inst4|registers~958_regout ;
wire \inst4|registers~1065_combout ;
wire \inst4|registers~862_regout ;
wire \inst4|registers~734_regout ;
wire \inst4|registers~606_regout ;
wire \inst4|registers~1066_combout ;
wire \inst4|registers~990_regout ;
wire \inst4|registers~1067_combout ;
wire \inst4|registers~798_regout ;
wire \inst4|registers~670_regout ;
wire \inst4|registers~542_regout ;
wire \inst4|registers~1068_combout ;
wire \inst4|registers~926_regout ;
wire \inst4|registers~1069_combout ;
wire \inst4|registers~1070_combout ;
wire \inst4|registers~766_regout ;
wire \inst4|registers~894_regout ;
wire \inst4|registers~638_regout ;
wire \inst4|registers~1071_combout ;
wire \inst4|registers~1022_regout ;
wire \inst4|registers~1072_combout ;
wire \inst4|registers~1073_combout ;
wire \inst4|registers~222_regout ;
wire \inst4|registers~190_regout ;
wire \inst4|registers~158_regout ;
wire \inst4|registers~1074_combout ;
wire \inst4|registers~254_regout ;
wire \inst4|registers~1075_combout ;
wire \inst4|registers~1084_combout ;
wire \inst4|registers~1085_combout ;
wire \inst4|registers~1086_combout ;
wire \inst4|registers~1087_combout ;
wire \inst4|registers~1088_combout ;
wire \inst4|registers~1089_combout ;
wire \inst4|registers~1090_combout ;
wire \inst4|registers~1091_combout ;
wire \inst4|registers~1092_combout ;
wire \inst4|registers~1093_combout ;
wire \inst4|registers~1094_combout ;
wire \inst4|registers~1095_combout ;
wire \inst4|registers~1096_combout ;
wire \inst4|registers~1101_combout ;
wire \inst4|registers~1106_combout ;
wire \inst4|registers~1107_combout ;
wire \inst4|registers~797_regout ;
wire \inst4|registers~541_regout ;
wire \inst4|registers~1108_combout ;
wire \inst4|registers~1111_combout ;
wire \inst4|registers~1112_combout ;
wire \inst4|registers~1118_combout ;
wire \inst4|registers~445_regout ;
wire \inst4|registers~477_regout ;
wire \inst4|registers~1121_combout ;
wire \inst4|registers~1122_combout ;
wire \inst4|registers~1124_combout ;
wire \inst4|registers~1125_combout ;
wire \inst4|registers~1128_combout ;
wire \inst4|registers~1129_combout ;
wire \inst4|registers~1134_combout ;
wire \inst4|registers~1136_combout ;
wire \inst4|registers~700_regout ;
wire \inst4|registers~828_regout ;
wire \inst4|registers~572_regout ;
wire \inst4|registers~1144_combout ;
wire \inst4|registers~956_regout ;
wire \inst4|registers~1145_combout ;
wire \inst4|registers~604_regout ;
wire \inst4|registers~668_regout ;
wire \inst4|registers~540_regout ;
wire \inst4|registers~1148_combout ;
wire \inst4|registers~1149_combout ;
wire \inst4|registers~220_regout ;
wire \inst4|registers~188_regout ;
wire \inst4|registers~156_regout ;
wire \inst4|registers~1154_combout ;
wire \inst4|registers~252_regout ;
wire \inst4|registers~1155_combout ;
wire \inst4|registers~1164_combout ;
wire \inst4|registers~1165_combout ;
wire \inst4|registers~1166_combout ;
wire \inst4|registers~1167_combout ;
wire \inst4|registers~1168_combout ;
wire \inst4|registers~1174_combout ;
wire \inst4|registers~1175_combout ;
wire \inst4|registers~1181_combout ;
wire \inst4|registers~731_regout ;
wire \inst4|registers~1184_combout ;
wire \inst4|registers~1185_combout ;
wire \inst4|registers~795_regout ;
wire \inst4|registers~539_regout ;
wire \inst4|registers~1188_combout ;
wire \inst4|registers~315_regout ;
wire \inst4|registers~283_regout ;
wire \inst4|registers~1194_combout ;
wire \inst4|registers~1195_combout ;
wire \inst4|registers~187_regout ;
wire \inst4|registers~219_regout ;
wire \inst4|registers~1196_combout ;
wire \inst4|registers~1197_combout ;
wire \inst4|registers~1198_combout ;
wire \inst4|registers~1199_combout ;
wire \inst4|registers~1200_combout ;
wire \inst4|registers~443_regout ;
wire \inst4|registers~1201_combout ;
wire \inst4|registers~1202_combout ;
wire \inst4|registers~1203_combout ;
wire \inst4|registers~1206_combout ;
wire \inst4|registers~1207_combout ;
wire \inst4|registers~1208_combout ;
wire \inst4|registers~1209_combout ;
wire \inst4|registers~1210_combout ;
wire \inst4|registers~1211_combout ;
wire \inst4|registers~1214_combout ;
wire \inst4|registers~698_regout ;
wire \inst4|registers~986_regout ;
wire \inst4|registers~1231_combout ;
wire \inst4|registers~1232_combout ;
wire \inst4|registers~218_regout ;
wire \inst4|registers~186_regout ;
wire \inst4|registers~154_regout ;
wire \inst4|registers~1234_combout ;
wire \inst4|registers~250_regout ;
wire \inst4|registers~1235_combout ;
wire \inst4|registers~314_regout ;
wire \inst4|registers~346_regout ;
wire \inst4|registers~282_regout ;
wire \inst4|registers~1236_combout ;
wire \inst4|registers~378_regout ;
wire \inst4|registers~1237_combout ;
wire \inst4|registers~58_regout ;
wire \inst4|registers~90_regout ;
wire \inst4|registers~26_regout ;
wire \inst4|registers~1238_combout ;
wire \inst4|registers~122_regout ;
wire \inst4|registers~1239_combout ;
wire \inst4|registers~1240_combout ;
wire \inst4|registers~474_regout ;
wire \inst4|registers~442_regout ;
wire \inst4|registers~410_regout ;
wire \inst4|registers~1241_combout ;
wire \inst4|registers~506_regout ;
wire \inst4|registers~1242_combout ;
wire \inst4|registers~1243_combout ;
wire \inst4|registers~1246_combout ;
wire \inst4|registers~1247_combout ;
wire \inst4|registers~1248_combout ;
wire \inst4|registers~1249_combout ;
wire \inst4|registers~1250_combout ;
wire \inst4|registers~1254_combout ;
wire \inst4|registers~1255_combout ;
wire \inst4|registers~1256_combout ;
wire \inst4|registers~1257_combout ;
wire \inst4|registers~1258_combout ;
wire \inst4|registers~1259_combout ;
wire \inst4|registers~1260_combout ;
wire \inst4|registers~1261_combout ;
wire \inst4|registers~1262_combout ;
wire \inst4|registers~1263_combout ;
wire \inst4|registers~1264_combout ;
wire \inst4|registers~1265_combout ;
wire \inst4|registers~1271_combout ;
wire \inst4|registers~1274_combout ;
wire \inst4|registers~185_regout ;
wire \inst4|registers~217_regout ;
wire \inst4|registers~153_regout ;
wire \inst4|registers~1276_combout ;
wire \inst4|registers~249_regout ;
wire \inst4|registers~1277_combout ;
wire \inst4|registers~57_regout ;
wire \inst4|registers~25_regout ;
wire \inst4|registers~1278_combout ;
wire \inst4|registers~441_regout ;
wire \inst4|registers~1281_combout ;
wire \inst4|registers~1282_combout ;
wire \inst4|registers~1286_combout ;
wire \inst4|registers~1287_combout ;
wire \inst4|registers~1288_combout ;
wire \inst4|registers~1289_combout ;
wire \inst4|registers~1290_combout ;
wire \inst4|registers~1296_combout ;
wire \inst4|registers~1297_combout ;
wire \inst4|registers~1298_combout ;
wire \inst4|registers~1299_combout ;
wire \inst4|registers~1300_combout ;
wire \inst4|registers~1306_combout ;
wire \inst4|registers~792_regout ;
wire \inst4|registers~664_regout ;
wire \inst4|registers~536_regout ;
wire \inst4|registers~1308_combout ;
wire \inst4|registers~920_regout ;
wire \inst4|registers~1309_combout ;
wire \inst4|registers~760_regout ;
wire \inst4|registers~1311_combout ;
wire \inst4|registers~1312_combout ;
wire \inst4|registers~184_regout ;
wire \inst4|registers~152_regout ;
wire \inst4|registers~1314_combout ;
wire \inst4|registers~1316_combout ;
wire \inst4|registers~120_regout ;
wire \inst4|registers~440_regout ;
wire \inst4|registers~408_regout ;
wire \inst4|registers~1321_combout ;
wire \inst4|registers~1324_combout ;
wire \inst4|registers~1325_combout ;
wire \inst4|registers~1328_combout ;
wire \inst4|registers~1329_combout ;
wire \inst4|registers~1334_combout ;
wire \inst4|registers~1335_combout ;
wire \inst4|registers~1338_combout ;
wire \inst4|registers~1339_combout ;
wire \inst4|registers~1341_combout ;
wire \inst4|registers~1344_combout ;
wire \inst4|registers~695_regout ;
wire \inst4|registers~567_regout ;
wire \inst4|registers~1346_combout ;
wire \inst4|registers~791_regout ;
wire \inst4|registers~535_regout ;
wire \inst4|registers~1348_combout ;
wire \inst4|registers~183_regout ;
wire \inst4|registers~215_regout ;
wire \inst4|registers~151_regout ;
wire \inst4|registers~1356_combout ;
wire \inst4|registers~247_regout ;
wire \inst4|registers~1357_combout ;
wire \inst4|registers~87_regout ;
wire \inst4|registers~55_regout ;
wire \inst4|registers~23_regout ;
wire \inst4|registers~1358_combout ;
wire \inst4|registers~119_regout ;
wire \inst4|registers~1359_combout ;
wire \inst4|registers~1360_combout ;
wire \inst4|registers~1366_combout ;
wire \inst4|registers~1367_combout ;
wire \inst4|registers~1368_combout ;
wire \inst4|registers~1371_combout ;
wire \inst4|registers~1372_combout ;
wire \inst4|registers~1374_combout ;
wire \inst4|registers~1375_combout ;
wire \inst4|registers~1376_combout ;
wire \inst4|registers~1377_combout ;
wire \inst4|registers~1378_combout ;
wire \inst4|registers~1379_combout ;
wire \inst4|registers~1380_combout ;
wire \inst4|registers~1381_combout ;
wire \inst4|registers~1382_combout ;
wire \inst4|registers~1383_combout ;
wire \inst4|registers~566_regout ;
wire \inst4|registers~854_regout ;
wire \inst4|registers~726_regout ;
wire \inst4|registers~598_regout ;
wire \inst4|registers~1386_combout ;
wire \inst4|registers~982_regout ;
wire \inst4|registers~1387_combout ;
wire \inst4|registers~790_regout ;
wire \inst4|registers~662_regout ;
wire \inst4|registers~534_regout ;
wire \inst4|registers~1388_combout ;
wire \inst4|registers~918_regout ;
wire \inst4|registers~1389_combout ;
wire \inst4|registers~1390_combout ;
wire \inst4|registers~886_regout ;
wire \inst4|registers~630_regout ;
wire \inst4|registers~1391_combout ;
wire \inst4|registers~214_regout ;
wire \inst4|registers~1394_combout ;
wire \inst4|registers~1395_combout ;
wire \inst4|registers~342_regout ;
wire \inst4|registers~278_regout ;
wire \inst4|registers~1396_combout ;
wire \inst4|registers~1397_combout ;
wire \inst4|registers~54_regout ;
wire \inst4|registers~86_regout ;
wire \inst4|registers~22_regout ;
wire \inst4|registers~1398_combout ;
wire \inst4|registers~118_regout ;
wire \inst4|registers~1399_combout ;
wire \inst4|registers~1400_combout ;
wire \inst4|registers~470_regout ;
wire \inst4|registers~438_regout ;
wire \inst4|registers~406_regout ;
wire \inst4|registers~1401_combout ;
wire \inst4|registers~502_regout ;
wire \inst4|registers~1402_combout ;
wire \inst4|registers~1403_combout ;
wire \inst4|registers~1404_combout ;
wire \inst4|registers~1405_combout ;
wire \inst4|registers~1406_combout ;
wire \inst4|registers~1407_combout ;
wire \inst4|registers~1408_combout ;
wire \inst4|registers~1409_combout ;
wire \inst4|registers~1410_combout ;
wire \inst4|registers~1411_combout ;
wire \inst4|registers~1412_combout ;
wire \inst4|registers~1413_combout ;
wire \inst4|registers~1416_combout ;
wire \inst4|registers~1418_combout ;
wire \inst4|registers~1419_combout ;
wire \inst4|registers~1421_combout ;
wire \inst4|registers~1422_combout ;
wire \inst4|registers~853_regout ;
wire \inst4|registers~597_regout ;
wire \inst4|registers~1424_combout ;
wire \inst4|registers~821_regout ;
wire \inst4|registers~693_regout ;
wire \inst4|registers~565_regout ;
wire \inst4|registers~1426_combout ;
wire \inst4|registers~949_regout ;
wire \inst4|registers~1427_combout ;
wire \inst4|registers~661_regout ;
wire \inst4|registers~789_regout ;
wire \inst4|registers~533_regout ;
wire \inst4|registers~1428_combout ;
wire \inst4|registers~917_regout ;
wire \inst4|registers~1429_combout ;
wire \inst4|registers~1430_combout ;
wire \inst4|registers~1013_regout ;
wire \inst4|registers~1434_combout ;
wire \inst4|registers~373_regout ;
wire \inst4|registers~1435_combout ;
wire \inst4|registers~181_regout ;
wire \inst4|registers~213_regout ;
wire \inst4|registers~149_regout ;
wire \inst4|registers~1436_combout ;
wire \inst4|registers~245_regout ;
wire \inst4|registers~1437_combout ;
wire \inst4|registers~53_regout ;
wire \inst4|registers~21_regout ;
wire \inst4|registers~1438_combout ;
wire \inst4|registers~1444_combout ;
wire \inst4|registers~1445_combout ;
wire \inst4|registers~1446_combout ;
wire \inst4|registers~1447_combout ;
wire \inst4|registers~1448_combout ;
wire \inst4|registers~1449_combout ;
wire \inst4|registers~1450_combout ;
wire \inst4|registers~1451_combout ;
wire \inst4|registers~1452_combout ;
wire \inst4|registers~1453_combout ;
wire \inst4|registers~1456_combout ;
wire \inst4|registers~1457_combout ;
wire \inst4|registers~1458_combout ;
wire \inst4|registers~1459_combout ;
wire \inst4|registers~1460_combout ;
wire \inst4|registers~1461_combout ;
wire \inst4|registers~820_regout ;
wire \inst4|registers~564_regout ;
wire \inst4|registers~1464_combout ;
wire \inst4|registers~852_regout ;
wire \inst4|registers~724_regout ;
wire \inst4|registers~596_regout ;
wire \inst4|registers~1466_combout ;
wire \inst4|registers~980_regout ;
wire \inst4|registers~1467_combout ;
wire \inst4|registers~756_regout ;
wire \inst4|registers~884_regout ;
wire \inst4|registers~628_regout ;
wire \inst4|registers~1471_combout ;
wire \inst4|registers~1012_regout ;
wire \inst4|registers~1472_combout ;
wire \inst4|registers~212_regout ;
wire \inst4|registers~1474_combout ;
wire \inst4|registers~1475_combout ;
wire \inst4|registers~308_regout ;
wire \inst4|registers~340_regout ;
wire \inst4|registers~1476_combout ;
wire \inst4|registers~1477_combout ;
wire \inst4|registers~84_regout ;
wire \inst4|registers~20_regout ;
wire \inst4|registers~1478_combout ;
wire \inst4|registers~1479_combout ;
wire \inst4|registers~1480_combout ;
wire \inst4|registers~436_regout ;
wire \inst4|registers~404_regout ;
wire \inst4|registers~1481_combout ;
wire \inst4|registers~1482_combout ;
wire \inst4|registers~1483_combout ;
wire \inst4|registers~1484_combout ;
wire \inst4|registers~1485_combout ;
wire \inst4|registers~1486_combout ;
wire \inst4|registers~1487_combout ;
wire \inst4|registers~1488_combout ;
wire \inst4|registers~1489_combout ;
wire \inst4|registers~1490_combout ;
wire \inst4|registers~1491_combout ;
wire \inst4|registers~1492_combout ;
wire \inst4|registers~1493_combout ;
wire \inst4|registers~1498_combout ;
wire \inst4|registers~1501_combout ;
wire \inst4|registers~819_regout ;
wire \inst4|registers~1506_combout ;
wire \inst4|registers~1507_combout ;
wire \inst4|registers~787_regout ;
wire \inst4|registers~531_regout ;
wire \inst4|registers~1508_combout ;
wire \inst4|registers~755_regout ;
wire \inst4|registers~1511_combout ;
wire \inst4|registers~1512_combout ;
wire \inst4|registers~243_regout ;
wire \inst4|registers~115_regout ;
wire \inst4|registers~467_regout ;
wire \inst4|registers~403_regout ;
wire \inst4|registers~1521_combout ;
wire \inst4|registers~1528_combout ;
wire \inst4|registers~1534_combout ;
wire \inst4|registers~1535_combout ;
wire \inst4|registers~1536_combout ;
wire \inst4|registers~1537_combout ;
wire \inst4|registers~1538_combout ;
wire \inst4|registers~1539_combout ;
wire \inst4|registers~1540_combout ;
wire \inst4|registers~1541_combout ;
wire \inst4|registers~1542_combout ;
wire \inst4|registers~1543_combout ;
wire \inst4|registers~818_regout ;
wire \inst4|registers~562_regout ;
wire \inst4|registers~1544_combout ;
wire \inst4|registers~1546_combout ;
wire \inst4|registers~658_regout ;
wire \inst4|registers~530_regout ;
wire \inst4|registers~1548_combout ;
wire \inst4|registers~1549_combout ;
wire \inst4|registers~754_regout ;
wire \inst4|registers~882_regout ;
wire \inst4|registers~626_regout ;
wire \inst4|registers~1551_combout ;
wire \inst4|registers~1010_regout ;
wire \inst4|registers~1552_combout ;
wire \inst4|registers~306_regout ;
wire \inst4|registers~1556_combout ;
wire \inst4|registers~1557_combout ;
wire \inst4|registers~82_regout ;
wire \inst4|registers~18_regout ;
wire \inst4|registers~1558_combout ;
wire \inst4|registers~498_regout ;
wire \inst4|registers~1564_combout ;
wire \inst4|registers~1568_combout ;
wire \inst4|registers~1571_combout ;
wire \inst4|registers~1572_combout ;
wire \inst4|registers~1578_combout ;
wire \inst4|registers~1579_combout ;
wire \inst4|registers~1581_combout ;
wire \inst4|registers~1582_combout ;
wire \inst4|registers~1584_combout ;
wire \inst4|registers~305_regout ;
wire \inst4|registers~1594_combout ;
wire \inst4|registers~1595_combout ;
wire \inst4|registers~177_regout ;
wire \inst4|registers~209_regout ;
wire \inst4|registers~145_regout ;
wire \inst4|registers~1596_combout ;
wire \inst4|registers~241_regout ;
wire \inst4|registers~1597_combout ;
wire \inst4|registers~1598_combout ;
wire \inst4|registers~1599_combout ;
wire \inst4|registers~1600_combout ;
wire \inst4|registers~433_regout ;
wire \inst4|registers~465_regout ;
wire \inst4|registers~401_regout ;
wire \inst4|registers~1601_combout ;
wire \inst4|registers~497_regout ;
wire \inst4|registers~1602_combout ;
wire \inst4|registers~1603_combout ;
wire \inst4|registers~1616_combout ;
wire \inst4|registers~1617_combout ;
wire \inst4|registers~1621_combout ;
wire \inst4|registers~1622_combout ;
wire \inst4|registers~848_regout ;
wire \inst4|registers~720_regout ;
wire \inst4|registers~592_regout ;
wire \inst4|registers~1626_combout ;
wire \inst4|registers~976_regout ;
wire \inst4|registers~1627_combout ;
wire \inst4|registers~784_regout ;
wire \inst4|registers~656_regout ;
wire \inst4|registers~528_regout ;
wire \inst4|registers~1628_combout ;
wire \inst4|registers~912_regout ;
wire \inst4|registers~1629_combout ;
wire \inst4|registers~1630_combout ;
wire \inst4|registers~880_regout ;
wire \inst4|registers~624_regout ;
wire \inst4|registers~1631_combout ;
wire \inst4|registers~208_regout ;
wire \inst4|registers~1634_combout ;
wire \inst4|registers~1635_combout ;
wire \inst4|registers~304_regout ;
wire \inst4|registers~336_regout ;
wire \inst4|registers~272_regout ;
wire \inst4|registers~1636_combout ;
wire \inst4|registers~368_regout ;
wire \inst4|registers~1637_combout ;
wire \inst4|registers~48_regout ;
wire \inst4|registers~80_regout ;
wire \inst4|registers~16_regout ;
wire \inst4|registers~1638_combout ;
wire \inst4|registers~112_regout ;
wire \inst4|registers~1639_combout ;
wire \inst4|registers~1640_combout ;
wire \inst4|registers~432_regout ;
wire \inst4|registers~1641_combout ;
wire \inst4|registers~496_regout ;
wire \inst4|registers~1642_combout ;
wire \inst4|registers~1643_combout ;
wire \inst4|registers~1646_combout ;
wire \inst4|registers~1647_combout ;
wire \inst4|registers~1648_combout ;
wire \inst4|registers~1649_combout ;
wire \inst4|registers~1650_combout ;
wire \inst4|registers~1651_combout ;
wire \inst4|registers~1656_combout ;
wire \inst4|registers~1657_combout ;
wire \inst4|registers~1658_combout ;
wire \inst4|registers~1659_combout ;
wire \inst4|registers~1660_combout ;
wire \inst4|registers~847_regout ;
wire \inst4|registers~591_regout ;
wire \inst4|registers~1664_combout ;
wire \inst4|registers~815_regout ;
wire \inst4|registers~687_regout ;
wire \inst4|registers~559_regout ;
wire \inst4|registers~1666_combout ;
wire \inst4|registers~943_regout ;
wire \inst4|registers~1667_combout ;
wire \inst4|registers~911_regout ;
wire \inst4|registers~1007_regout ;
wire \inst4|registers~1674_combout ;
wire \inst4|registers~1675_combout ;
wire \inst4|registers~175_regout ;
wire \inst4|registers~207_regout ;
wire \inst4|registers~143_regout ;
wire \inst4|registers~1676_combout ;
wire \inst4|registers~239_regout ;
wire \inst4|registers~1677_combout ;
wire \inst4|registers~79_regout ;
wire \inst4|registers~47_regout ;
wire \inst4|registers~15_regout ;
wire \inst4|registers~1678_combout ;
wire \inst4|registers~111_regout ;
wire \inst4|registers~1679_combout ;
wire \inst4|registers~1680_combout ;
wire \inst4|registers~1681_combout ;
wire \inst4|registers~1682_combout ;
wire \inst4|registers~1683_combout ;
wire \inst4|registers~1684_combout ;
wire \inst4|registers~1685_combout ;
wire \inst4|registers~1686_combout ;
wire \inst4|registers~1687_combout ;
wire \inst4|registers~1688_combout ;
wire \inst4|registers~1689_combout ;
wire \inst4|registers~1690_combout ;
wire \inst4|registers~1691_combout ;
wire \inst4|registers~1692_combout ;
wire \inst4|registers~1693_combout ;
wire \inst4|registers~1696_combout ;
wire \inst4|registers~1697_combout ;
wire \inst4|registers~1698_combout ;
wire \inst4|registers~1699_combout ;
wire \inst4|registers~1700_combout ;
wire \inst4|registers~1704_combout ;
wire \inst4|registers~1711_combout ;
wire \inst4|registers~302_regout ;
wire \inst4|registers~334_regout ;
wire \inst4|registers~270_regout ;
wire \inst4|registers~1716_combout ;
wire \inst4|registers~366_regout ;
wire \inst4|registers~1717_combout ;
wire \inst4|registers~46_regout ;
wire \inst4|registers~78_regout ;
wire \inst4|registers~14_regout ;
wire \inst4|registers~1718_combout ;
wire \inst4|registers~110_regout ;
wire \inst4|registers~1719_combout ;
wire \inst4|registers~1720_combout ;
wire \inst4|registers~494_regout ;
wire \inst4|registers~1726_combout ;
wire \inst4|registers~1727_combout ;
wire \inst4|registers~1728_combout ;
wire \inst4|registers~1729_combout ;
wire \inst4|registers~1730_combout ;
wire \inst4|registers~1736_combout ;
wire \inst4|registers~1737_combout ;
wire \inst4|registers~1738_combout ;
wire \inst4|registers~1739_combout ;
wire \inst4|registers~1740_combout ;
wire \inst4|registers~845_regout ;
wire \inst4|registers~589_regout ;
wire \inst4|registers~1744_combout ;
wire \inst4|registers~1746_combout ;
wire \inst4|registers~781_regout ;
wire \inst4|registers~525_regout ;
wire \inst4|registers~1748_combout ;
wire \inst4|registers~749_regout ;
wire \inst4|registers~621_regout ;
wire \inst4|registers~1751_combout ;
wire \inst4|registers~1752_combout ;
wire \inst4|registers~333_regout ;
wire \inst4|registers~301_regout ;
wire \inst4|registers~269_regout ;
wire \inst4|registers~1754_combout ;
wire \inst4|registers~365_regout ;
wire \inst4|registers~1755_combout ;
wire \inst4|registers~173_regout ;
wire \inst4|registers~205_regout ;
wire \inst4|registers~141_regout ;
wire \inst4|registers~1756_combout ;
wire \inst4|registers~237_regout ;
wire \inst4|registers~1757_combout ;
wire \inst4|registers~77_regout ;
wire \inst4|registers~45_regout ;
wire \inst4|registers~13_regout ;
wire \inst4|registers~1758_combout ;
wire \inst4|registers~109_regout ;
wire \inst4|registers~1759_combout ;
wire \inst4|registers~1760_combout ;
wire \inst4|registers~429_regout ;
wire \inst4|registers~461_regout ;
wire \inst4|registers~397_regout ;
wire \inst4|registers~1761_combout ;
wire \inst4|registers~493_regout ;
wire \inst4|registers~1762_combout ;
wire \inst4|registers~1763_combout ;
wire \inst4|registers~1764_combout ;
wire \inst4|registers~1768_combout ;
wire \inst4|registers~1771_combout ;
wire \inst4|registers~1774_combout ;
wire \inst4|registers~1775_combout ;
wire \inst4|registers~1776_combout ;
wire \inst4|registers~1777_combout ;
wire \inst4|registers~1778_combout ;
wire \inst4|registers~1779_combout ;
wire \inst4|registers~1780_combout ;
wire \inst4|registers~1781_combout ;
wire \inst4|registers~1782_combout ;
wire \inst4|registers~1783_combout ;
wire \inst4|registers~684_regout ;
wire \inst4|registers~812_regout ;
wire \inst4|registers~556_regout ;
wire \inst4|registers~1784_combout ;
wire \inst4|registers~940_regout ;
wire \inst4|registers~1785_combout ;
wire \inst4|registers~844_regout ;
wire \inst4|registers~716_regout ;
wire \inst4|registers~588_regout ;
wire \inst4|registers~1786_combout ;
wire \inst4|registers~972_regout ;
wire \inst4|registers~1787_combout ;
wire \inst4|registers~780_regout ;
wire \inst4|registers~652_regout ;
wire \inst4|registers~524_regout ;
wire \inst4|registers~1788_combout ;
wire \inst4|registers~908_regout ;
wire \inst4|registers~1789_combout ;
wire \inst4|registers~1790_combout ;
wire \inst4|registers~748_regout ;
wire \inst4|registers~876_regout ;
wire \inst4|registers~620_regout ;
wire \inst4|registers~1791_combout ;
wire \inst4|registers~1004_regout ;
wire \inst4|registers~1792_combout ;
wire \inst4|registers~1793_combout ;
wire \inst4|registers~140_regout ;
wire \inst4|registers~1801_combout ;
wire \inst4|registers~1804_combout ;
wire \inst4|registers~1805_combout ;
wire \inst4|registers~1806_combout ;
wire \inst4|registers~1807_combout ;
wire \inst4|registers~1808_combout ;
wire \inst4|registers~1809_combout ;
wire \inst4|registers~1810_combout ;
wire \inst4|registers~1811_combout ;
wire \inst4|registers~1812_combout ;
wire \inst4|registers~1813_combout ;
wire \inst4|registers~1814_combout ;
wire \inst4|registers~843_regout ;
wire \inst4|registers~587_regout ;
wire \inst4|registers~1824_combout ;
wire \inst4|registers~811_regout ;
wire \inst4|registers~1826_combout ;
wire \inst4|registers~1827_combout ;
wire \inst4|registers~651_regout ;
wire \inst4|registers~779_regout ;
wire \inst4|registers~523_regout ;
wire \inst4|registers~1828_combout ;
wire \inst4|registers~907_regout ;
wire \inst4|registers~1829_combout ;
wire \inst4|registers~1830_combout ;
wire \inst4|registers~1003_regout ;
wire \inst4|registers~1834_combout ;
wire \inst4|registers~1835_combout ;
wire \inst4|registers~171_regout ;
wire \inst4|registers~203_regout ;
wire \inst4|registers~139_regout ;
wire \inst4|registers~1836_combout ;
wire \inst4|registers~235_regout ;
wire \inst4|registers~1837_combout ;
wire \inst4|registers~75_regout ;
wire \inst4|registers~43_regout ;
wire \inst4|registers~11_regout ;
wire \inst4|registers~1838_combout ;
wire \inst4|registers~107_regout ;
wire \inst4|registers~1839_combout ;
wire \inst4|registers~1840_combout ;
wire \inst4|registers~427_regout ;
wire \inst4|registers~1841_combout ;
wire \inst4|registers~1842_combout ;
wire \inst4|registers~1843_combout ;
wire \inst4|registers~1844_combout ;
wire \inst4|registers~1848_combout ;
wire \inst4|registers~1849_combout ;
wire \inst4|registers~1851_combout ;
wire \inst4|registers~1852_combout ;
wire \inst4|registers~1856_combout ;
wire \inst4|registers~1857_combout ;
wire \inst4|registers~1858_combout ;
wire \inst4|registers~1859_combout ;
wire \inst4|registers~1860_combout ;
wire \inst4|registers~778_regout ;
wire \inst4|registers~650_regout ;
wire \inst4|registers~522_regout ;
wire \inst4|registers~1868_combout ;
wire \inst4|registers~906_regout ;
wire \inst4|registers~1869_combout ;
wire \inst4|registers~170_regout ;
wire \inst4|registers~138_regout ;
wire \inst4|registers~1874_combout ;
wire \inst4|registers~1876_combout ;
wire \inst4|registers~106_regout ;
wire \inst4|registers~490_regout ;
wire \inst4|registers~1884_combout ;
wire \inst4|registers~1885_combout ;
wire \inst4|registers~1888_combout ;
wire \inst4|registers~1889_combout ;
wire \inst4|registers~1891_combout ;
wire \inst4|registers~1894_combout ;
wire \inst4|registers~1898_combout ;
wire \inst4|registers~1899_combout ;
wire \inst4|registers~1901_combout ;
wire \inst4|registers~1902_combout ;
wire \inst4|registers~841_regout ;
wire \inst4|registers~585_regout ;
wire \inst4|registers~1904_combout ;
wire \inst4|registers~1906_combout ;
wire \inst4|registers~649_regout ;
wire \inst4|registers~777_regout ;
wire \inst4|registers~521_regout ;
wire \inst4|registers~1908_combout ;
wire \inst4|registers~905_regout ;
wire \inst4|registers~1909_combout ;
wire \inst4|registers~745_regout ;
wire \inst4|registers~617_regout ;
wire \inst4|registers~1911_combout ;
wire \inst4|registers~1912_combout ;
wire \inst4|registers~329_regout ;
wire \inst4|registers~297_regout ;
wire \inst4|registers~265_regout ;
wire \inst4|registers~1914_combout ;
wire \inst4|registers~361_regout ;
wire \inst4|registers~1915_combout ;
wire \inst4|registers~169_regout ;
wire \inst4|registers~201_regout ;
wire \inst4|registers~137_regout ;
wire \inst4|registers~1916_combout ;
wire \inst4|registers~233_regout ;
wire \inst4|registers~1917_combout ;
wire \inst4|registers~41_regout ;
wire \inst4|registers~9_regout ;
wire \inst4|registers~1918_combout ;
wire \inst4|registers~1924_combout ;
wire \inst4|registers~1925_combout ;
wire \inst4|registers~1928_combout ;
wire \inst4|registers~1929_combout ;
wire \inst4|registers~1931_combout ;
wire \inst4|registers~1934_combout ;
wire \inst4|registers~1935_combout ;
wire \inst4|registers~1936_combout ;
wire \inst4|registers~1937_combout ;
wire \inst4|registers~1938_combout ;
wire \inst4|registers~1939_combout ;
wire \inst4|registers~1940_combout ;
wire \inst4|registers~1941_combout ;
wire \inst4|registers~1942_combout ;
wire \inst4|registers~1943_combout ;
wire \inst4|registers~776_regout ;
wire \inst4|registers~648_regout ;
wire \inst4|registers~520_regout ;
wire \inst4|registers~1948_combout ;
wire \inst4|registers~904_regout ;
wire \inst4|registers~1949_combout ;
wire \inst4|registers~744_regout ;
wire \inst4|registers~872_regout ;
wire \inst4|registers~616_regout ;
wire \inst4|registers~1951_combout ;
wire \inst4|registers~1000_regout ;
wire \inst4|registers~1952_combout ;
wire \inst4|registers~264_regout ;
wire \inst4|registers~360_regout ;
wire \inst4|registers~424_regout ;
wire \inst4|registers~392_regout ;
wire \inst4|registers~1961_combout ;
wire \inst4|registers~1962_combout ;
wire \inst4|registers~1964_combout ;
wire \inst4|registers~1968_combout ;
wire \inst4|registers~1969_combout ;
wire \inst4|registers~1971_combout ;
wire \inst4|registers~1972_combout ;
wire \inst4|registers~1974_combout ;
wire \inst4|registers~1976_combout ;
wire \inst4|registers~1977_combout ;
wire \inst4|registers~1978_combout ;
wire \inst4|registers~1979_combout ;
wire \inst4|registers~1980_combout ;
wire \inst4|registers~1981_combout ;
wire \inst4|registers~711_regout ;
wire \inst4|registers~839_regout ;
wire \inst4|registers~583_regout ;
wire \inst4|registers~1984_combout ;
wire \inst4|registers~967_regout ;
wire \inst4|registers~1985_combout ;
wire \inst4|registers~807_regout ;
wire \inst4|registers~679_regout ;
wire \inst4|registers~551_regout ;
wire \inst4|registers~1986_combout ;
wire \inst4|registers~935_regout ;
wire \inst4|registers~1987_combout ;
wire \inst4|registers~647_regout ;
wire \inst4|registers~775_regout ;
wire \inst4|registers~519_regout ;
wire \inst4|registers~1988_combout ;
wire \inst4|registers~903_regout ;
wire \inst4|registers~1989_combout ;
wire \inst4|registers~1990_combout ;
wire \inst4|registers~871_regout ;
wire \inst4|registers~743_regout ;
wire \inst4|registers~615_regout ;
wire \inst4|registers~1991_combout ;
wire \inst4|registers~999_regout ;
wire \inst4|registers~1992_combout ;
wire \inst4|registers~1993_combout ;
wire \inst4|registers~295_regout ;
wire \inst4|registers~263_regout ;
wire \inst4|registers~1994_combout ;
wire \inst4|registers~199_regout ;
wire \inst4|registers~135_regout ;
wire \inst4|registers~1996_combout ;
wire \inst4|registers~39_regout ;
wire \inst4|registers~7_regout ;
wire \inst4|registers~1998_combout ;
wire \inst4|registers~423_regout ;
wire \inst4|registers~455_regout ;
wire \inst4|registers~391_regout ;
wire \inst4|registers~2001_combout ;
wire \inst4|registers~487_regout ;
wire \inst4|registers~2002_combout ;
wire \inst4|registers~2004_combout ;
wire \inst4|registers~2005_combout ;
wire \inst4|registers~2006_combout ;
wire \inst4|registers~2007_combout ;
wire \inst4|registers~2008_combout ;
wire \inst4|registers~2009_combout ;
wire \inst4|registers~2010_combout ;
wire \inst4|registers~2011_combout ;
wire \inst4|registers~2012_combout ;
wire \inst4|registers~2013_combout ;
wire \inst4|registers~2014_combout ;
wire \inst4|registers~2015_combout ;
wire \inst4|registers~2016_combout ;
wire \inst4|registers~2017_combout ;
wire \inst4|registers~2018_combout ;
wire \inst4|registers~2019_combout ;
wire \inst4|registers~2020_combout ;
wire \inst4|registers~2021_combout ;
wire \inst4|registers~2022_combout ;
wire \inst4|registers~2023_combout ;
wire \inst4|data2[7]~24_combout ;
wire \inst4|registers~934_regout ;
wire \inst4|registers~2026_combout ;
wire \inst4|registers~518_regout ;
wire \inst4|registers~166_regout ;
wire \inst4|registers~134_regout ;
wire \inst4|registers~2034_combout ;
wire \inst4|registers~326_regout ;
wire \inst4|registers~262_regout ;
wire \inst4|registers~2036_combout ;
wire \inst4|registers~38_regout ;
wire \inst4|registers~70_regout ;
wire \inst4|registers~6_regout ;
wire \inst4|registers~2038_combout ;
wire \inst4|registers~102_regout ;
wire \inst4|registers~2039_combout ;
wire \inst4|registers~454_regout ;
wire \inst4|registers~422_regout ;
wire \inst4|registers~390_regout ;
wire \inst4|registers~2041_combout ;
wire \inst4|registers~486_regout ;
wire \inst4|registers~2042_combout ;
wire \inst4|registers~2044_combout ;
wire \inst4|registers~2045_combout ;
wire \inst4|registers~2048_combout ;
wire \inst4|registers~2049_combout ;
wire \inst4|registers~2051_combout ;
wire \inst4|registers~2054_combout ;
wire \inst4|registers~2055_combout ;
wire \inst4|registers~2056_combout ;
wire \inst4|registers~2057_combout ;
wire \inst4|registers~2058_combout ;
wire \inst4|registers~2059_combout ;
wire \inst4|registers~2060_combout ;
wire \inst4|registers~2061_combout ;
wire \inst4|registers~2062_combout ;
wire \inst4|registers~2063_combout ;
wire \inst4|registers~709_regout ;
wire \inst4|registers~837_regout ;
wire \inst4|registers~581_regout ;
wire \inst4|registers~2064_combout ;
wire \inst4|registers~965_regout ;
wire \inst4|registers~2065_combout ;
wire \inst4|registers~805_regout ;
wire \inst4|registers~2066_combout ;
wire \inst4|registers~2067_combout ;
wire \inst4|registers~2068_combout ;
wire \inst4|registers~2069_combout ;
wire \inst4|registers~2070_combout ;
wire \inst4|registers~741_regout ;
wire \inst4|registers~613_regout ;
wire \inst4|registers~2071_combout ;
wire \inst4|registers~2072_combout ;
wire \inst4|registers~2073_combout ;
wire \inst4|registers~197_regout ;
wire \inst4|registers~133_regout ;
wire \inst4|registers~2076_combout ;
wire \inst4|registers~37_regout ;
wire \inst4|registers~5_regout ;
wire \inst4|registers~2078_combout ;
wire \inst4|registers~2084_combout ;
wire \inst4|registers~2085_combout ;
wire \inst4|registers~2091_combout ;
wire \inst4|registers~2096_combout ;
wire \inst4|registers~2097_combout ;
wire \inst4|registers~2098_combout ;
wire \inst4|registers~2099_combout ;
wire \inst4|registers~2100_combout ;
wire \inst4|registers~2101_combout ;
wire \inst4|registers~676_regout ;
wire \inst4|registers~804_regout ;
wire \inst4|registers~548_regout ;
wire \inst4|registers~2104_combout ;
wire \inst4|registers~932_regout ;
wire \inst4|registers~2105_combout ;
wire \inst4|registers~964_regout ;
wire \inst4|registers~772_regout ;
wire \inst4|registers~644_regout ;
wire \inst4|registers~516_regout ;
wire \inst4|registers~2108_combout ;
wire \inst4|registers~900_regout ;
wire \inst4|registers~2109_combout ;
wire \inst4|registers~996_regout ;
wire \inst4|registers~292_regout ;
wire \inst4|registers~324_regout ;
wire \inst4|registers~260_regout ;
wire \inst4|registers~2116_combout ;
wire \inst4|registers~356_regout ;
wire \inst4|registers~2117_combout ;
wire \inst4|registers~36_regout ;
wire \inst4|registers~68_regout ;
wire \inst4|registers~4_regout ;
wire \inst4|registers~2118_combout ;
wire \inst4|registers~100_regout ;
wire \inst4|registers~2119_combout ;
wire \inst4|registers~2120_combout ;
wire \inst4|registers~388_regout ;
wire \inst4|registers~484_regout ;
wire \inst4|registers~2124_combout ;
wire \inst4|registers~2125_combout ;
wire \inst4|registers~2126_combout ;
wire \inst4|registers~2127_combout ;
wire \inst4|registers~2128_combout ;
wire \inst4|registers~2129_combout ;
wire \inst4|registers~2130_combout ;
wire \inst4|registers~2131_combout ;
wire \inst4|registers~2132_combout ;
wire \inst4|registers~2133_combout ;
wire \inst4|registers~2134_combout ;
wire \inst4|registers~2135_combout ;
wire \inst4|registers~2136_combout ;
wire \inst4|registers~2137_combout ;
wire \inst4|registers~2138_combout ;
wire \inst4|registers~2139_combout ;
wire \inst4|registers~2140_combout ;
wire \inst4|registers~2141_combout ;
wire \inst4|registers~2142_combout ;
wire \inst4|registers~2143_combout ;
wire \inst4|data2[4]~27_combout ;
wire \inst4|registers~547_regout ;
wire \inst4|registers~771_regout ;
wire \inst4|registers~515_regout ;
wire \inst4|registers~2148_combout ;
wire \inst4|registers~867_regout ;
wire \inst4|registers~2151_combout ;
wire \inst4|registers~2152_combout ;
wire \inst4|registers~323_regout ;
wire \inst4|registers~291_regout ;
wire \inst4|registers~259_regout ;
wire \inst4|registers~2154_combout ;
wire \inst4|registers~355_regout ;
wire \inst4|registers~2155_combout ;
wire \inst4|registers~163_regout ;
wire \inst4|registers~195_regout ;
wire \inst4|registers~131_regout ;
wire \inst4|registers~2156_combout ;
wire \inst4|registers~227_regout ;
wire \inst4|registers~2157_combout ;
wire \inst4|registers~67_regout ;
wire \inst4|registers~35_regout ;
wire \inst4|registers~3_regout ;
wire \inst4|registers~2158_combout ;
wire \inst4|registers~99_regout ;
wire \inst4|registers~2159_combout ;
wire \inst4|registers~2160_combout ;
wire \inst4|registers~419_regout ;
wire \inst4|registers~451_regout ;
wire \inst4|registers~387_regout ;
wire \inst4|registers~2161_combout ;
wire \inst4|registers~483_regout ;
wire \inst4|registers~2162_combout ;
wire \inst4|registers~2163_combout ;
wire \inst4|registers~2164_combout ;
wire \inst4|registers~2166_combout ;
wire \inst4|registers~2167_combout ;
wire \inst4|registers~2168_combout ;
wire \inst4|registers~2169_combout ;
wire \inst4|registers~2170_combout ;
wire \inst4|registers~2174_combout ;
wire \inst4|registers~2175_combout ;
wire \inst4|registers~2176_combout ;
wire \inst4|registers~2177_combout ;
wire \inst4|registers~2178_combout ;
wire \inst4|registers~2179_combout ;
wire \inst4|registers~2180_combout ;
wire \inst4|registers~2181_combout ;
wire \inst4|registers~2182_combout ;
wire \inst4|registers~2183_combout ;
wire \inst4|registers~674_regout ;
wire \inst4|registers~2184_combout ;
wire \inst4|registers~2185_combout ;
wire \inst4|registers~706_regout ;
wire \inst4|registers~2186_combout ;
wire \inst4|registers~770_regout ;
wire \inst4|registers~642_regout ;
wire \inst4|registers~514_regout ;
wire \inst4|registers~2188_combout ;
wire \inst4|registers~898_regout ;
wire \inst4|registers~2189_combout ;
wire \inst4|registers~866_regout ;
wire \inst4|registers~610_regout ;
wire \inst4|registers~2191_combout ;
wire \inst4|registers~354_regout ;
wire \inst4|registers~98_regout ;
wire \inst4|registers~2208_combout ;
wire \inst4|registers~2209_combout ;
wire \inst4|registers~2211_combout ;
wire \inst4|registers~2212_combout ;
wire \inst4|registers~2216_combout ;
wire \inst4|registers~2217_combout ;
wire \inst4|registers~2218_combout ;
wire \inst4|registers~2219_combout ;
wire \inst4|registers~2220_combout ;
wire \inst4|registers~961_regout ;
wire \inst4|registers~289_regout ;
wire \inst4|registers~257_regout ;
wire \inst4|registers~2234_combout ;
wire \inst4|registers~161_regout ;
wire \inst4|registers~193_regout ;
wire \inst4|registers~129_regout ;
wire \inst4|registers~2236_combout ;
wire \inst4|registers~225_regout ;
wire \inst4|registers~2237_combout ;
wire \inst4|registers~65_regout ;
wire \inst4|registers~33_regout ;
wire \inst4|registers~1_regout ;
wire \inst4|registers~2238_combout ;
wire \inst4|registers~97_regout ;
wire \inst4|registers~2239_combout ;
wire \inst4|registers~2240_combout ;
wire \inst4|registers~449_regout ;
wire \inst4|registers~385_regout ;
wire \inst4|registers~2241_combout ;
wire \inst4|registers~2244_combout ;
wire \inst4|registers~2245_combout ;
wire \inst4|registers~2248_combout ;
wire \inst4|registers~2249_combout ;
wire \inst4|registers~2251_combout ;
wire \inst4|registers~2254_combout ;
wire \inst4|registers~2255_combout ;
wire \inst4|registers~2256_combout ;
wire \inst4|registers~2257_combout ;
wire \inst4|registers~2258_combout ;
wire \inst4|registers~2259_combout ;
wire \inst4|registers~2260_combout ;
wire \inst4|registers~2261_combout ;
wire \inst4|registers~2262_combout ;
wire \inst4|registers~2263_combout ;
wire \inst4|registers~672_regout ;
wire \inst4|registers~2264_combout ;
wire \inst4|registers~2265_combout ;
wire \inst4|registers~832_regout ;
wire \inst4|registers~704_regout ;
wire \inst4|registers~576_regout ;
wire \inst4|registers~2266_combout ;
wire \inst4|registers~960_regout ;
wire \inst4|registers~2267_combout ;
wire \inst4|registers~768_regout ;
wire \inst4|registers~640_regout ;
wire \inst4|registers~512_regout ;
wire \inst4|registers~2268_combout ;
wire \inst4|registers~896_regout ;
wire \inst4|registers~2269_combout ;
wire \inst4|registers~2270_combout ;
wire \inst4|registers~864_regout ;
wire \inst4|registers~608_regout ;
wire \inst4|registers~2271_combout ;
wire \inst4|registers~2272_combout ;
wire \inst4|registers~2273_combout ;
wire \inst4|registers~192_regout ;
wire \inst4|registers~2274_combout ;
wire \inst4|registers~2275_combout ;
wire \inst4|registers~288_regout ;
wire \inst4|registers~320_regout ;
wire \inst4|registers~256_regout ;
wire \inst4|registers~2276_combout ;
wire \inst4|registers~352_regout ;
wire \inst4|registers~2277_combout ;
wire \inst4|registers~64_regout ;
wire \inst4|registers~0_regout ;
wire \inst4|registers~2278_combout ;
wire \inst4|registers~2286_combout ;
wire \inst4|registers~2287_combout ;
wire \inst4|registers~2288_combout ;
wire \inst4|registers~2289_combout ;
wire \inst4|registers~2290_combout ;
wire \inst4|registers~2291_combout ;
wire \inst4|registers~2296_combout ;
wire \inst4|registers~2297_combout ;
wire \inst4|registers~2298_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ;
wire \inst6|Mux3~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ;
wire \inst6|Mux5~2_combout ;
wire \inst6|Mux8~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ;
wire \inst6|Mux10~2_combout ;
wire \inst6|Mux14~2_combout ;
wire \inst6|Mux18~2_combout ;
wire \inst6|Mux22~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ;
wire \inst6|Mux25~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ;
wire \inst6|Mux27~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ;
wire \inst6|Mux29~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst36|WideOr6~0_combout ;
wire \inst36|WideOr0~0_combout ;
wire \inst36|WideOr11~0_combout ;
wire \inst36|WideOr2~0_combout ;
wire \inst36|WideOr2~1_combout ;
wire \inst36|Decoder0~2_combout ;
wire \inst36|Decoder0~3_combout ;
wire \inst36|Decoder0~4_combout ;
wire \inst8~0_combout ;
wire \inst8~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst36|WideOr7~0_combout ;
wire \inst36|Decoder0~5_combout ;
wire \inst36|Decoder0~6_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst6|Mux3~4_combout ;
wire \inst6|Mux4~4_combout ;
wire \inst6|Mux5~4_combout ;
wire \inst6|Mux8~4_combout ;
wire \inst6|Mux9~4_combout ;
wire \inst6|Mux10~4_combout ;
wire \inst6|Mux14~4_combout ;
wire \inst6|Mux18~4_combout ;
wire \inst6|Mux21~4_combout ;
wire \inst6|Mux22~4_combout ;
wire \inst6|Mux25~4_combout ;
wire \inst6|Mux27~4_combout ;
wire \inst6|Mux29~4_combout ;
wire \inst36|EscreveMem~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst11|inst2|Add0~1 ;
wire \inst11|inst2|Add0~2_combout ;
wire \inst9|out[3]~30_combout ;
wire \inst11|inst2|Add0~3 ;
wire \inst11|inst2|Add0~5 ;
wire \inst11|inst2|Add0~6_combout ;
wire \inst9|out[5]~28_combout ;
wire \inst12|inst|Add0~1 ;
wire \inst12|inst|Add0~3 ;
wire \inst12|inst|Add0~5 ;
wire \inst12|inst|Add0~7 ;
wire \inst12|inst|Add0~8_combout ;
wire \inst9|out[6]~27_combout ;
wire \inst12|inst|Add0~9 ;
wire \inst12|inst|Add0~11 ;
wire \inst12|inst|Add0~12_combout ;
wire \inst9|out[8]~25_combout ;
wire \inst11|inst2|Add0~7 ;
wire \inst11|inst2|Add0~9 ;
wire \inst11|inst2|Add0~11 ;
wire \inst11|inst2|Add0~13 ;
wire \inst11|inst2|Add0~14_combout ;
wire \inst9|out[9]~24_combout ;
wire \inst11|inst2|Add0~15 ;
wire \inst11|inst2|Add0~16_combout ;
wire \inst12|inst|Add0~13 ;
wire \inst12|inst|Add0~15 ;
wire \inst12|inst|Add0~16_combout ;
wire \inst9|out[10]~23_combout ;
wire \inst12|inst|Add0~17 ;
wire \inst12|inst|Add0~18_combout ;
wire \inst9|out[11]~22_combout ;
wire \inst11|inst2|Add0~17 ;
wire \inst11|inst2|Add0~19 ;
wire \inst11|inst2|Add0~21 ;
wire \inst11|inst2|Add0~22_combout ;
wire \inst12|inst|Add0~19 ;
wire \inst12|inst|Add0~21 ;
wire \inst12|inst|Add0~22_combout ;
wire \inst9|out[13]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst36|Decoder0~0_combout ;
wire \inst36|WideOr0~1_combout ;
wire \inst36|WideOr0~1clkctrl_outclk ;
wire \inst36|Jump~combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst11|inst2|Add0~20_combout ;
wire \inst9|out[12]~21_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst11|inst2|Add0~10_combout ;
wire \inst9|out[7]~26_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst11|inst2|Add0~4_combout ;
wire \inst9|out[4]~29_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst36|MemparaReg~combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst6|Mux30~2_combout ;
wire \inst6|Mux30~3_combout ;
wire \inst5|ULAopcode[0]~1_combout ;
wire \inst6|Mux30~4_combout ;
wire \inst6|Mux4~2_combout ;
wire \inst6|Mux0~1_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst36|RegDst~combout ;
wire \inst33|out[2]~2_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst33|out[1]~1_combout ;
wire \inst33|out[0]~0_combout ;
wire \inst4|registers~2315_combout ;
wire \inst4|registers~2305_combout ;
wire \inst4|registers~2316_combout ;
wire \inst4|registers~699_regout ;
wire \inst4|registers~2317_combout ;
wire \inst4|registers~2318_combout ;
wire \inst4|registers~571_regout ;
wire \inst4|registers~1186_combout ;
wire \inst4|registers~2313_combout ;
wire \inst4|registers~2314_combout ;
wire \inst4|registers~827_regout ;
wire \inst4|registers~2319_combout ;
wire \inst4|registers~2320_combout ;
wire \inst4|registers~955_regout ;
wire \inst4|registers~1187_combout ;
wire \inst4|registers~2321_combout ;
wire \inst4|registers~2322_combout ;
wire \inst4|registers~667_regout ;
wire \inst4|registers~2327_combout ;
wire \inst4|registers~2328_combout ;
wire \inst4|registers~923_regout ;
wire \inst4|registers~1189_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst4|registers~1190_combout ;
wire \inst4|registers~2335_combout ;
wire \inst4|registers~2336_combout ;
wire \inst4|registers~1019_regout ;
wire \inst4|registers~2329_combout ;
wire \inst4|registers~2330_combout ;
wire \inst4|registers~891_regout ;
wire \inst4|registers~2333_combout ;
wire \inst4|registers~2334_combout ;
wire \inst4|registers~635_regout ;
wire \inst4|registers~2331_combout ;
wire \inst4|registers~2332_combout ;
wire \inst4|registers~763_regout ;
wire \inst4|registers~1191_combout ;
wire \inst4|registers~1192_combout ;
wire \inst4|registers~1193_combout ;
wire \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|data1[27]~4_combout ;
wire \inst6|Mux4~3_combout ;
wire \inst36|OrigUla~combout ;
wire \inst30|out[15]~16_combout ;
wire \inst4|registers~2311_combout ;
wire \inst4|registers~2312_combout ;
wire \inst4|registers~973_regout ;
wire \inst4|registers~2304_combout ;
wire \inst4|registers~2306_combout ;
wire \inst4|registers~717_regout ;
wire \inst4|registers~1765_combout ;
wire \inst4|registers~877_regout ;
wire \inst4|registers~1005_regout ;
wire \inst4|registers~1772_combout ;
wire \inst4|registers~941_regout ;
wire \inst4|registers~685_regout ;
wire \inst4|registers~557_regout ;
wire \inst4|registers~1766_combout ;
wire \inst4|registers~1767_combout ;
wire \inst4|registers~909_regout ;
wire \inst4|registers~1769_combout ;
wire \inst4|registers~1770_combout ;
wire \inst4|registers~1773_combout ;
wire \inst4|Equal1~0_combout ;
wire \inst4|data2[13]~18_combout ;
wire \inst30|out[13]~18_combout ;
wire \inst6|Mux18~3_combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ;
wire \inst4|registers~962_regout ;
wire \inst33|out[3]~3_combout ;
wire \inst4|registers~2309_combout ;
wire \inst4|registers~2310_combout ;
wire \inst4|registers~578_regout ;
wire \inst4|registers~2206_combout ;
wire \inst4|registers~2207_combout ;
wire \inst4|registers~2210_combout ;
wire \inst4|registers~930_regout ;
wire \inst4|registers~546_regout ;
wire \inst4|registers~802_regout ;
wire \inst4|registers~2204_combout ;
wire \inst4|registers~2205_combout ;
wire \inst4|registers~2213_combout ;
wire \inst4|registers~2337_combout ;
wire \inst4|registers~2345_combout ;
wire \inst4|registers~226_regout ;
wire \inst4|registers~2342_combout ;
wire \inst4|registers~162_regout ;
wire \inst4|registers~2344_combout ;
wire \inst4|registers~130_regout ;
wire \inst4|registers~2214_combout ;
wire \inst4|registers~2215_combout ;
wire \inst4|registers~2351_combout ;
wire \inst4|registers~450_regout ;
wire \inst4|registers~2353_combout ;
wire \inst4|registers~482_regout ;
wire \inst4|registers~2352_combout ;
wire \inst4|registers~386_regout ;
wire \inst4|registers~2221_combout ;
wire \inst4|registers~2222_combout ;
wire \inst4|registers~2223_combout ;
wire \inst4|data2[2]~29_combout ;
wire \inst30|out[4]~27_combout ;
wire \inst3|out[4]~27_combout ;
wire \inst4|registers~228_regout ;
wire \inst4|registers~2343_combout ;
wire \inst4|registers~196_regout ;
wire \inst4|registers~164_regout ;
wire \inst4|registers~132_regout ;
wire \inst4|registers~2114_combout ;
wire \inst4|registers~2115_combout ;
wire \inst4|registers~2350_combout ;
wire \inst4|registers~420_regout ;
wire \inst4|registers~2121_combout ;
wire \inst4|registers~452_regout ;
wire \inst4|registers~2122_combout ;
wire \inst4|registers~2123_combout ;
wire \inst4|registers~868_regout ;
wire \inst4|registers~612_regout ;
wire \inst4|registers~2111_combout ;
wire \inst4|registers~740_regout ;
wire \inst4|registers~2112_combout ;
wire \inst4|registers~2307_combout ;
wire \inst4|registers~2308_combout ;
wire \inst4|registers~836_regout ;
wire \inst4|registers~580_regout ;
wire \inst4|registers~708_regout ;
wire \inst4|registers~2106_combout ;
wire \inst4|registers~2107_combout ;
wire \inst4|registers~2110_combout ;
wire \inst4|registers~2113_combout ;
wire \inst4|data1[4]~27_combout ;
wire \inst6|Mux27~3_combout ;
wire \inst30|out[6]~25_combout ;
wire \inst4|registers~966_regout ;
wire \inst4|registers~710_regout ;
wire \inst4|registers~582_regout ;
wire \inst4|registers~2046_combout ;
wire \inst4|registers~2047_combout ;
wire \inst4|registers~2050_combout ;
wire \inst4|registers~742_regout ;
wire \inst4|registers~998_regout ;
wire \inst4|registers~2052_combout ;
wire \inst4|registers~2053_combout ;
wire \inst4|data2[6]~25_combout ;
wire \inst6|Mux24~4_combout ;
wire \inst6|Mux24~2_combout ;
wire \inst30|out[7]~24_combout ;
wire \inst6|Mux24~3_combout ;
wire \inst6|Mux23~4_combout ;
wire \inst30|out[8]~23_combout ;
wire \inst4|registers~579_regout ;
wire \inst4|registers~835_regout ;
wire \inst4|registers~2144_combout ;
wire \inst4|registers~707_regout ;
wire \inst4|registers~2145_combout ;
wire \inst4|registers~643_regout ;
wire \inst4|registers~899_regout ;
wire \inst4|registers~2149_combout ;
wire \inst4|registers~675_regout ;
wire \inst4|registers~2146_combout ;
wire \inst4|registers~803_regout ;
wire \inst4|registers~931_regout ;
wire \inst4|registers~2147_combout ;
wire \inst4|registers~2150_combout ;
wire \inst4|registers~2153_combout ;
wire \inst4|data1[3]~28_combout ;
wire \inst30|out[2]~29_combout ;
wire \inst4|registers~993_regout ;
wire \inst4|registers~865_regout ;
wire \inst4|registers~2252_combout ;
wire \inst4|registers~801_regout ;
wire \inst4|registers~929_regout ;
wire \inst4|registers~545_regout ;
wire \inst4|registers~2246_combout ;
wire \inst4|registers~2247_combout ;
wire \inst4|registers~2250_combout ;
wire \inst4|registers~2253_combout ;
wire \inst4|data2[1]~30_combout ;
wire \inst30|out[1]~30_combout ;
wire \inst30|out[0]~31_combout ;
wire \inst5|ULAopcode[1]~0_combout ;
wire \inst6|Mux31~0_combout ;
wire \inst6|Add1~0_combout ;
wire \inst4|registers~255_regout ;
wire \inst4|registers~191_regout ;
wire \inst4|registers~223_regout ;
wire \inst4|registers~159_regout ;
wire \inst4|registers~1036_combout ;
wire \inst4|registers~1037_combout ;
wire \inst4|registers~2346_combout ;
wire \inst4|registers~95_regout ;
wire \inst4|registers~2349_combout ;
wire \inst4|registers~127_regout ;
wire \inst4|registers~1039_combout ;
wire \inst4|registers~1040_combout ;
wire \inst4|registers~479_regout ;
wire \inst4|registers~415_regout ;
wire \inst4|registers~1041_combout ;
wire \inst4|registers~447_regout ;
wire \inst4|registers~511_regout ;
wire \inst4|registers~1042_combout ;
wire \inst4|registers~2339_combout ;
wire \inst4|registers~319_regout ;
wire \inst4|registers~1034_combout ;
wire \inst4|registers~2338_combout ;
wire \inst4|registers~351_regout ;
wire \inst4|registers~1035_combout ;
wire \inst4|registers~1043_combout ;
wire \inst4|data1[31]~0_combout ;
wire \inst6|Mux0~2_combout ;
wire \inst4|registers~94_regout ;
wire \inst4|registers~1098_combout ;
wire \inst4|registers~126_regout ;
wire \inst4|registers~1099_combout ;
wire \inst4|registers~2341_combout ;
wire \inst4|registers~382_regout ;
wire \inst4|registers~318_regout ;
wire \inst4|registers~1097_combout ;
wire \inst4|registers~1100_combout ;
wire \inst4|registers~510_regout ;
wire \inst4|registers~478_regout ;
wire \inst4|registers~1102_combout ;
wire \inst4|registers~1103_combout ;
wire \inst4|data2[30]~1_combout ;
wire \inst4|registers~2323_combout ;
wire \inst4|registers~2340_combout ;
wire \inst4|registers~266_regout ;
wire \inst4|registers~330_regout ;
wire \inst4|registers~1896_combout ;
wire \inst4|registers~362_regout ;
wire \inst4|registers~1897_combout ;
wire \inst4|registers~1900_combout ;
wire \inst4|registers~234_regout ;
wire \inst4|registers~202_regout ;
wire \inst4|registers~1895_combout ;
wire \inst4|registers~1903_combout ;
wire \inst4|registers~1002_regout ;
wire \inst4|registers~746_regout ;
wire \inst4|registers~1892_combout ;
wire \inst4|registers~842_regout ;
wire \inst4|registers~970_regout ;
wire \inst4|registers~586_regout ;
wire \inst4|registers~1886_combout ;
wire \inst4|registers~1887_combout ;
wire \inst4|registers~1890_combout ;
wire \inst4|registers~1893_combout ;
wire \inst4|data2[10]~21_combout ;
wire \inst4|registers~971_regout ;
wire \inst4|registers~715_regout ;
wire \inst4|registers~1845_combout ;
wire \inst4|registers~939_regout ;
wire \inst4|registers~555_regout ;
wire \inst4|registers~683_regout ;
wire \inst4|registers~1846_combout ;
wire \inst4|registers~1847_combout ;
wire \inst4|registers~1850_combout ;
wire \inst4|registers~1853_combout ;
wire \inst4|registers~459_regout ;
wire \inst4|registers~395_regout ;
wire \inst4|registers~1861_combout ;
wire \inst4|registers~491_regout ;
wire \inst4|registers~1862_combout ;
wire \inst4|registers~331_regout ;
wire \inst4|registers~363_regout ;
wire \inst4|registers~267_regout ;
wire \inst4|registers~299_regout ;
wire \inst4|registers~1854_combout ;
wire \inst4|registers~1855_combout ;
wire \inst4|registers~1863_combout ;
wire \inst4|data2[11]~20_combout ;
wire \inst4|registers~2325_combout ;
wire \inst4|registers~2348_combout ;
wire \inst4|registers~12_regout ;
wire \inst4|registers~1818_combout ;
wire \inst4|registers~108_regout ;
wire \inst4|registers~1819_combout ;
wire \inst4|registers~332_regout ;
wire \inst4|registers~268_regout ;
wire \inst4|registers~1816_combout ;
wire \inst4|registers~364_regout ;
wire \inst4|registers~1817_combout ;
wire \inst4|registers~1820_combout ;
wire \inst4|registers~204_regout ;
wire \inst4|registers~1815_combout ;
wire \inst4|registers~492_regout ;
wire \inst4|registers~428_regout ;
wire \inst4|registers~396_regout ;
wire \inst4|registers~1821_combout ;
wire \inst4|registers~460_regout ;
wire \inst4|registers~1822_combout ;
wire \inst4|registers~1823_combout ;
wire \inst4|data2[12]~19_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ;
wire \inst3|out[12]~19_combout ;
wire \inst4|registers~236_regout ;
wire \inst4|registers~172_regout ;
wire \inst4|registers~1794_combout ;
wire \inst4|registers~1795_combout ;
wire \inst4|registers~1802_combout ;
wire \inst4|registers~2347_combout ;
wire \inst4|registers~44_regout ;
wire \inst4|registers~76_regout ;
wire \inst4|registers~1798_combout ;
wire \inst4|registers~1799_combout ;
wire \inst4|registers~300_regout ;
wire \inst4|registers~1796_combout ;
wire \inst4|registers~1797_combout ;
wire \inst4|registers~1800_combout ;
wire \inst4|registers~1803_combout ;
wire \inst4|data1[12]~19_combout ;
wire \inst3|out[7]~24_combout ;
wire \inst4|registers~167_regout ;
wire \inst4|registers~231_regout ;
wire \inst4|registers~1997_combout ;
wire \inst4|registers~103_regout ;
wire \inst4|registers~71_regout ;
wire \inst4|registers~1999_combout ;
wire \inst4|registers~2000_combout ;
wire \inst4|registers~359_regout ;
wire \inst4|registers~327_regout ;
wire \inst4|registers~1995_combout ;
wire \inst4|registers~2003_combout ;
wire \inst4|data1[7]~24_combout ;
wire \inst6|Add0~3 ;
wire \inst6|Add0~5 ;
wire \inst6|Add0~7 ;
wire \inst6|Add0~9 ;
wire \inst6|Add0~11 ;
wire \inst6|Add0~13 ;
wire \inst6|Add0~15 ;
wire \inst6|Add0~17 ;
wire \inst6|Add0~19 ;
wire \inst6|Add0~21 ;
wire \inst6|Add0~23 ;
wire \inst6|Add0~24_combout ;
wire \inst6|Mux19~4_combout ;
wire \inst6|Mux19~2_combout ;
wire \inst30|out[12]~19_combout ;
wire \inst6|Mux19~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ;
wire \inst3|out[11]~20_combout ;
wire \inst4|registers~875_regout ;
wire \inst4|registers~747_regout ;
wire \inst4|registers~619_regout ;
wire \inst4|registers~1831_combout ;
wire \inst4|registers~1832_combout ;
wire \inst4|registers~1825_combout ;
wire \inst4|registers~1833_combout ;
wire \inst4|data1[11]~20_combout ;
wire \inst6|Add0~22_combout ;
wire \inst6|Mux20~4_combout ;
wire \inst6|Mux20~2_combout ;
wire \inst6|Mux20~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ;
wire \inst3|out[10]~21_combout ;
wire \inst4|registers~458_regout ;
wire \inst4|registers~394_regout ;
wire \inst4|registers~426_regout ;
wire \inst4|registers~1881_combout ;
wire \inst4|registers~1882_combout ;
wire \inst4|registers~1875_combout ;
wire \inst4|registers~298_regout ;
wire \inst4|registers~1877_combout ;
wire \inst4|registers~42_regout ;
wire \inst4|registers~74_regout ;
wire \inst4|registers~10_regout ;
wire \inst4|registers~1878_combout ;
wire \inst4|registers~1879_combout ;
wire \inst4|registers~1880_combout ;
wire \inst4|registers~1883_combout ;
wire \inst4|registers~810_regout ;
wire \inst4|registers~554_regout ;
wire \inst4|registers~1864_combout ;
wire \inst4|registers~682_regout ;
wire \inst4|registers~938_regout ;
wire \inst4|registers~1865_combout ;
wire \inst4|registers~714_regout ;
wire \inst4|registers~1866_combout ;
wire \inst4|registers~1867_combout ;
wire \inst4|registers~1870_combout ;
wire \inst4|registers~618_regout ;
wire \inst4|registers~874_regout ;
wire \inst4|registers~1871_combout ;
wire \inst4|registers~1872_combout ;
wire \inst4|registers~1873_combout ;
wire \inst4|data1[10]~21_combout ;
wire \inst30|out[10]~21_combout ;
wire \inst4|registers~713_regout ;
wire \inst4|registers~969_regout ;
wire \inst4|registers~1905_combout ;
wire \inst4|registers~809_regout ;
wire \inst4|registers~1907_combout ;
wire \inst4|registers~1910_combout ;
wire \inst4|registers~1913_combout ;
wire \inst4|registers~105_regout ;
wire \inst4|registers~73_regout ;
wire \inst4|registers~1919_combout ;
wire \inst4|registers~1920_combout ;
wire \inst4|registers~457_regout ;
wire \inst4|registers~393_regout ;
wire \inst4|registers~1921_combout ;
wire \inst4|registers~425_regout ;
wire \inst4|registers~489_regout ;
wire \inst4|registers~1922_combout ;
wire \inst4|registers~1923_combout ;
wire \inst4|data1[9]~22_combout ;
wire \inst6|Add1~17 ;
wire \inst6|Add1~19 ;
wire \inst6|Add1~20_combout ;
wire \inst6|Mux21~2_combout ;
wire \inst6|Mux21~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ;
wire \inst3|out[9]~22_combout ;
wire \inst4|registers~937_regout ;
wire \inst4|registers~553_regout ;
wire \inst4|registers~681_regout ;
wire \inst4|registers~1926_combout ;
wire \inst4|registers~1927_combout ;
wire \inst4|registers~1930_combout ;
wire \inst4|registers~1001_regout ;
wire \inst4|registers~873_regout ;
wire \inst4|registers~1932_combout ;
wire \inst4|registers~1933_combout ;
wire \inst4|data2[9]~22_combout ;
wire \inst30|out[9]~22_combout ;
wire \inst6|Mux22~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ;
wire \inst6|Mux1~4_combout ;
wire \inst6|Mux1~2_combout ;
wire \inst30|out[30]~1_combout ;
wire \inst6|Mux1~3_combout ;
wire \inst3|out[30]~1_combout ;
wire \inst4|registers~30_regout ;
wire \inst4|registers~1078_combout ;
wire \inst4|registers~62_regout ;
wire \inst4|registers~1079_combout ;
wire \inst4|registers~286_regout ;
wire \inst4|registers~350_regout ;
wire \inst4|registers~1076_combout ;
wire \inst4|registers~1077_combout ;
wire \inst4|registers~1080_combout ;
wire \inst4|registers~414_regout ;
wire \inst4|registers~446_regout ;
wire \inst4|registers~1081_combout ;
wire \inst4|registers~1082_combout ;
wire \inst4|registers~1083_combout ;
wire \inst4|data1[30]~1_combout ;
wire \inst4|registers~413_regout ;
wire \inst4|registers~1141_combout ;
wire \inst4|registers~509_regout ;
wire \inst4|registers~1142_combout ;
wire \inst4|registers~349_regout ;
wire \inst4|registers~381_regout ;
wire \inst4|registers~1135_combout ;
wire \inst4|registers~189_regout ;
wire \inst4|registers~253_regout ;
wire \inst4|registers~1137_combout ;
wire \inst4|registers~29_regout ;
wire \inst4|registers~61_regout ;
wire \inst4|registers~1138_combout ;
wire \inst4|registers~125_regout ;
wire \inst4|registers~1139_combout ;
wire \inst4|registers~1140_combout ;
wire \inst4|registers~1143_combout ;
wire \inst4|registers~637_regout ;
wire \inst4|registers~765_regout ;
wire \inst4|registers~1131_combout ;
wire \inst4|registers~1021_regout ;
wire \inst4|registers~893_regout ;
wire \inst4|registers~1132_combout ;
wire \inst4|registers~829_regout ;
wire \inst4|registers~957_regout ;
wire \inst4|registers~573_regout ;
wire \inst4|registers~701_regout ;
wire \inst4|registers~1126_combout ;
wire \inst4|registers~1127_combout ;
wire \inst4|registers~1130_combout ;
wire \inst4|registers~1133_combout ;
wire \inst4|data2[29]~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ;
wire \inst4|registers~892_regout ;
wire \inst4|registers~636_regout ;
wire \inst4|registers~1151_combout ;
wire \inst4|registers~764_regout ;
wire \inst4|registers~1020_regout ;
wire \inst4|registers~1152_combout ;
wire \inst4|registers~988_regout ;
wire \inst4|registers~860_regout ;
wire \inst4|registers~732_regout ;
wire \inst4|registers~1146_combout ;
wire \inst4|registers~1147_combout ;
wire \inst4|registers~1150_combout ;
wire \inst4|registers~1153_combout ;
wire \inst4|registers~476_regout ;
wire \inst4|registers~412_regout ;
wire \inst4|registers~444_regout ;
wire \inst4|registers~1161_combout ;
wire \inst4|registers~1162_combout ;
wire \inst4|registers~92_regout ;
wire \inst4|registers~28_regout ;
wire \inst4|registers~1158_combout ;
wire \inst4|registers~60_regout ;
wire \inst4|registers~124_regout ;
wire \inst4|registers~1159_combout ;
wire \inst4|registers~348_regout ;
wire \inst4|registers~1156_combout ;
wire \inst4|registers~316_regout ;
wire \inst4|registers~380_regout ;
wire \inst4|registers~1157_combout ;
wire \inst4|registers~1160_combout ;
wire \inst4|registers~1163_combout ;
wire \inst4|data1[28]~3_combout ;
wire \inst6|Mux3~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ;
wire \inst3|out[28]~3_combout ;
wire \inst4|registers~508_regout ;
wire \inst4|registers~1182_combout ;
wire \inst4|registers~1178_combout ;
wire \inst4|registers~1179_combout ;
wire \inst4|registers~284_regout ;
wire \inst4|registers~1176_combout ;
wire \inst4|registers~1177_combout ;
wire \inst4|registers~1180_combout ;
wire \inst4|registers~1183_combout ;
wire \inst4|registers~1171_combout ;
wire \inst4|registers~1172_combout ;
wire \inst4|registers~924_regout ;
wire \inst4|registers~2324_combout ;
wire \inst4|registers~796_regout ;
wire \inst4|registers~1169_combout ;
wire \inst4|registers~1170_combout ;
wire \inst4|registers~1173_combout ;
wire \inst4|data2[28]~3_combout ;
wire \inst30|out[28]~3_combout ;
wire \inst4|registers~954_regout ;
wire \inst4|registers~826_regout ;
wire \inst4|registers~1224_combout ;
wire \inst4|registers~1225_combout ;
wire \inst4|registers~922_regout ;
wire \inst4|registers~794_regout ;
wire \inst4|registers~666_regout ;
wire \inst4|registers~2326_combout ;
wire \inst4|registers~538_regout ;
wire \inst4|registers~1228_combout ;
wire \inst4|registers~1229_combout ;
wire \inst4|registers~602_regout ;
wire \inst4|registers~730_regout ;
wire \inst4|registers~1226_combout ;
wire \inst4|registers~858_regout ;
wire \inst4|registers~1227_combout ;
wire \inst4|registers~1230_combout ;
wire \inst4|registers~1233_combout ;
wire \inst4|data1[26]~5_combout ;
wire \inst6|Mux5~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ;
wire \inst3|out[26]~5_combout ;
wire \inst4|registers~570_regout ;
wire \inst4|registers~1244_combout ;
wire \inst4|registers~1245_combout ;
wire \inst4|registers~634_regout ;
wire \inst4|registers~890_regout ;
wire \inst4|registers~1251_combout ;
wire \inst4|registers~1018_regout ;
wire \inst4|registers~762_regout ;
wire \inst4|registers~1252_combout ;
wire \inst4|registers~1253_combout ;
wire \inst4|data2[26]~5_combout ;
wire \inst30|out[26]~5_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ;
wire \inst4|registers~1016_regout ;
wire \inst4|registers~888_regout ;
wire \inst4|registers~632_regout ;
wire \inst4|registers~1331_combout ;
wire \inst4|registers~1332_combout ;
wire \inst4|registers~984_regout ;
wire \inst4|registers~600_regout ;
wire \inst4|registers~728_regout ;
wire \inst4|registers~1326_combout ;
wire \inst4|registers~1327_combout ;
wire \inst4|registers~1330_combout ;
wire \inst4|registers~1333_combout ;
wire \inst4|registers~472_regout ;
wire \inst4|registers~504_regout ;
wire \inst4|registers~1342_combout ;
wire \inst4|registers~344_regout ;
wire \inst4|registers~280_regout ;
wire \inst4|registers~1336_combout ;
wire \inst4|registers~376_regout ;
wire \inst4|registers~1337_combout ;
wire \inst4|registers~1340_combout ;
wire \inst4|registers~1343_combout ;
wire \inst4|data2[24]~7_combout ;
wire \inst30|out[24]~7_combout ;
wire \inst4|registers~471_regout ;
wire \inst4|registers~407_regout ;
wire \inst4|registers~1361_combout ;
wire \inst4|registers~439_regout ;
wire \inst4|registers~503_regout ;
wire \inst4|registers~1362_combout ;
wire \inst4|registers~375_regout ;
wire \inst4|registers~343_regout ;
wire \inst4|registers~311_regout ;
wire \inst4|registers~279_regout ;
wire \inst4|registers~1354_combout ;
wire \inst4|registers~1355_combout ;
wire \inst4|registers~1363_combout ;
wire \inst4|registers~759_regout ;
wire \inst4|registers~631_regout ;
wire \inst4|registers~1351_combout ;
wire \inst4|registers~887_regout ;
wire \inst4|registers~1015_regout ;
wire \inst4|registers~1352_combout ;
wire \inst4|registers~983_regout ;
wire \inst4|registers~727_regout ;
wire \inst4|registers~1345_combout ;
wire \inst4|registers~663_regout ;
wire \inst4|registers~1349_combout ;
wire \inst4|registers~951_regout ;
wire \inst4|registers~823_regout ;
wire \inst4|registers~1347_combout ;
wire \inst4|registers~1350_combout ;
wire \inst4|registers~1353_combout ;
wire \inst4|data1[23]~8_combout ;
wire \inst6|Mux8~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ;
wire \inst3|out[23]~8_combout ;
wire \inst4|registers~919_regout ;
wire \inst4|registers~1369_combout ;
wire \inst4|registers~1370_combout ;
wire \inst4|registers~599_regout ;
wire \inst4|registers~855_regout ;
wire \inst4|registers~1364_combout ;
wire \inst4|registers~1365_combout ;
wire \inst4|registers~1373_combout ;
wire \inst4|data2[23]~8_combout ;
wire \inst30|out[23]~8_combout ;
wire \inst4|registers~885_regout ;
wire \inst4|registers~757_regout ;
wire \inst4|registers~629_regout ;
wire \inst4|registers~1431_combout ;
wire \inst4|registers~1432_combout ;
wire \inst4|registers~981_regout ;
wire \inst4|registers~725_regout ;
wire \inst4|registers~1425_combout ;
wire \inst4|registers~1433_combout ;
wire \inst4|registers~85_regout ;
wire \inst4|registers~117_regout ;
wire \inst4|registers~1439_combout ;
wire \inst4|registers~1440_combout ;
wire \inst4|registers~469_regout ;
wire \inst4|registers~405_regout ;
wire \inst4|registers~1441_combout ;
wire \inst4|registers~437_regout ;
wire \inst4|registers~1442_combout ;
wire \inst4|registers~1443_combout ;
wire \inst4|data1[21]~10_combout ;
wire \inst6|Mux10~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ;
wire \inst3|out[21]~10_combout ;
wire \inst4|registers~501_regout ;
wire \inst4|registers~1462_combout ;
wire \inst4|registers~309_regout ;
wire \inst4|registers~277_regout ;
wire \inst4|registers~1454_combout ;
wire \inst4|registers~341_regout ;
wire \inst4|registers~1455_combout ;
wire \inst4|registers~1463_combout ;
wire \inst4|data2[21]~10_combout ;
wire \inst30|out[21]~10_combout ;
wire \inst4|registers~372_regout ;
wire \inst4|registers~276_regout ;
wire \inst4|registers~1496_combout ;
wire \inst4|registers~1497_combout ;
wire \inst4|registers~52_regout ;
wire \inst4|registers~116_regout ;
wire \inst4|registers~1499_combout ;
wire \inst4|registers~1500_combout ;
wire \inst4|registers~468_regout ;
wire \inst4|registers~500_regout ;
wire \inst4|registers~1502_combout ;
wire \inst4|registers~244_regout ;
wire \inst4|registers~180_regout ;
wire \inst4|registers~148_regout ;
wire \inst4|registers~1494_combout ;
wire \inst4|registers~1495_combout ;
wire \inst4|registers~1503_combout ;
wire \inst4|data2[20]~11_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ;
wire \inst3|out[20]~11_combout ;
wire \inst4|registers~948_regout ;
wire \inst4|registers~692_regout ;
wire \inst4|registers~1465_combout ;
wire \inst4|registers~532_regout ;
wire \inst4|registers~660_regout ;
wire \inst4|registers~1468_combout ;
wire \inst4|registers~788_regout ;
wire \inst4|registers~916_regout ;
wire \inst4|registers~1469_combout ;
wire \inst4|registers~1470_combout ;
wire \inst4|registers~1473_combout ;
wire \inst4|data1[20]~11_combout ;
wire \inst30|out[19]~12_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ;
wire \inst3|out[18]~13_combout ;
wire \inst4|registers~978_regout ;
wire \inst4|registers~594_regout ;
wire \inst4|registers~722_regout ;
wire \inst4|registers~1566_combout ;
wire \inst4|registers~1567_combout ;
wire \inst4|registers~914_regout ;
wire \inst4|registers~786_regout ;
wire \inst4|registers~1569_combout ;
wire \inst4|registers~1570_combout ;
wire \inst4|registers~690_regout ;
wire \inst4|registers~946_regout ;
wire \inst4|registers~1565_combout ;
wire \inst4|registers~1573_combout ;
wire \inst4|registers~210_regout ;
wire \inst4|registers~242_regout ;
wire \inst4|registers~146_regout ;
wire \inst4|registers~1574_combout ;
wire \inst4|registers~1575_combout ;
wire \inst4|registers~338_regout ;
wire \inst4|registers~274_regout ;
wire \inst4|registers~1576_combout ;
wire \inst4|registers~370_regout ;
wire \inst4|registers~1577_combout ;
wire \inst4|registers~1580_combout ;
wire \inst4|registers~1583_combout ;
wire \inst4|data2[18]~13_combout ;
wire \inst30|out[18]~13_combout ;
wire \inst4|registers~273_regout ;
wire \inst4|registers~1614_combout ;
wire \inst4|registers~369_regout ;
wire \inst4|registers~337_regout ;
wire \inst4|registers~1615_combout ;
wire \inst4|registers~17_regout ;
wire \inst4|registers~49_regout ;
wire \inst4|registers~1618_combout ;
wire \inst4|registers~113_regout ;
wire \inst4|registers~81_regout ;
wire \inst4|registers~1619_combout ;
wire \inst4|registers~1620_combout ;
wire \inst4|registers~1623_combout ;
wire \inst4|registers~689_regout ;
wire \inst4|registers~561_regout ;
wire \inst4|registers~1606_combout ;
wire \inst4|registers~945_regout ;
wire \inst4|registers~817_regout ;
wire \inst4|registers~1607_combout ;
wire \inst4|registers~913_regout ;
wire \inst4|registers~529_regout ;
wire \inst4|registers~785_regout ;
wire \inst4|registers~1608_combout ;
wire \inst4|registers~1609_combout ;
wire \inst4|registers~1610_combout ;
wire \inst4|registers~1009_regout ;
wire \inst4|registers~625_regout ;
wire \inst4|registers~1611_combout ;
wire \inst4|registers~1612_combout ;
wire \inst4|registers~977_regout ;
wire \inst4|registers~593_regout ;
wire \inst4|registers~849_regout ;
wire \inst4|registers~1604_combout ;
wire \inst4|registers~1605_combout ;
wire \inst4|registers~1613_combout ;
wire \inst4|data2[17]~14_combout ;
wire \inst30|out[17]~14_combout ;
wire \inst6|Mux14~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ;
wire \inst3|out[17]~14_combout ;
wire \inst4|registers~721_regout ;
wire \inst4|registers~1585_combout ;
wire \inst4|registers~1588_combout ;
wire \inst4|registers~657_regout ;
wire \inst4|registers~1589_combout ;
wire \inst4|registers~1586_combout ;
wire \inst4|registers~1587_combout ;
wire \inst4|registers~1590_combout ;
wire \inst4|registers~753_regout ;
wire \inst4|registers~1591_combout ;
wire \inst4|registers~881_regout ;
wire \inst4|registers~1592_combout ;
wire \inst4|registers~1593_combout ;
wire \inst4|data1[17]~14_combout ;
wire \inst4|registers~463_regout ;
wire \inst4|registers~399_regout ;
wire \inst4|registers~1701_combout ;
wire \inst4|registers~495_regout ;
wire \inst4|registers~431_regout ;
wire \inst4|registers~1702_combout ;
wire \inst4|registers~271_regout ;
wire \inst4|registers~303_regout ;
wire \inst4|registers~1694_combout ;
wire \inst4|registers~367_regout ;
wire \inst4|registers~335_regout ;
wire \inst4|registers~1695_combout ;
wire \inst4|registers~1703_combout ;
wire \inst4|data2[15]~16_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ;
wire \inst3|out[15]~16_combout ;
wire \inst4|registers~655_regout ;
wire \inst4|registers~783_regout ;
wire \inst4|registers~527_regout ;
wire \inst4|registers~1668_combout ;
wire \inst4|registers~1669_combout ;
wire \inst4|registers~1670_combout ;
wire \inst4|registers~751_regout ;
wire \inst4|registers~623_regout ;
wire \inst4|registers~1671_combout ;
wire \inst4|registers~879_regout ;
wire \inst4|registers~1672_combout ;
wire \inst4|registers~719_regout ;
wire \inst4|registers~975_regout ;
wire \inst4|registers~1665_combout ;
wire \inst4|registers~1673_combout ;
wire \inst4|data1[15]~16_combout ;
wire \inst4|registers~238_regout ;
wire \inst4|registers~142_regout ;
wire \inst4|registers~1734_combout ;
wire \inst4|registers~1735_combout ;
wire \inst4|registers~462_regout ;
wire \inst4|registers~398_regout ;
wire \inst4|registers~1741_combout ;
wire \inst4|registers~1742_combout ;
wire \inst4|registers~1743_combout ;
wire \inst4|registers~1006_regout ;
wire \inst4|registers~622_regout ;
wire \inst4|registers~878_regout ;
wire \inst4|registers~1731_combout ;
wire \inst4|registers~1732_combout ;
wire \inst4|registers~686_regout ;
wire \inst4|registers~942_regout ;
wire \inst4|registers~814_regout ;
wire \inst4|registers~558_regout ;
wire \inst4|registers~1724_combout ;
wire \inst4|registers~1725_combout ;
wire \inst4|registers~1733_combout ;
wire \inst4|data2[14]~17_combout ;
wire \inst30|out[14]~17_combout ;
wire \inst30|out[11]~20_combout ;
wire \inst6|Add1~21 ;
wire \inst6|Add1~23 ;
wire \inst6|Add1~25 ;
wire \inst6|Add1~27 ;
wire \inst6|Add1~29 ;
wire \inst6|Add1~31 ;
wire \inst6|Add1~32_combout ;
wire \inst30|out[16]~15_combout ;
wire \inst6|Add0~31 ;
wire \inst6|Add0~32_combout ;
wire \inst6|Mux15~4_combout ;
wire \inst6|Mux15~2_combout ;
wire \inst6|Mux15~3_combout ;
wire \inst4|registers~688_regout ;
wire \inst4|registers~944_regout ;
wire \inst4|registers~560_regout ;
wire \inst4|registers~1644_combout ;
wire \inst4|registers~1645_combout ;
wire \inst4|registers~1008_regout ;
wire \inst4|registers~752_regout ;
wire \inst4|registers~1652_combout ;
wire \inst4|registers~1653_combout ;
wire \inst4|registers~240_regout ;
wire \inst4|registers~176_regout ;
wire \inst4|registers~144_regout ;
wire \inst4|registers~1654_combout ;
wire \inst4|registers~1655_combout ;
wire \inst4|registers~400_regout ;
wire \inst4|registers~1661_combout ;
wire \inst4|registers~464_regout ;
wire \inst4|registers~1662_combout ;
wire \inst4|registers~1663_combout ;
wire \inst4|data2[16]~15_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ;
wire \inst3|out[16]~15_combout ;
wire \inst4|registers~816_regout ;
wire \inst4|registers~1624_combout ;
wire \inst4|registers~1625_combout ;
wire \inst4|registers~1632_combout ;
wire \inst4|registers~1633_combout ;
wire \inst4|data1[16]~15_combout ;
wire \inst6|Add1~33 ;
wire \inst6|Add1~35 ;
wire \inst6|Add1~37 ;
wire \inst6|Add1~39 ;
wire \inst6|Add1~41 ;
wire \inst6|Add1~43 ;
wire \inst6|Add1~44_combout ;
wire \inst6|Mux9~2_combout ;
wire \inst4|registers~758_regout ;
wire \inst4|registers~1014_regout ;
wire \inst4|registers~1392_combout ;
wire \inst4|registers~822_regout ;
wire \inst4|registers~1384_combout ;
wire \inst4|registers~950_regout ;
wire \inst4|registers~694_regout ;
wire \inst4|registers~1385_combout ;
wire \inst4|registers~1393_combout ;
wire \inst4|data1[22]~9_combout ;
wire \inst6|Mux9~3_combout ;
wire \inst3|out[22]~9_combout ;
wire \inst4|registers~182_regout ;
wire \inst4|registers~150_regout ;
wire \inst4|registers~1414_combout ;
wire \inst4|registers~246_regout ;
wire \inst4|registers~1415_combout ;
wire \inst4|registers~374_regout ;
wire \inst4|registers~310_regout ;
wire \inst4|registers~1417_combout ;
wire \inst4|registers~1420_combout ;
wire \inst4|registers~1423_combout ;
wire \inst4|data2[22]~9_combout ;
wire \inst30|out[22]~9_combout ;
wire \inst6|Add1~45 ;
wire \inst6|Add1~47 ;
wire \inst6|Add1~48_combout ;
wire \inst30|out[20]~11_combout ;
wire \inst4|registers~178_regout ;
wire \inst4|registers~1554_combout ;
wire \inst4|registers~1555_combout ;
wire \inst4|registers~114_regout ;
wire \inst4|registers~50_regout ;
wire \inst4|registers~1559_combout ;
wire \inst4|registers~1560_combout ;
wire \inst4|registers~434_regout ;
wire \inst4|registers~402_regout ;
wire \inst4|registers~1561_combout ;
wire \inst4|registers~466_regout ;
wire \inst4|registers~1562_combout ;
wire \inst4|registers~1563_combout ;
wire \inst4|registers~850_regout ;
wire \inst4|registers~1547_combout ;
wire \inst4|registers~1550_combout ;
wire \inst4|registers~1545_combout ;
wire \inst4|registers~1553_combout ;
wire \inst4|data1[18]~13_combout ;
wire \inst6|Add0~33 ;
wire \inst6|Add0~35 ;
wire \inst6|Add0~37 ;
wire \inst6|Add0~39 ;
wire \inst6|Add0~41 ;
wire \inst6|Add0~43 ;
wire \inst6|Add0~45 ;
wire \inst6|Add0~47 ;
wire \inst6|Add0~48_combout ;
wire \inst6|Mux7~4_combout ;
wire \inst6|Mux7~2_combout ;
wire \inst6|Mux7~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ;
wire \inst3|out[24]~7_combout ;
wire \inst4|registers~568_regout ;
wire \inst4|registers~824_regout ;
wire \inst4|registers~1304_combout ;
wire \inst4|registers~952_regout ;
wire \inst4|registers~696_regout ;
wire \inst4|registers~1305_combout ;
wire \inst4|registers~856_regout ;
wire \inst4|registers~1307_combout ;
wire \inst4|registers~1310_combout ;
wire \inst4|registers~1313_combout ;
wire \inst4|registers~56_regout ;
wire \inst4|registers~88_regout ;
wire \inst4|registers~24_regout ;
wire \inst4|registers~1318_combout ;
wire \inst4|registers~1319_combout ;
wire \inst4|registers~312_regout ;
wire \inst4|registers~1317_combout ;
wire \inst4|registers~1320_combout ;
wire \inst4|registers~216_regout ;
wire \inst4|registers~248_regout ;
wire \inst4|registers~1315_combout ;
wire \inst4|registers~1322_combout ;
wire \inst4|registers~1323_combout ;
wire \inst4|data1[24]~7_combout ;
wire \inst6|Add0~49 ;
wire \inst6|Add0~50_combout ;
wire \inst6|Mux6~4_combout ;
wire \inst6|Add1~49 ;
wire \inst6|Add1~50_combout ;
wire \inst6|Mux6~2_combout ;
wire \inst4|registers~1017_regout ;
wire \inst4|registers~889_regout ;
wire \inst4|registers~1272_combout ;
wire \inst4|registers~921_regout ;
wire \inst4|registers~665_regout ;
wire \inst4|registers~793_regout ;
wire \inst4|registers~537_regout ;
wire \inst4|registers~1268_combout ;
wire \inst4|registers~1269_combout ;
wire \inst4|registers~697_regout ;
wire \inst4|registers~569_regout ;
wire \inst4|registers~1266_combout ;
wire \inst4|registers~825_regout ;
wire \inst4|registers~953_regout ;
wire \inst4|registers~1267_combout ;
wire \inst4|registers~1270_combout ;
wire \inst4|registers~1273_combout ;
wire \inst4|registers~377_regout ;
wire \inst4|registers~345_regout ;
wire \inst4|registers~1275_combout ;
wire \inst4|registers~89_regout ;
wire \inst4|registers~121_regout ;
wire \inst4|registers~1279_combout ;
wire \inst4|registers~1280_combout ;
wire \inst4|registers~1283_combout ;
wire \inst4|data1[25]~6_combout ;
wire \inst6|Mux6~3_combout ;
wire \inst3|out[25]~6_combout ;
wire \inst4|registers~505_regout ;
wire \inst4|registers~409_regout ;
wire \inst4|registers~473_regout ;
wire \inst4|registers~1301_combout ;
wire \inst4|registers~1302_combout ;
wire \inst4|registers~281_regout ;
wire \inst4|registers~313_regout ;
wire \inst4|registers~1294_combout ;
wire \inst4|registers~1295_combout ;
wire \inst4|registers~1303_combout ;
wire \inst4|registers~633_regout ;
wire \inst4|registers~761_regout ;
wire \inst4|registers~1291_combout ;
wire \inst4|registers~1292_combout ;
wire \inst4|registers~601_regout ;
wire \inst4|registers~857_regout ;
wire \inst4|registers~1284_combout ;
wire \inst4|registers~985_regout ;
wire \inst4|registers~729_regout ;
wire \inst4|registers~1285_combout ;
wire \inst4|registers~1293_combout ;
wire \inst4|data2[25]~6_combout ;
wire \inst30|out[25]~6_combout ;
wire \inst6|Add0~51 ;
wire \inst6|Add0~53 ;
wire \inst6|Add0~55 ;
wire \inst6|Add0~57 ;
wire \inst6|Add0~58_combout ;
wire \inst6|Mux2~4_combout ;
wire \inst6|Mux2~2_combout ;
wire \inst30|out[29]~2_combout ;
wire \inst6|Mux2~3_combout ;
wire \inst3|out[29]~2_combout ;
wire \inst4|registers~989_regout ;
wire \inst4|registers~861_regout ;
wire \inst4|registers~605_regout ;
wire \inst4|registers~1104_combout ;
wire \inst4|registers~733_regout ;
wire \inst4|registers~1105_combout ;
wire \inst4|registers~925_regout ;
wire \inst4|registers~669_regout ;
wire \inst4|registers~1109_combout ;
wire \inst4|registers~1110_combout ;
wire \inst4|registers~1113_combout ;
wire \inst4|registers~93_regout ;
wire \inst4|registers~1119_combout ;
wire \inst4|registers~221_regout ;
wire \inst4|registers~157_regout ;
wire \inst4|registers~1116_combout ;
wire \inst4|registers~1117_combout ;
wire \inst4|registers~1120_combout ;
wire \inst4|registers~317_regout ;
wire \inst4|registers~285_regout ;
wire \inst4|registers~1114_combout ;
wire \inst4|registers~1115_combout ;
wire \inst4|registers~1123_combout ;
wire \inst4|data1[29]~2_combout ;
wire \inst6|Add0~59 ;
wire \inst6|Add0~61 ;
wire \inst6|Add0~62_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux0~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ;
wire \inst3|out[31]~0_combout ;
wire \inst4|registers~703_regout ;
wire \inst4|registers~575_regout ;
wire \inst4|registers~1046_combout ;
wire \inst4|registers~959_regout ;
wire \inst4|registers~831_regout ;
wire \inst4|registers~1047_combout ;
wire \inst4|registers~543_regout ;
wire \inst4|registers~799_regout ;
wire \inst4|registers~1048_combout ;
wire \inst4|registers~927_regout ;
wire \inst4|registers~1049_combout ;
wire \inst4|registers~1050_combout ;
wire \inst4|registers~607_regout ;
wire \inst4|registers~863_regout ;
wire \inst4|registers~1044_combout ;
wire \inst4|registers~991_regout ;
wire \inst4|registers~735_regout ;
wire \inst4|registers~1045_combout ;
wire \inst4|registers~1053_combout ;
wire \inst4|data2[31]~0_combout ;
wire \inst30|out[31]~0_combout ;
wire \inst6|Add1~51 ;
wire \inst6|Add1~53 ;
wire \inst6|Add1~55 ;
wire \inst6|Add1~57 ;
wire \inst6|Add1~59 ;
wire \inst6|Add1~61 ;
wire \inst6|Add1~62_combout ;
wire \inst6|Mux31~1_combout ;
wire \inst6|Add0~0_combout ;
wire \inst6|Mux31~2_combout ;
wire \inst4|registers~928_regout ;
wire \inst4|registers~544_regout ;
wire \inst4|registers~800_regout ;
wire \inst4|registers~2284_combout ;
wire \inst4|registers~2285_combout ;
wire \inst4|registers~992_regout ;
wire \inst4|registers~736_regout ;
wire \inst4|registers~2292_combout ;
wire \inst4|registers~2293_combout ;
wire \inst4|registers~480_regout ;
wire \inst4|registers~384_regout ;
wire \inst4|registers~416_regout ;
wire \inst4|registers~2301_combout ;
wire \inst4|registers~2302_combout ;
wire \inst4|registers~224_regout ;
wire \inst4|registers~160_regout ;
wire \inst4|registers~128_regout ;
wire \inst4|registers~2294_combout ;
wire \inst4|registers~2295_combout ;
wire \inst4|registers~96_regout ;
wire \inst4|registers~2299_combout ;
wire \inst4|registers~2300_combout ;
wire \inst4|registers~2303_combout ;
wire \inst4|data2[0]~31_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ;
wire \inst3|out[0]~31_combout ;
wire \inst4|registers~32_regout ;
wire \inst4|registers~2279_combout ;
wire \inst4|registers~2280_combout ;
wire \inst4|registers~448_regout ;
wire \inst4|registers~2281_combout ;
wire \inst4|registers~2282_combout ;
wire \inst4|registers~2283_combout ;
wire \inst4|data1[0]~31_combout ;
wire \inst6|Add0~1 ;
wire \inst6|Add0~2_combout ;
wire \inst6|Mux30~7_combout ;
wire \inst6|Add1~1 ;
wire \inst6|Add1~2_combout ;
wire \inst6|Mux30~5_combout ;
wire \inst6|Mux30~6_combout ;
wire \inst3|out[1]~30_combout ;
wire \inst4|registers~737_regout ;
wire \inst4|registers~609_regout ;
wire \inst4|registers~2231_combout ;
wire \inst4|registers~2232_combout ;
wire \inst4|registers~705_regout ;
wire \inst4|registers~833_regout ;
wire \inst4|registers~577_regout ;
wire \inst4|registers~2224_combout ;
wire \inst4|registers~2225_combout ;
wire \inst4|registers~769_regout ;
wire \inst4|registers~513_regout ;
wire \inst4|registers~2228_combout ;
wire \inst4|registers~641_regout ;
wire \inst4|registers~897_regout ;
wire \inst4|registers~2229_combout ;
wire \inst4|registers~673_regout ;
wire \inst4|registers~2226_combout ;
wire \inst4|registers~2227_combout ;
wire \inst4|registers~2230_combout ;
wire \inst4|registers~2233_combout ;
wire \inst4|registers~353_regout ;
wire \inst4|registers~321_regout ;
wire \inst4|registers~2235_combout ;
wire \inst4|registers~417_regout ;
wire \inst4|registers~481_regout ;
wire \inst4|registers~2242_combout ;
wire \inst4|registers~2243_combout ;
wire \inst4|data1[1]~30_combout ;
wire \inst6|Add1~3 ;
wire \inst6|Add1~5 ;
wire \inst6|Add1~7 ;
wire \inst6|Add1~9 ;
wire \inst6|Add1~11 ;
wire \inst6|Add1~13 ;
wire \inst6|Add1~15 ;
wire \inst6|Add1~16_combout ;
wire \inst6|Mux23~2_combout ;
wire \inst6|Mux23~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ;
wire \inst3|out[6]~25_combout ;
wire \inst4|registers~230_regout ;
wire \inst4|registers~198_regout ;
wire \inst4|registers~2035_combout ;
wire \inst4|registers~294_regout ;
wire \inst4|registers~358_regout ;
wire \inst4|registers~2037_combout ;
wire \inst4|registers~2040_combout ;
wire \inst4|registers~2043_combout ;
wire \inst4|registers~614_regout ;
wire \inst4|registers~870_regout ;
wire \inst4|registers~2031_combout ;
wire \inst4|registers~2032_combout ;
wire \inst4|registers~902_regout ;
wire \inst4|registers~774_regout ;
wire \inst4|registers~646_regout ;
wire \inst4|registers~2028_combout ;
wire \inst4|registers~2029_combout ;
wire \inst4|registers~838_regout ;
wire \inst4|registers~2027_combout ;
wire \inst4|registers~2030_combout ;
wire \inst4|registers~806_regout ;
wire \inst4|registers~550_regout ;
wire \inst4|registers~2024_combout ;
wire \inst4|registers~678_regout ;
wire \inst4|registers~2025_combout ;
wire \inst4|registers~2033_combout ;
wire \inst4|data1[6]~25_combout ;
wire \inst6|Mux25~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ;
wire \inst3|out[5]~26_combout ;
wire \inst4|registers~933_regout ;
wire \inst4|registers~549_regout ;
wire \inst4|registers~677_regout ;
wire \inst4|registers~2086_combout ;
wire \inst4|registers~2087_combout ;
wire \inst4|registers~773_regout ;
wire \inst4|registers~517_regout ;
wire \inst4|registers~2088_combout ;
wire \inst4|registers~901_regout ;
wire \inst4|registers~645_regout ;
wire \inst4|registers~2089_combout ;
wire \inst4|registers~2090_combout ;
wire \inst4|registers~869_regout ;
wire \inst4|registers~997_regout ;
wire \inst4|registers~2092_combout ;
wire \inst4|registers~2093_combout ;
wire \inst4|registers~261_regout ;
wire \inst4|registers~293_regout ;
wire \inst4|registers~2094_combout ;
wire \inst4|registers~357_regout ;
wire \inst4|registers~2095_combout ;
wire \inst4|registers~485_regout ;
wire \inst4|registers~421_regout ;
wire \inst4|registers~2102_combout ;
wire \inst4|registers~2103_combout ;
wire \inst4|data2[5]~26_combout ;
wire \inst30|out[5]~26_combout ;
wire \inst4|registers~165_regout ;
wire \inst4|registers~229_regout ;
wire \inst4|registers~2077_combout ;
wire \inst4|registers~101_regout ;
wire \inst4|registers~69_regout ;
wire \inst4|registers~2079_combout ;
wire \inst4|registers~2080_combout ;
wire \inst4|registers~2074_combout ;
wire \inst4|registers~325_regout ;
wire \inst4|registers~2075_combout ;
wire \inst4|registers~389_regout ;
wire \inst4|registers~453_regout ;
wire \inst4|registers~2081_combout ;
wire \inst4|registers~2082_combout ;
wire \inst4|registers~2083_combout ;
wire \inst4|data1[5]~26_combout ;
wire \inst6|Add1~10_combout ;
wire \inst6|Mux26~4_combout ;
wire \inst6|Mux26~2_combout ;
wire \inst6|Mux26~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ;
wire \inst3|out[3]~28_combout ;
wire \inst4|registers~963_regout ;
wire \inst4|registers~2165_combout ;
wire \inst4|registers~995_regout ;
wire \inst4|registers~611_regout ;
wire \inst4|registers~739_regout ;
wire \inst4|registers~2171_combout ;
wire \inst4|registers~2172_combout ;
wire \inst4|registers~2173_combout ;
wire \inst4|data2[3]~28_combout ;
wire \inst30|out[3]~28_combout ;
wire \inst6|Add0~6_combout ;
wire \inst6|Mux28~4_combout ;
wire \inst6|Mux28~2_combout ;
wire \inst6|Mux28~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ;
wire \inst3|out[2]~29_combout ;
wire \inst4|registers~2_regout ;
wire \inst4|registers~66_regout ;
wire \inst4|registers~2198_combout ;
wire \inst4|registers~34_regout ;
wire \inst4|registers~2199_combout ;
wire \inst4|registers~290_regout ;
wire \inst4|registers~258_regout ;
wire \inst4|registers~322_regout ;
wire \inst4|registers~2196_combout ;
wire \inst4|registers~2197_combout ;
wire \inst4|registers~2200_combout ;
wire \inst4|registers~2194_combout ;
wire \inst4|registers~194_regout ;
wire \inst4|registers~2195_combout ;
wire \inst4|registers~418_regout ;
wire \inst4|registers~2201_combout ;
wire \inst4|registers~2202_combout ;
wire \inst4|registers~2203_combout ;
wire \inst4|registers~738_regout ;
wire \inst4|registers~994_regout ;
wire \inst4|registers~2192_combout ;
wire \inst4|registers~834_regout ;
wire \inst4|registers~2187_combout ;
wire \inst4|registers~2190_combout ;
wire \inst4|registers~2193_combout ;
wire \inst4|data1[2]~29_combout ;
wire \inst6|Mux29~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ;
wire \inst3|out[13]~18_combout ;
wire \inst4|registers~653_regout ;
wire \inst4|registers~1749_combout ;
wire \inst4|registers~813_regout ;
wire \inst4|registers~1747_combout ;
wire \inst4|registers~1750_combout ;
wire \inst4|registers~1745_combout ;
wire \inst4|registers~1753_combout ;
wire \inst4|data1[13]~18_combout ;
wire \inst6|Add0~25 ;
wire \inst6|Add0~27 ;
wire \inst6|Add0~28_combout ;
wire \inst6|Mux17~4_combout ;
wire \inst6|Mux17~2_combout ;
wire \inst6|Mux17~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ;
wire \inst3|out[14]~17_combout ;
wire \inst4|registers~430_regout ;
wire \inst4|registers~1721_combout ;
wire \inst4|registers~1722_combout ;
wire \inst4|registers~206_regout ;
wire \inst4|registers~174_regout ;
wire \inst4|registers~1714_combout ;
wire \inst4|registers~1715_combout ;
wire \inst4|registers~1723_combout ;
wire \inst4|registers~750_regout ;
wire \inst4|registers~1712_combout ;
wire \inst4|registers~1705_combout ;
wire \inst4|registers~910_regout ;
wire \inst4|registers~782_regout ;
wire \inst4|registers~654_regout ;
wire \inst4|registers~526_regout ;
wire \inst4|registers~1708_combout ;
wire \inst4|registers~1709_combout ;
wire \inst4|registers~718_regout ;
wire \inst4|registers~590_regout ;
wire \inst4|registers~1706_combout ;
wire \inst4|registers~846_regout ;
wire \inst4|registers~974_regout ;
wire \inst4|registers~1707_combout ;
wire \inst4|registers~1710_combout ;
wire \inst4|registers~1713_combout ;
wire \inst4|data1[14]~17_combout ;
wire \inst6|Add0~29 ;
wire \inst6|Add0~30_combout ;
wire \inst6|Mux16~4_combout ;
wire \inst6|Add1~30_combout ;
wire \inst6|Mux16~2_combout ;
wire \inst6|Mux16~3_combout ;
wire \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ;
wire \inst3|out[27]~4_combout ;
wire \inst4|registers~155_regout ;
wire \inst4|registers~1216_combout ;
wire \inst4|registers~251_regout ;
wire \inst4|registers~1217_combout ;
wire \inst4|registers~27_regout ;
wire \inst4|registers~59_regout ;
wire \inst4|registers~1218_combout ;
wire \inst4|registers~123_regout ;
wire \inst4|registers~91_regout ;
wire \inst4|registers~1219_combout ;
wire \inst4|registers~1220_combout ;
wire \inst4|registers~379_regout ;
wire \inst4|registers~347_regout ;
wire \inst4|registers~1215_combout ;
wire \inst4|registers~475_regout ;
wire \inst4|registers~411_regout ;
wire \inst4|registers~1221_combout ;
wire \inst4|registers~507_regout ;
wire \inst4|registers~1222_combout ;
wire \inst4|registers~1223_combout ;
wire \inst4|registers~1212_combout ;
wire \inst4|registers~987_regout ;
wire \inst4|registers~603_regout ;
wire \inst4|registers~859_regout ;
wire \inst4|registers~1204_combout ;
wire \inst4|registers~1205_combout ;
wire \inst4|registers~1213_combout ;
wire \inst4|data2[27]~4_combout ;
wire \inst30|out[27]~4_combout ;
wire \inst6|Add1~54_combout ;
wire \inst6|Add1~56_combout ;
wire \inst8~1_combout ;
wire \inst6|Add1~46_combout ;
wire \inst6|Add1~42_combout ;
wire \inst8~2_combout ;
wire \inst8~4_combout ;
wire \inst6|Add1~18_combout ;
wire \inst6|Add1~22_combout ;
wire \inst8~6_combout ;
wire \inst6|Add1~26_combout ;
wire \inst8~5_combout ;
wire \inst6|Add1~8_combout ;
wire \inst6|Add1~6_combout ;
wire \inst8~8_combout ;
wire \inst6|Add1~12_combout ;
wire \inst8~7_combout ;
wire \inst8~9_combout ;
wire \inst8~10_combout ;
wire \inst8~11_combout ;
wire \inst11|inst2|Add0~0_combout ;
wire \inst9|out[2]~31_combout ;
wire \inst36|Decoder0~1_combout ;
wire \inst36|WideOr6~1_combout ;
wire \inst36|EscreveReg~combout ;
wire \inst6|Add0~38_combout ;
wire \inst6|Mux12~4_combout ;
wire \inst6|Mux12~2_combout ;
wire \inst4|registers~435_regout ;
wire \inst4|registers~499_regout ;
wire \inst4|registers~1522_combout ;
wire \inst4|registers~179_regout ;
wire \inst4|registers~211_regout ;
wire \inst4|registers~147_regout ;
wire \inst4|registers~1516_combout ;
wire \inst4|registers~1517_combout ;
wire \inst4|registers~83_regout ;
wire \inst4|registers~51_regout ;
wire \inst4|registers~19_regout ;
wire \inst4|registers~1518_combout ;
wire \inst4|registers~1519_combout ;
wire \inst4|registers~1520_combout ;
wire \inst4|registers~275_regout ;
wire \inst4|registers~307_regout ;
wire \inst4|registers~1514_combout ;
wire \inst4|registers~339_regout ;
wire \inst4|registers~371_regout ;
wire \inst4|registers~1515_combout ;
wire \inst4|registers~1523_combout ;
wire \inst4|registers~659_regout ;
wire \inst4|registers~915_regout ;
wire \inst4|registers~1509_combout ;
wire \inst4|registers~1510_combout ;
wire \inst4|registers~851_regout ;
wire \inst4|registers~595_regout ;
wire \inst4|registers~1504_combout ;
wire \inst4|registers~723_regout ;
wire \inst4|registers~1505_combout ;
wire \inst4|registers~1513_combout ;
wire \inst4|data1[19]~12_combout ;
wire \inst6|Mux12~3_combout ;
wire \inst4|registers~627_regout ;
wire \inst4|registers~1531_combout ;
wire \inst4|registers~1011_regout ;
wire \inst4|registers~883_regout ;
wire \inst4|registers~1532_combout ;
wire \inst4|registers~691_regout ;
wire \inst4|registers~563_regout ;
wire \inst4|registers~1526_combout ;
wire \inst4|registers~947_regout ;
wire \inst4|registers~1527_combout ;
wire \inst4|registers~1529_combout ;
wire \inst4|registers~1530_combout ;
wire \inst4|registers~979_regout ;
wire \inst4|registers~1524_combout ;
wire \inst4|registers~1525_combout ;
wire \inst4|registers~1533_combout ;
wire \inst4|data2[19]~12_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ;
wire \inst3|out[19]~12_combout ;
wire \inst4|registers~232_regout ;
wire \inst4|registers~200_regout ;
wire \inst4|registers~1975_combout ;
wire \inst4|registers~456_regout ;
wire \inst4|registers~488_regout ;
wire \inst4|registers~1982_combout ;
wire \inst4|registers~1983_combout ;
wire \inst4|registers~968_regout ;
wire \inst4|registers~584_regout ;
wire \inst4|registers~712_regout ;
wire \inst4|registers~1966_combout ;
wire \inst4|registers~1967_combout ;
wire \inst4|registers~1970_combout ;
wire \inst4|registers~936_regout ;
wire \inst4|registers~680_regout ;
wire \inst4|registers~1965_combout ;
wire \inst4|registers~1973_combout ;
wire \inst4|data2[8]~23_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ;
wire \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ;
wire \inst3|out[8]~23_combout ;
wire \inst9|out[22]~9_combout ;
wire \inst11|inst2|Add0~23 ;
wire \inst11|inst2|Add0~25 ;
wire \inst11|inst2|Add0~27 ;
wire \inst11|inst2|Add0~29 ;
wire \inst11|inst2|Add0~31 ;
wire \inst11|inst2|Add0~33 ;
wire \inst11|inst2|Add0~34_combout ;
wire \inst11|inst2|Add0~26_combout ;
wire \inst11|inst2|Add0~24_combout ;
wire \inst9|out[14]~19_combout ;
wire \inst12|inst|Add0~23 ;
wire \inst12|inst|Add0~25 ;
wire \inst12|inst|Add0~26_combout ;
wire \inst9|out[15]~18_combout ;
wire \inst12|inst|Add0~27 ;
wire \inst12|inst|Add0~28_combout ;
wire \inst9|out[16]~17_combout ;
wire \inst12|inst|Add0~29 ;
wire \inst12|inst|Add0~30_combout ;
wire \inst11|inst2|Add0~30_combout ;
wire \inst9|out[17]~16_combout ;
wire \inst12|inst|Add0~31 ;
wire \inst12|inst|Add0~33 ;
wire \inst12|inst|Add0~34_combout ;
wire \inst9|out[19]~14_combout ;
wire \inst12|inst|Add0~35 ;
wire \inst12|inst|Add0~36_combout ;
wire \inst9|out[20]~13_combout ;
wire \inst12|inst|Add0~37 ;
wire \inst12|inst|Add0~39 ;
wire \inst12|inst|Add0~40_combout ;
wire \inst9|out[22]~10_combout ;
wire \inst9|out[22]~11_combout ;
wire \inst12|inst|Add0~41 ;
wire \inst12|inst|Add0~42_combout ;
wire \inst9|out[23]~8_combout ;
wire \inst11|inst2|Add0~35 ;
wire \inst11|inst2|Add0~37 ;
wire \inst11|inst2|Add0~38_combout ;
wire \inst9|out[21]~12_combout ;
wire \inst11|inst2|Add0~39 ;
wire \inst11|inst2|Add0~41 ;
wire \inst11|inst2|Add0~43 ;
wire \inst11|inst2|Add0~44_combout ;
wire \inst9|out[24]~7_combout ;
wire \inst11|inst2|Add0~45 ;
wire \inst11|inst2|Add0~46_combout ;
wire \inst9|out[25]~6_combout ;
wire \inst11|inst2|Add0~47 ;
wire \inst11|inst2|Add0~49 ;
wire \inst11|inst2|Add0~51 ;
wire \inst11|inst2|Add0~53 ;
wire \inst11|inst2|Add0~55 ;
wire \inst11|inst2|Add0~56_combout ;
wire \inst9|out[30]~1_combout ;
wire \inst11|inst2|Add0~57 ;
wire \inst11|inst2|Add0~58_combout ;
wire \inst9|out[31]~0_combout ;
wire \inst11|inst2|Add0~54_combout ;
wire \inst12|inst|Add0~43 ;
wire \inst12|inst|Add0~45 ;
wire \inst12|inst|Add0~47 ;
wire \inst12|inst|Add0~49 ;
wire \inst12|inst|Add0~50_combout ;
wire \inst9|out[27]~4_combout ;
wire \inst12|inst|Add0~51 ;
wire \inst12|inst|Add0~53 ;
wire \inst12|inst|Add0~54_combout ;
wire \inst9|out[29]~2_combout ;
wire \inst11|inst2|Add0~52_combout ;
wire \inst9|out[28]~3_combout ;
wire \inst12|inst|Add0~48_combout ;
wire \inst9|out[26]~5_combout ;
wire \inst12|inst|Add0~32_combout ;
wire \inst9|out[18]~15_combout ;
wire \inst12|inst|Add0~55 ;
wire \inst12|inst|Add0~57 ;
wire \inst12|inst|Add0~58_combout ;
wire \inst12|inst|Add0~56_combout ;
wire \inst12|inst|Add0~52_combout ;
wire \inst4|registers~552_regout ;
wire \inst4|registers~808_regout ;
wire \inst4|registers~1944_combout ;
wire \inst4|registers~1945_combout ;
wire \inst4|registers~1946_combout ;
wire \inst4|registers~840_regout ;
wire \inst4|registers~1947_combout ;
wire \inst4|registers~1950_combout ;
wire \inst4|registers~1953_combout ;
wire \inst4|registers~136_regout ;
wire \inst4|registers~168_regout ;
wire \inst4|registers~1954_combout ;
wire \inst4|registers~1955_combout ;
wire \inst4|registers~104_regout ;
wire \inst4|registers~40_regout ;
wire \inst4|registers~72_regout ;
wire \inst4|registers~8_regout ;
wire \inst4|registers~1958_combout ;
wire \inst4|registers~1959_combout ;
wire \inst4|registers~296_regout ;
wire \inst4|registers~328_regout ;
wire \inst4|registers~1956_combout ;
wire \inst4|registers~1957_combout ;
wire \inst4|registers~1960_combout ;
wire \inst4|registers~1963_combout ;
wire \inst4|data1[8]~23_combout ;
wire \inst6|Add1~40_combout ;
wire \inst6|Add0~40_combout ;
wire \inst6|Mux11~4_combout ;
wire \inst6|Mux11~2_combout ;
wire \inst6|Mux11~3_combout ;
wire \inst6|Add0~36_combout ;
wire \inst6|Mux13~4_combout ;
wire \inst6|Add1~36_combout ;
wire \inst6|Mux13~2_combout ;
wire \inst6|Mux13~3_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [31:0] \50|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \50|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [5:0] \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [31:0] \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [11:0] \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \inst24|PC ;
wire [1:0] \inst2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \inst2|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode850w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode842w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode834w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|decode3|w_anode821w ;
wire [3:0] \inst5|ULAopcode ;
wire [1:0] \inst36|OpULA ;

wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \50|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

// Location: M4K_X37_Y16
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: M4K_X37_Y29
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
// synopsys translate_on

// Location: M4K_X64_Y21
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

// Location: M4K_X64_Y20
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \inst6|Add0~4 (
// Equation(s):
// \inst6|Add0~4_combout  = ((\inst4|data1[2]~29_combout  $ (\inst30|out[2]~29_combout  $ (!\inst6|Add0~3 )))) # (GND)
// \inst6|Add0~5  = CARRY((\inst4|data1[2]~29_combout  & ((\inst30|out[2]~29_combout ) # (!\inst6|Add0~3 ))) # (!\inst4|data1[2]~29_combout  & (\inst30|out[2]~29_combout  & !\inst6|Add0~3 )))

	.dataa(\inst4|data1[2]~29_combout ),
	.datab(\inst30|out[2]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~3 ),
	.combout(\inst6|Add0~4_combout ),
	.cout(\inst6|Add0~5 ));
// synopsys translate_off
defparam \inst6|Add0~4 .lut_mask = 16'h698E;
defparam \inst6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneii_lcell_comb \inst6|Add0~8 (
// Equation(s):
// \inst6|Add0~8_combout  = ((\inst30|out[4]~27_combout  $ (\inst4|data1[4]~27_combout  $ (!\inst6|Add0~7 )))) # (GND)
// \inst6|Add0~9  = CARRY((\inst30|out[4]~27_combout  & ((\inst4|data1[4]~27_combout ) # (!\inst6|Add0~7 ))) # (!\inst30|out[4]~27_combout  & (\inst4|data1[4]~27_combout  & !\inst6|Add0~7 )))

	.dataa(\inst30|out[4]~27_combout ),
	.datab(\inst4|data1[4]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~7 ),
	.combout(\inst6|Add0~8_combout ),
	.cout(\inst6|Add0~9 ));
// synopsys translate_off
defparam \inst6|Add0~8 .lut_mask = 16'h698E;
defparam \inst6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneii_lcell_comb \inst6|Add0~10 (
// Equation(s):
// \inst6|Add0~10_combout  = (\inst4|data1[5]~26_combout  & ((\inst30|out[5]~26_combout  & (\inst6|Add0~9  & VCC)) # (!\inst30|out[5]~26_combout  & (!\inst6|Add0~9 )))) # (!\inst4|data1[5]~26_combout  & ((\inst30|out[5]~26_combout  & (!\inst6|Add0~9 )) # 
// (!\inst30|out[5]~26_combout  & ((\inst6|Add0~9 ) # (GND)))))
// \inst6|Add0~11  = CARRY((\inst4|data1[5]~26_combout  & (!\inst30|out[5]~26_combout  & !\inst6|Add0~9 )) # (!\inst4|data1[5]~26_combout  & ((!\inst6|Add0~9 ) # (!\inst30|out[5]~26_combout ))))

	.dataa(\inst4|data1[5]~26_combout ),
	.datab(\inst30|out[5]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~9 ),
	.combout(\inst6|Add0~10_combout ),
	.cout(\inst6|Add0~11 ));
// synopsys translate_off
defparam \inst6|Add0~10 .lut_mask = 16'h9617;
defparam \inst6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneii_lcell_comb \inst6|Add0~12 (
// Equation(s):
// \inst6|Add0~12_combout  = ((\inst4|data1[6]~25_combout  $ (\inst30|out[6]~25_combout  $ (!\inst6|Add0~11 )))) # (GND)
// \inst6|Add0~13  = CARRY((\inst4|data1[6]~25_combout  & ((\inst30|out[6]~25_combout ) # (!\inst6|Add0~11 ))) # (!\inst4|data1[6]~25_combout  & (\inst30|out[6]~25_combout  & !\inst6|Add0~11 )))

	.dataa(\inst4|data1[6]~25_combout ),
	.datab(\inst30|out[6]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~11 ),
	.combout(\inst6|Add0~12_combout ),
	.cout(\inst6|Add0~13 ));
// synopsys translate_off
defparam \inst6|Add0~12 .lut_mask = 16'h698E;
defparam \inst6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneii_lcell_comb \inst6|Add0~14 (
// Equation(s):
// \inst6|Add0~14_combout  = (\inst30|out[7]~24_combout  & ((\inst4|data1[7]~24_combout  & (\inst6|Add0~13  & VCC)) # (!\inst4|data1[7]~24_combout  & (!\inst6|Add0~13 )))) # (!\inst30|out[7]~24_combout  & ((\inst4|data1[7]~24_combout  & (!\inst6|Add0~13 )) # 
// (!\inst4|data1[7]~24_combout  & ((\inst6|Add0~13 ) # (GND)))))
// \inst6|Add0~15  = CARRY((\inst30|out[7]~24_combout  & (!\inst4|data1[7]~24_combout  & !\inst6|Add0~13 )) # (!\inst30|out[7]~24_combout  & ((!\inst6|Add0~13 ) # (!\inst4|data1[7]~24_combout ))))

	.dataa(\inst30|out[7]~24_combout ),
	.datab(\inst4|data1[7]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~13 ),
	.combout(\inst6|Add0~14_combout ),
	.cout(\inst6|Add0~15 ));
// synopsys translate_off
defparam \inst6|Add0~14 .lut_mask = 16'h9617;
defparam \inst6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneii_lcell_comb \inst6|Add0~16 (
// Equation(s):
// \inst6|Add0~16_combout  = ((\inst4|data1[8]~23_combout  $ (\inst30|out[8]~23_combout  $ (!\inst6|Add0~15 )))) # (GND)
// \inst6|Add0~17  = CARRY((\inst4|data1[8]~23_combout  & ((\inst30|out[8]~23_combout ) # (!\inst6|Add0~15 ))) # (!\inst4|data1[8]~23_combout  & (\inst30|out[8]~23_combout  & !\inst6|Add0~15 )))

	.dataa(\inst4|data1[8]~23_combout ),
	.datab(\inst30|out[8]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~15 ),
	.combout(\inst6|Add0~16_combout ),
	.cout(\inst6|Add0~17 ));
// synopsys translate_off
defparam \inst6|Add0~16 .lut_mask = 16'h698E;
defparam \inst6|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \inst6|Add0~18 (
// Equation(s):
// \inst6|Add0~18_combout  = (\inst4|data1[9]~22_combout  & ((\inst30|out[9]~22_combout  & (\inst6|Add0~17  & VCC)) # (!\inst30|out[9]~22_combout  & (!\inst6|Add0~17 )))) # (!\inst4|data1[9]~22_combout  & ((\inst30|out[9]~22_combout  & (!\inst6|Add0~17 )) # 
// (!\inst30|out[9]~22_combout  & ((\inst6|Add0~17 ) # (GND)))))
// \inst6|Add0~19  = CARRY((\inst4|data1[9]~22_combout  & (!\inst30|out[9]~22_combout  & !\inst6|Add0~17 )) # (!\inst4|data1[9]~22_combout  & ((!\inst6|Add0~17 ) # (!\inst30|out[9]~22_combout ))))

	.dataa(\inst4|data1[9]~22_combout ),
	.datab(\inst30|out[9]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~17 ),
	.combout(\inst6|Add0~18_combout ),
	.cout(\inst6|Add0~19 ));
// synopsys translate_off
defparam \inst6|Add0~18 .lut_mask = 16'h9617;
defparam \inst6|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \inst6|Add0~20 (
// Equation(s):
// \inst6|Add0~20_combout  = ((\inst30|out[10]~21_combout  $ (\inst4|data1[10]~21_combout  $ (!\inst6|Add0~19 )))) # (GND)
// \inst6|Add0~21  = CARRY((\inst30|out[10]~21_combout  & ((\inst4|data1[10]~21_combout ) # (!\inst6|Add0~19 ))) # (!\inst30|out[10]~21_combout  & (\inst4|data1[10]~21_combout  & !\inst6|Add0~19 )))

	.dataa(\inst30|out[10]~21_combout ),
	.datab(\inst4|data1[10]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~19 ),
	.combout(\inst6|Add0~20_combout ),
	.cout(\inst6|Add0~21 ));
// synopsys translate_off
defparam \inst6|Add0~20 .lut_mask = 16'h698E;
defparam \inst6|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneii_lcell_comb \inst6|Add0~26 (
// Equation(s):
// \inst6|Add0~26_combout  = (\inst30|out[13]~18_combout  & ((\inst4|data1[13]~18_combout  & (\inst6|Add0~25  & VCC)) # (!\inst4|data1[13]~18_combout  & (!\inst6|Add0~25 )))) # (!\inst30|out[13]~18_combout  & ((\inst4|data1[13]~18_combout  & (!\inst6|Add0~25 
// )) # (!\inst4|data1[13]~18_combout  & ((\inst6|Add0~25 ) # (GND)))))
// \inst6|Add0~27  = CARRY((\inst30|out[13]~18_combout  & (!\inst4|data1[13]~18_combout  & !\inst6|Add0~25 )) # (!\inst30|out[13]~18_combout  & ((!\inst6|Add0~25 ) # (!\inst4|data1[13]~18_combout ))))

	.dataa(\inst30|out[13]~18_combout ),
	.datab(\inst4|data1[13]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~25 ),
	.combout(\inst6|Add0~26_combout ),
	.cout(\inst6|Add0~27 ));
// synopsys translate_off
defparam \inst6|Add0~26 .lut_mask = 16'h9617;
defparam \inst6|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \inst6|Add0~34 (
// Equation(s):
// \inst6|Add0~34_combout  = (\inst30|out[17]~14_combout  & ((\inst4|data1[17]~14_combout  & (\inst6|Add0~33  & VCC)) # (!\inst4|data1[17]~14_combout  & (!\inst6|Add0~33 )))) # (!\inst30|out[17]~14_combout  & ((\inst4|data1[17]~14_combout  & (!\inst6|Add0~33 
// )) # (!\inst4|data1[17]~14_combout  & ((\inst6|Add0~33 ) # (GND)))))
// \inst6|Add0~35  = CARRY((\inst30|out[17]~14_combout  & (!\inst4|data1[17]~14_combout  & !\inst6|Add0~33 )) # (!\inst30|out[17]~14_combout  & ((!\inst6|Add0~33 ) # (!\inst4|data1[17]~14_combout ))))

	.dataa(\inst30|out[17]~14_combout ),
	.datab(\inst4|data1[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~33 ),
	.combout(\inst6|Add0~34_combout ),
	.cout(\inst6|Add0~35 ));
// synopsys translate_off
defparam \inst6|Add0~34 .lut_mask = 16'h9617;
defparam \inst6|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \inst6|Add0~42 (
// Equation(s):
// \inst6|Add0~42_combout  = (\inst4|data1[21]~10_combout  & ((\inst30|out[21]~10_combout  & (\inst6|Add0~41  & VCC)) # (!\inst30|out[21]~10_combout  & (!\inst6|Add0~41 )))) # (!\inst4|data1[21]~10_combout  & ((\inst30|out[21]~10_combout  & (!\inst6|Add0~41 
// )) # (!\inst30|out[21]~10_combout  & ((\inst6|Add0~41 ) # (GND)))))
// \inst6|Add0~43  = CARRY((\inst4|data1[21]~10_combout  & (!\inst30|out[21]~10_combout  & !\inst6|Add0~41 )) # (!\inst4|data1[21]~10_combout  & ((!\inst6|Add0~41 ) # (!\inst30|out[21]~10_combout ))))

	.dataa(\inst4|data1[21]~10_combout ),
	.datab(\inst30|out[21]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~41 ),
	.combout(\inst6|Add0~42_combout ),
	.cout(\inst6|Add0~43 ));
// synopsys translate_off
defparam \inst6|Add0~42 .lut_mask = 16'h9617;
defparam \inst6|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \inst6|Add0~44 (
// Equation(s):
// \inst6|Add0~44_combout  = ((\inst30|out[22]~9_combout  $ (\inst4|data1[22]~9_combout  $ (!\inst6|Add0~43 )))) # (GND)
// \inst6|Add0~45  = CARRY((\inst30|out[22]~9_combout  & ((\inst4|data1[22]~9_combout ) # (!\inst6|Add0~43 ))) # (!\inst30|out[22]~9_combout  & (\inst4|data1[22]~9_combout  & !\inst6|Add0~43 )))

	.dataa(\inst30|out[22]~9_combout ),
	.datab(\inst4|data1[22]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~43 ),
	.combout(\inst6|Add0~44_combout ),
	.cout(\inst6|Add0~45 ));
// synopsys translate_off
defparam \inst6|Add0~44 .lut_mask = 16'h698E;
defparam \inst6|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \inst6|Add0~46 (
// Equation(s):
// \inst6|Add0~46_combout  = (\inst30|out[23]~8_combout  & ((\inst4|data1[23]~8_combout  & (\inst6|Add0~45  & VCC)) # (!\inst4|data1[23]~8_combout  & (!\inst6|Add0~45 )))) # (!\inst30|out[23]~8_combout  & ((\inst4|data1[23]~8_combout  & (!\inst6|Add0~45 )) # 
// (!\inst4|data1[23]~8_combout  & ((\inst6|Add0~45 ) # (GND)))))
// \inst6|Add0~47  = CARRY((\inst30|out[23]~8_combout  & (!\inst4|data1[23]~8_combout  & !\inst6|Add0~45 )) # (!\inst30|out[23]~8_combout  & ((!\inst6|Add0~45 ) # (!\inst4|data1[23]~8_combout ))))

	.dataa(\inst30|out[23]~8_combout ),
	.datab(\inst4|data1[23]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~45 ),
	.combout(\inst6|Add0~46_combout ),
	.cout(\inst6|Add0~47 ));
// synopsys translate_off
defparam \inst6|Add0~46 .lut_mask = 16'h9617;
defparam \inst6|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \inst6|Add0~52 (
// Equation(s):
// \inst6|Add0~52_combout  = ((\inst4|data1[26]~5_combout  $ (\inst30|out[26]~5_combout  $ (!\inst6|Add0~51 )))) # (GND)
// \inst6|Add0~53  = CARRY((\inst4|data1[26]~5_combout  & ((\inst30|out[26]~5_combout ) # (!\inst6|Add0~51 ))) # (!\inst4|data1[26]~5_combout  & (\inst30|out[26]~5_combout  & !\inst6|Add0~51 )))

	.dataa(\inst4|data1[26]~5_combout ),
	.datab(\inst30|out[26]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~51 ),
	.combout(\inst6|Add0~52_combout ),
	.cout(\inst6|Add0~53 ));
// synopsys translate_off
defparam \inst6|Add0~52 .lut_mask = 16'h698E;
defparam \inst6|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneii_lcell_comb \inst6|Add0~54 (
// Equation(s):
// \inst6|Add0~54_combout  = (\inst4|data1[27]~4_combout  & ((\inst30|out[27]~4_combout  & (\inst6|Add0~53  & VCC)) # (!\inst30|out[27]~4_combout  & (!\inst6|Add0~53 )))) # (!\inst4|data1[27]~4_combout  & ((\inst30|out[27]~4_combout  & (!\inst6|Add0~53 )) # 
// (!\inst30|out[27]~4_combout  & ((\inst6|Add0~53 ) # (GND)))))
// \inst6|Add0~55  = CARRY((\inst4|data1[27]~4_combout  & (!\inst30|out[27]~4_combout  & !\inst6|Add0~53 )) # (!\inst4|data1[27]~4_combout  & ((!\inst6|Add0~53 ) # (!\inst30|out[27]~4_combout ))))

	.dataa(\inst4|data1[27]~4_combout ),
	.datab(\inst30|out[27]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~53 ),
	.combout(\inst6|Add0~54_combout ),
	.cout(\inst6|Add0~55 ));
// synopsys translate_off
defparam \inst6|Add0~54 .lut_mask = 16'h9617;
defparam \inst6|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneii_lcell_comb \inst6|Add0~56 (
// Equation(s):
// \inst6|Add0~56_combout  = ((\inst4|data1[28]~3_combout  $ (\inst30|out[28]~3_combout  $ (!\inst6|Add0~55 )))) # (GND)
// \inst6|Add0~57  = CARRY((\inst4|data1[28]~3_combout  & ((\inst30|out[28]~3_combout ) # (!\inst6|Add0~55 ))) # (!\inst4|data1[28]~3_combout  & (\inst30|out[28]~3_combout  & !\inst6|Add0~55 )))

	.dataa(\inst4|data1[28]~3_combout ),
	.datab(\inst30|out[28]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~55 ),
	.combout(\inst6|Add0~56_combout ),
	.cout(\inst6|Add0~57 ));
// synopsys translate_off
defparam \inst6|Add0~56 .lut_mask = 16'h698E;
defparam \inst6|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneii_lcell_comb \inst6|Add0~60 (
// Equation(s):
// \inst6|Add0~60_combout  = ((\inst30|out[30]~1_combout  $ (\inst4|data1[30]~1_combout  $ (!\inst6|Add0~59 )))) # (GND)
// \inst6|Add0~61  = CARRY((\inst30|out[30]~1_combout  & ((\inst4|data1[30]~1_combout ) # (!\inst6|Add0~59 ))) # (!\inst30|out[30]~1_combout  & (\inst4|data1[30]~1_combout  & !\inst6|Add0~59 )))

	.dataa(\inst30|out[30]~1_combout ),
	.datab(\inst4|data1[30]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~59 ),
	.combout(\inst6|Add0~60_combout ),
	.cout(\inst6|Add0~61 ));
// synopsys translate_off
defparam \inst6|Add0~60 .lut_mask = 16'h698E;
defparam \inst6|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneii_lcell_comb \inst6|Add1~4 (
// Equation(s):
// \inst6|Add1~4_combout  = ((\inst4|data1[2]~29_combout  $ (\inst30|out[2]~29_combout  $ (\inst6|Add1~3 )))) # (GND)
// \inst6|Add1~5  = CARRY((\inst4|data1[2]~29_combout  & ((!\inst6|Add1~3 ) # (!\inst30|out[2]~29_combout ))) # (!\inst4|data1[2]~29_combout  & (!\inst30|out[2]~29_combout  & !\inst6|Add1~3 )))

	.dataa(\inst4|data1[2]~29_combout ),
	.datab(\inst30|out[2]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~3 ),
	.combout(\inst6|Add1~4_combout ),
	.cout(\inst6|Add1~5 ));
// synopsys translate_off
defparam \inst6|Add1~4 .lut_mask = 16'h962B;
defparam \inst6|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneii_lcell_comb \inst6|Add1~14 (
// Equation(s):
// \inst6|Add1~14_combout  = (\inst4|data1[7]~24_combout  & ((\inst30|out[7]~24_combout  & (!\inst6|Add1~13 )) # (!\inst30|out[7]~24_combout  & (\inst6|Add1~13  & VCC)))) # (!\inst4|data1[7]~24_combout  & ((\inst30|out[7]~24_combout  & ((\inst6|Add1~13 ) # 
// (GND))) # (!\inst30|out[7]~24_combout  & (!\inst6|Add1~13 ))))
// \inst6|Add1~15  = CARRY((\inst4|data1[7]~24_combout  & (\inst30|out[7]~24_combout  & !\inst6|Add1~13 )) # (!\inst4|data1[7]~24_combout  & ((\inst30|out[7]~24_combout ) # (!\inst6|Add1~13 ))))

	.dataa(\inst4|data1[7]~24_combout ),
	.datab(\inst30|out[7]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~13 ),
	.combout(\inst6|Add1~14_combout ),
	.cout(\inst6|Add1~15 ));
// synopsys translate_off
defparam \inst6|Add1~14 .lut_mask = 16'h694D;
defparam \inst6|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \inst6|Add1~24 (
// Equation(s):
// \inst6|Add1~24_combout  = ((\inst30|out[12]~19_combout  $ (\inst4|data1[12]~19_combout  $ (\inst6|Add1~23 )))) # (GND)
// \inst6|Add1~25  = CARRY((\inst30|out[12]~19_combout  & (\inst4|data1[12]~19_combout  & !\inst6|Add1~23 )) # (!\inst30|out[12]~19_combout  & ((\inst4|data1[12]~19_combout ) # (!\inst6|Add1~23 ))))

	.dataa(\inst30|out[12]~19_combout ),
	.datab(\inst4|data1[12]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~23 ),
	.combout(\inst6|Add1~24_combout ),
	.cout(\inst6|Add1~25 ));
// synopsys translate_off
defparam \inst6|Add1~24 .lut_mask = 16'h964D;
defparam \inst6|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \inst6|Add1~28 (
// Equation(s):
// \inst6|Add1~28_combout  = ((\inst4|data1[14]~17_combout  $ (\inst30|out[14]~17_combout  $ (\inst6|Add1~27 )))) # (GND)
// \inst6|Add1~29  = CARRY((\inst4|data1[14]~17_combout  & ((!\inst6|Add1~27 ) # (!\inst30|out[14]~17_combout ))) # (!\inst4|data1[14]~17_combout  & (!\inst30|out[14]~17_combout  & !\inst6|Add1~27 )))

	.dataa(\inst4|data1[14]~17_combout ),
	.datab(\inst30|out[14]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~27 ),
	.combout(\inst6|Add1~28_combout ),
	.cout(\inst6|Add1~29 ));
// synopsys translate_off
defparam \inst6|Add1~28 .lut_mask = 16'h962B;
defparam \inst6|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \inst6|Add1~34 (
// Equation(s):
// \inst6|Add1~34_combout  = (\inst30|out[17]~14_combout  & ((\inst4|data1[17]~14_combout  & (!\inst6|Add1~33 )) # (!\inst4|data1[17]~14_combout  & ((\inst6|Add1~33 ) # (GND))))) # (!\inst30|out[17]~14_combout  & ((\inst4|data1[17]~14_combout  & 
// (\inst6|Add1~33  & VCC)) # (!\inst4|data1[17]~14_combout  & (!\inst6|Add1~33 ))))
// \inst6|Add1~35  = CARRY((\inst30|out[17]~14_combout  & ((!\inst6|Add1~33 ) # (!\inst4|data1[17]~14_combout ))) # (!\inst30|out[17]~14_combout  & (!\inst4|data1[17]~14_combout  & !\inst6|Add1~33 )))

	.dataa(\inst30|out[17]~14_combout ),
	.datab(\inst4|data1[17]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~33 ),
	.combout(\inst6|Add1~34_combout ),
	.cout(\inst6|Add1~35 ));
// synopsys translate_off
defparam \inst6|Add1~34 .lut_mask = 16'h692B;
defparam \inst6|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \inst6|Add1~38 (
// Equation(s):
// \inst6|Add1~38_combout  = (\inst4|data1[19]~12_combout  & ((\inst30|out[19]~12_combout  & (!\inst6|Add1~37 )) # (!\inst30|out[19]~12_combout  & (\inst6|Add1~37  & VCC)))) # (!\inst4|data1[19]~12_combout  & ((\inst30|out[19]~12_combout  & ((\inst6|Add1~37 
// ) # (GND))) # (!\inst30|out[19]~12_combout  & (!\inst6|Add1~37 ))))
// \inst6|Add1~39  = CARRY((\inst4|data1[19]~12_combout  & (\inst30|out[19]~12_combout  & !\inst6|Add1~37 )) # (!\inst4|data1[19]~12_combout  & ((\inst30|out[19]~12_combout ) # (!\inst6|Add1~37 ))))

	.dataa(\inst4|data1[19]~12_combout ),
	.datab(\inst30|out[19]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~37 ),
	.combout(\inst6|Add1~38_combout ),
	.cout(\inst6|Add1~39 ));
// synopsys translate_off
defparam \inst6|Add1~38 .lut_mask = 16'h694D;
defparam \inst6|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \inst6|Add1~52 (
// Equation(s):
// \inst6|Add1~52_combout  = ((\inst30|out[26]~5_combout  $ (\inst4|data1[26]~5_combout  $ (\inst6|Add1~51 )))) # (GND)
// \inst6|Add1~53  = CARRY((\inst30|out[26]~5_combout  & (\inst4|data1[26]~5_combout  & !\inst6|Add1~51 )) # (!\inst30|out[26]~5_combout  & ((\inst4|data1[26]~5_combout ) # (!\inst6|Add1~51 ))))

	.dataa(\inst30|out[26]~5_combout ),
	.datab(\inst4|data1[26]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~51 ),
	.combout(\inst6|Add1~52_combout ),
	.cout(\inst6|Add1~53 ));
// synopsys translate_off
defparam \inst6|Add1~52 .lut_mask = 16'h964D;
defparam \inst6|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \inst6|Add1~58 (
// Equation(s):
// \inst6|Add1~58_combout  = (\inst4|data1[29]~2_combout  & ((\inst30|out[29]~2_combout  & (!\inst6|Add1~57 )) # (!\inst30|out[29]~2_combout  & (\inst6|Add1~57  & VCC)))) # (!\inst4|data1[29]~2_combout  & ((\inst30|out[29]~2_combout  & ((\inst6|Add1~57 ) # 
// (GND))) # (!\inst30|out[29]~2_combout  & (!\inst6|Add1~57 ))))
// \inst6|Add1~59  = CARRY((\inst4|data1[29]~2_combout  & (\inst30|out[29]~2_combout  & !\inst6|Add1~57 )) # (!\inst4|data1[29]~2_combout  & ((\inst30|out[29]~2_combout ) # (!\inst6|Add1~57 ))))

	.dataa(\inst4|data1[29]~2_combout ),
	.datab(\inst30|out[29]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~57 ),
	.combout(\inst6|Add1~58_combout ),
	.cout(\inst6|Add1~59 ));
// synopsys translate_off
defparam \inst6|Add1~58 .lut_mask = 16'h694D;
defparam \inst6|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \inst6|Add1~60 (
// Equation(s):
// \inst6|Add1~60_combout  = ((\inst30|out[30]~1_combout  $ (\inst4|data1[30]~1_combout  $ (\inst6|Add1~59 )))) # (GND)
// \inst6|Add1~61  = CARRY((\inst30|out[30]~1_combout  & (\inst4|data1[30]~1_combout  & !\inst6|Add1~59 )) # (!\inst30|out[30]~1_combout  & ((\inst4|data1[30]~1_combout ) # (!\inst6|Add1~59 ))))

	.dataa(\inst30|out[30]~1_combout ),
	.datab(\inst4|data1[30]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~59 ),
	.combout(\inst6|Add1~60_combout ),
	.cout(\inst6|Add1~61 ));
// synopsys translate_off
defparam \inst6|Add1~60 .lut_mask = 16'h964D;
defparam \inst6|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~1_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y20
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~2_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y18
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~2_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~5_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y45
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~5_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~6_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~6_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~7_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~9_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y40
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~9_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~9_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y48
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[22]~9_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~10_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y44
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~10_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~12_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~12_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y22
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~13_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~13_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~16_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y38
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~17_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~17_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y18
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~18_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y38
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~19_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~19_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y23
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y42
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~23_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~23_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~24_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~24_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y45
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~24_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y45
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[7]~24_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~25_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~25_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082;
// synopsys translate_on

// Location: M4K_X55_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~26_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~26_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C;
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~27_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~27_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~27_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[4]~27_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~28_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~28_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~29_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~29_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~30_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~30_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~30_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y7
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[1]~30_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y19
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~31_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~31_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneii_lcell_comb \inst12|inst|Add0~0 (
// Equation(s):
// \inst12|inst|Add0~0_combout  = \inst24|PC [2] $ (VCC)
// \inst12|inst|Add0~1  = CARRY(\inst24|PC [2])

	.dataa(\inst24|PC [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|inst|Add0~0_combout ),
	.cout(\inst12|inst|Add0~1 ));
// synopsys translate_off
defparam \inst12|inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst12|inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneii_lcell_comb \inst12|inst|Add0~2 (
// Equation(s):
// \inst12|inst|Add0~2_combout  = (\inst24|PC [3] & (!\inst12|inst|Add0~1 )) # (!\inst24|PC [3] & ((\inst12|inst|Add0~1 ) # (GND)))
// \inst12|inst|Add0~3  = CARRY((!\inst12|inst|Add0~1 ) # (!\inst24|PC [3]))

	.dataa(vcc),
	.datab(\inst24|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~1 ),
	.combout(\inst12|inst|Add0~2_combout ),
	.cout(\inst12|inst|Add0~3 ));
// synopsys translate_off
defparam \inst12|inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneii_lcell_comb \inst12|inst|Add0~4 (
// Equation(s):
// \inst12|inst|Add0~4_combout  = (\inst24|PC [4] & (\inst12|inst|Add0~3  $ (GND))) # (!\inst24|PC [4] & (!\inst12|inst|Add0~3  & VCC))
// \inst12|inst|Add0~5  = CARRY((\inst24|PC [4] & !\inst12|inst|Add0~3 ))

	.dataa(\inst24|PC [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~3 ),
	.combout(\inst12|inst|Add0~4_combout ),
	.cout(\inst12|inst|Add0~5 ));
// synopsys translate_off
defparam \inst12|inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneii_lcell_comb \inst12|inst|Add0~6 (
// Equation(s):
// \inst12|inst|Add0~6_combout  = (\inst24|PC [5] & (!\inst12|inst|Add0~5 )) # (!\inst24|PC [5] & ((\inst12|inst|Add0~5 ) # (GND)))
// \inst12|inst|Add0~7  = CARRY((!\inst12|inst|Add0~5 ) # (!\inst24|PC [5]))

	.dataa(\inst24|PC [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~5 ),
	.combout(\inst12|inst|Add0~6_combout ),
	.cout(\inst12|inst|Add0~7 ));
// synopsys translate_off
defparam \inst12|inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneii_lcell_comb \inst12|inst|Add0~10 (
// Equation(s):
// \inst12|inst|Add0~10_combout  = (\inst24|PC [7] & (!\inst12|inst|Add0~9 )) # (!\inst24|PC [7] & ((\inst12|inst|Add0~9 ) # (GND)))
// \inst12|inst|Add0~11  = CARRY((!\inst12|inst|Add0~9 ) # (!\inst24|PC [7]))

	.dataa(\inst24|PC [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~9 ),
	.combout(\inst12|inst|Add0~10_combout ),
	.cout(\inst12|inst|Add0~11 ));
// synopsys translate_off
defparam \inst12|inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneii_lcell_comb \inst12|inst|Add0~14 (
// Equation(s):
// \inst12|inst|Add0~14_combout  = (\inst24|PC [9] & (!\inst12|inst|Add0~13 )) # (!\inst24|PC [9] & ((\inst12|inst|Add0~13 ) # (GND)))
// \inst12|inst|Add0~15  = CARRY((!\inst12|inst|Add0~13 ) # (!\inst24|PC [9]))

	.dataa(vcc),
	.datab(\inst24|PC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~13 ),
	.combout(\inst12|inst|Add0~14_combout ),
	.cout(\inst12|inst|Add0~15 ));
// synopsys translate_off
defparam \inst12|inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneii_lcell_comb \inst12|inst|Add0~20 (
// Equation(s):
// \inst12|inst|Add0~20_combout  = (\inst24|PC [12] & (\inst12|inst|Add0~19  $ (GND))) # (!\inst24|PC [12] & (!\inst12|inst|Add0~19  & VCC))
// \inst12|inst|Add0~21  = CARRY((\inst24|PC [12] & !\inst12|inst|Add0~19 ))

	.dataa(vcc),
	.datab(\inst24|PC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~19 ),
	.combout(\inst12|inst|Add0~20_combout ),
	.cout(\inst12|inst|Add0~21 ));
// synopsys translate_off
defparam \inst12|inst|Add0~20 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneii_lcell_comb \inst12|inst|Add0~24 (
// Equation(s):
// \inst12|inst|Add0~24_combout  = (\inst24|PC [14] & (\inst12|inst|Add0~23  $ (GND))) # (!\inst24|PC [14] & (!\inst12|inst|Add0~23  & VCC))
// \inst12|inst|Add0~25  = CARRY((\inst24|PC [14] & !\inst12|inst|Add0~23 ))

	.dataa(vcc),
	.datab(\inst24|PC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~23 ),
	.combout(\inst12|inst|Add0~24_combout ),
	.cout(\inst12|inst|Add0~25 ));
// synopsys translate_off
defparam \inst12|inst|Add0~24 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneii_lcell_comb \inst12|inst|Add0~38 (
// Equation(s):
// \inst12|inst|Add0~38_combout  = (\inst24|PC [21] & (!\inst12|inst|Add0~37 )) # (!\inst24|PC [21] & ((\inst12|inst|Add0~37 ) # (GND)))
// \inst12|inst|Add0~39  = CARRY((!\inst12|inst|Add0~37 ) # (!\inst24|PC [21]))

	.dataa(\inst24|PC [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~37 ),
	.combout(\inst12|inst|Add0~38_combout ),
	.cout(\inst12|inst|Add0~39 ));
// synopsys translate_off
defparam \inst12|inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneii_lcell_comb \inst12|inst|Add0~44 (
// Equation(s):
// \inst12|inst|Add0~44_combout  = (\inst24|PC [24] & (\inst12|inst|Add0~43  $ (GND))) # (!\inst24|PC [24] & (!\inst12|inst|Add0~43  & VCC))
// \inst12|inst|Add0~45  = CARRY((\inst24|PC [24] & !\inst12|inst|Add0~43 ))

	.dataa(\inst24|PC [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~43 ),
	.combout(\inst12|inst|Add0~44_combout ),
	.cout(\inst12|inst|Add0~45 ));
// synopsys translate_off
defparam \inst12|inst|Add0~44 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneii_lcell_comb \inst12|inst|Add0~46 (
// Equation(s):
// \inst12|inst|Add0~46_combout  = (\inst24|PC [25] & (!\inst12|inst|Add0~45 )) # (!\inst24|PC [25] & ((\inst12|inst|Add0~45 ) # (GND)))
// \inst12|inst|Add0~47  = CARRY((!\inst12|inst|Add0~45 ) # (!\inst24|PC [25]))

	.dataa(\inst24|PC [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~45 ),
	.combout(\inst12|inst|Add0~46_combout ),
	.cout(\inst12|inst|Add0~47 ));
// synopsys translate_off
defparam \inst12|inst|Add0~46 .lut_mask = 16'h5A5F;
defparam \inst12|inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneii_lcell_comb \inst11|inst2|Add0~8 (
// Equation(s):
// \inst11|inst2|Add0~8_combout  = ((\inst24|PC [6] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [4] $ (!\inst11|inst2|Add0~7 )))) # (GND)
// \inst11|inst2|Add0~9  = CARRY((\inst24|PC [6] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]) # (!\inst11|inst2|Add0~7 ))) # (!\inst24|PC [6] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [4] & !\inst11|inst2|Add0~7 )))

	.dataa(\inst24|PC [6]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~7 ),
	.combout(\inst11|inst2|Add0~8_combout ),
	.cout(\inst11|inst2|Add0~9 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~8 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneii_lcell_comb \inst11|inst2|Add0~12 (
// Equation(s):
// \inst11|inst2|Add0~12_combout  = ((\inst24|PC [8] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [6] $ (!\inst11|inst2|Add0~11 )))) # (GND)
// \inst11|inst2|Add0~13  = CARRY((\inst24|PC [8] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]) # (!\inst11|inst2|Add0~11 ))) # (!\inst24|PC [8] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [6] & !\inst11|inst2|Add0~11 )))

	.dataa(\inst24|PC [8]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~11 ),
	.combout(\inst11|inst2|Add0~12_combout ),
	.cout(\inst11|inst2|Add0~13 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~12 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneii_lcell_comb \inst11|inst2|Add0~18 (
// Equation(s):
// \inst11|inst2|Add0~18_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((\inst24|PC [11] & (\inst11|inst2|Add0~17  & VCC)) # (!\inst24|PC [11] & (!\inst11|inst2|Add0~17 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((\inst24|PC [11] & (!\inst11|inst2|Add0~17 )) # (!\inst24|PC [11] & ((\inst11|inst2|Add0~17 ) # (GND)))))
// \inst11|inst2|Add0~19  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [9] & (!\inst24|PC [11] & !\inst11|inst2|Add0~17 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [9] & ((!\inst11|inst2|Add0~17 ) # (!\inst24|PC 
// [11]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datab(\inst24|PC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~17 ),
	.combout(\inst11|inst2|Add0~18_combout ),
	.cout(\inst11|inst2|Add0~19 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~18 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneii_lcell_comb \inst11|inst2|Add0~28 (
// Equation(s):
// \inst11|inst2|Add0~28_combout  = ((\inst24|PC [16] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [14] $ (!\inst11|inst2|Add0~27 )))) # (GND)
// \inst11|inst2|Add0~29  = CARRY((\inst24|PC [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]) # (!\inst11|inst2|Add0~27 ))) # (!\inst24|PC [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [14] & !\inst11|inst2|Add0~27 
// )))

	.dataa(\inst24|PC [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~27 ),
	.combout(\inst11|inst2|Add0~28_combout ),
	.cout(\inst11|inst2|Add0~29 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~28 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneii_lcell_comb \inst11|inst2|Add0~32 (
// Equation(s):
// \inst11|inst2|Add0~32_combout  = ((\inst24|PC [18] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~31 )))) # (GND)
// \inst11|inst2|Add0~33  = CARRY((\inst24|PC [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~31 ))) # (!\inst24|PC [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~31 
// )))

	.dataa(\inst24|PC [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~31 ),
	.combout(\inst11|inst2|Add0~32_combout ),
	.cout(\inst11|inst2|Add0~33 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~32 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneii_lcell_comb \inst11|inst2|Add0~36 (
// Equation(s):
// \inst11|inst2|Add0~36_combout  = ((\inst24|PC [20] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~35 )))) # (GND)
// \inst11|inst2|Add0~37  = CARRY((\inst24|PC [20] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~35 ))) # (!\inst24|PC [20] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~35 
// )))

	.dataa(\inst24|PC [20]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~35 ),
	.combout(\inst11|inst2|Add0~36_combout ),
	.cout(\inst11|inst2|Add0~37 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~36 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneii_lcell_comb \inst11|inst2|Add0~40 (
// Equation(s):
// \inst11|inst2|Add0~40_combout  = ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst24|PC [22] $ (\inst11|inst2|Add0~39 )))) # (GND)
// \inst11|inst2|Add0~41  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~39 ) # (!\inst24|PC [22]))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst24|PC [22] & !\inst11|inst2|Add0~39 
// )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~39 ),
	.combout(\inst11|inst2|Add0~40_combout ),
	.cout(\inst11|inst2|Add0~41 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~40 .lut_mask = 16'h962B;
defparam \inst11|inst2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneii_lcell_comb \inst11|inst2|Add0~42 (
// Equation(s):
// \inst11|inst2|Add0~42_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [23] & (\inst11|inst2|Add0~41  & VCC)) # (!\inst24|PC [23] & (!\inst11|inst2|Add0~41 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [23] & (!\inst11|inst2|Add0~41 )) # (!\inst24|PC [23] & ((\inst11|inst2|Add0~41 ) # (GND)))))
// \inst11|inst2|Add0~43  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst24|PC [23] & !\inst11|inst2|Add0~41 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~41 ) # (!\inst24|PC 
// [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~41 ),
	.combout(\inst11|inst2|Add0~42_combout ),
	.cout(\inst11|inst2|Add0~43 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~42 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneii_lcell_comb \inst11|inst2|Add0~48 (
// Equation(s):
// \inst11|inst2|Add0~48_combout  = ((\inst24|PC [26] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~47 )))) # (GND)
// \inst11|inst2|Add0~49  = CARRY((\inst24|PC [26] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~47 ))) # (!\inst24|PC [26] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~47 
// )))

	.dataa(\inst24|PC [26]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~47 ),
	.combout(\inst11|inst2|Add0~48_combout ),
	.cout(\inst11|inst2|Add0~49 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~48 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneii_lcell_comb \inst11|inst2|Add0~50 (
// Equation(s):
// \inst11|inst2|Add0~50_combout  = (\inst24|PC [27] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~49  & VCC)) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~49 )))) # 
// (!\inst24|PC [27] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~49 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~49 ) # (GND)))))
// \inst11|inst2|Add0~51  = CARRY((\inst24|PC [27] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~49 )) # (!\inst24|PC [27] & ((!\inst11|inst2|Add0~49 ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [15]))))

	.dataa(\inst24|PC [27]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~49 ),
	.combout(\inst11|inst2|Add0~50_combout ),
	.cout(\inst11|inst2|Add0~51 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~50 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneii_lcell_comb \inst4|registers~1024 (
// Equation(s):
// \inst4|registers~1024_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~863_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~607_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~863_regout ),
	.datad(\inst4|registers~607_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1024_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1024 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneii_lcell_comb \inst4|registers~1025 (
// Equation(s):
// \inst4|registers~1025_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1024_combout  & (\inst4|registers~991_regout )) # (!\inst4|registers~1024_combout  & ((\inst4|registers~735_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1024_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~991_regout ),
	.datac(\inst4|registers~1024_combout ),
	.datad(\inst4|registers~735_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1025_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1025 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneii_lcell_comb \inst4|registers~1026 (
// Equation(s):
// \inst4|registers~1026_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~703_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~575_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~703_regout ),
	.datad(\inst4|registers~575_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1026_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1026 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneii_lcell_comb \inst4|registers~1027 (
// Equation(s):
// \inst4|registers~1027_combout  = (\inst4|registers~1026_combout  & (((\inst4|registers~959_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1026_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~831_regout )))

	.dataa(\inst4|registers~1026_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~831_regout ),
	.datad(\inst4|registers~959_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1027_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1027 .lut_mask = 16'hEA62;
defparam \inst4|registers~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N1
cycloneii_lcell_ff \inst4|registers~671 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~671_regout ));

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \inst4|registers~1028 (
// Equation(s):
// \inst4|registers~1028_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~799_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~543_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~799_regout ),
	.datad(\inst4|registers~543_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1028_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1028 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \inst4|registers~1029 (
// Equation(s):
// \inst4|registers~1029_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1028_combout  & ((\inst4|registers~927_regout ))) # (!\inst4|registers~1028_combout  & (\inst4|registers~671_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1028_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1028_combout ),
	.datac(\inst4|registers~671_regout ),
	.datad(\inst4|registers~927_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1029_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1029 .lut_mask = 16'hEC64;
defparam \inst4|registers~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \inst4|registers~1030 (
// Equation(s):
// \inst4|registers~1030_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1027_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1029_combout ))))

	.dataa(\inst4|registers~1029_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1027_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1030_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1030 .lut_mask = 16'hF2C2;
defparam \inst4|registers~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N25
cycloneii_lcell_ff \inst4|registers~895 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~895_regout ));

// Location: LCFF_X43_Y29_N17
cycloneii_lcell_ff \inst4|registers~767 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~767_regout ));

// Location: LCFF_X44_Y29_N25
cycloneii_lcell_ff \inst4|registers~639 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~639_regout ));

// Location: LCCOMB_X43_Y29_N16
cycloneii_lcell_comb \inst4|registers~1031 (
// Equation(s):
// \inst4|registers~1031_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~767_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~639_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~639_regout ),
	.datac(\inst4|registers~767_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1031_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1031 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N27
cycloneii_lcell_ff \inst4|registers~1023 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1023_regout ));

// Location: LCCOMB_X45_Y29_N24
cycloneii_lcell_comb \inst4|registers~1032 (
// Equation(s):
// \inst4|registers~1032_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1031_combout  & ((\inst4|registers~1023_regout ))) # (!\inst4|registers~1031_combout  & (\inst4|registers~895_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1031_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1031_combout ),
	.datac(\inst4|registers~895_regout ),
	.datad(\inst4|registers~1023_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1032_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1032 .lut_mask = 16'hEC64;
defparam \inst4|registers~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneii_lcell_comb \inst4|registers~1033 (
// Equation(s):
// \inst4|registers~1033_combout  = (\inst4|registers~1030_combout  & ((\inst4|registers~1032_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1030_combout  & (((\inst4|registers~1025_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1030_combout ),
	.datab(\inst4|registers~1032_combout ),
	.datac(\inst4|registers~1025_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1033_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1033 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N3
cycloneii_lcell_ff \inst4|registers~287 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~287_regout ));

// Location: LCFF_X49_Y26_N27
cycloneii_lcell_ff \inst4|registers~383 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~383_regout ));

// Location: LCFF_X44_Y26_N9
cycloneii_lcell_ff \inst4|registers~63 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~63_regout ));

// Location: LCFF_X45_Y26_N27
cycloneii_lcell_ff \inst4|registers~31 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~31_regout ));

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \inst4|registers~1038 (
// Equation(s):
// \inst4|registers~1038_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~63_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~31_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~31_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~63_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1038_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1038 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cycloneii_lcell_comb \inst4|registers~1051 (
// Equation(s):
// \inst4|registers~1051_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~767_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~639_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~639_regout ),
	.datad(\inst4|registers~767_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1051_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1051 .lut_mask = 16'hDC98;
defparam \inst4|registers~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneii_lcell_comb \inst4|registers~1052 (
// Equation(s):
// \inst4|registers~1052_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1051_combout  & ((\inst4|registers~1023_regout ))) # (!\inst4|registers~1051_combout  & (\inst4|registers~895_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1051_combout ))))

	.dataa(\inst4|registers~895_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1023_regout ),
	.datad(\inst4|registers~1051_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1052_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1052 .lut_mask = 16'hF388;
defparam \inst4|registers~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneii_lcell_comb \inst4|registers~1054 (
// Equation(s):
// \inst4|registers~1054_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~319_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~287_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~287_regout ),
	.datad(\inst4|registers~319_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1054_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1054 .lut_mask = 16'hBA98;
defparam \inst4|registers~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneii_lcell_comb \inst4|registers~1055 (
// Equation(s):
// \inst4|registers~1055_combout  = (\inst4|registers~1054_combout  & (((\inst4|registers~383_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1054_combout  & (\inst4|registers~351_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~351_regout ),
	.datab(\inst4|registers~1054_combout ),
	.datac(\inst4|registers~383_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1055_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1055 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \inst4|registers~1056 (
// Equation(s):
// \inst4|registers~1056_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~223_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~159_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~223_regout ),
	.datac(\inst4|registers~159_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1056_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1056 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \inst4|registers~1057 (
// Equation(s):
// \inst4|registers~1057_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1056_combout  & ((\inst4|registers~255_regout ))) # (!\inst4|registers~1056_combout  & (\inst4|registers~191_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1056_combout ))))

	.dataa(\inst4|registers~191_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~255_regout ),
	.datad(\inst4|registers~1056_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1057_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1057 .lut_mask = 16'hF388;
defparam \inst4|registers~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneii_lcell_comb \inst4|registers~1058 (
// Equation(s):
// \inst4|registers~1058_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~63_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~31_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~63_regout ),
	.datac(\inst4|registers~31_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1058_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1058 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \inst4|registers~1059 (
// Equation(s):
// \inst4|registers~1059_combout  = (\inst4|registers~1058_combout  & (((\inst4|registers~127_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1058_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~95_regout ))))

	.dataa(\inst4|registers~1058_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~127_regout ),
	.datad(\inst4|registers~95_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1059_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1059 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \inst4|registers~1060 (
// Equation(s):
// \inst4|registers~1060_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # (\inst4|registers~1057_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1059_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1059_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1057_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1060_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1060 .lut_mask = 16'hAEA4;
defparam \inst4|registers~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneii_lcell_comb \inst4|registers~1061 (
// Equation(s):
// \inst4|registers~1061_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~479_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~415_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~479_regout ),
	.datac(\inst4|registers~415_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1061_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1061 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
cycloneii_lcell_comb \inst4|registers~1062 (
// Equation(s):
// \inst4|registers~1062_combout  = (\inst4|registers~1061_combout  & (((\inst4|registers~511_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1061_combout  & (\inst4|registers~447_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~447_regout ),
	.datab(\inst4|registers~1061_combout ),
	.datac(\inst4|registers~511_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1062_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1062 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \inst4|registers~1063 (
// Equation(s):
// \inst4|registers~1063_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1060_combout  & ((\inst4|registers~1062_combout ))) # (!\inst4|registers~1060_combout  & (\inst4|registers~1055_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1060_combout ))))

	.dataa(\inst4|registers~1055_combout ),
	.datab(\inst4|registers~1062_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1060_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1063_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1063 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N9
cycloneii_lcell_ff \inst4|registers~702 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~702_regout ));

// Location: LCFF_X45_Y31_N29
cycloneii_lcell_ff \inst4|registers~830 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~830_regout ));

// Location: LCFF_X44_Y31_N25
cycloneii_lcell_ff \inst4|registers~574 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~574_regout ));

// Location: LCCOMB_X45_Y31_N28
cycloneii_lcell_comb \inst4|registers~1064 (
// Equation(s):
// \inst4|registers~1064_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~830_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~574_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~574_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~830_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1064_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1064 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N15
cycloneii_lcell_ff \inst4|registers~958 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~958_regout ));

// Location: LCCOMB_X43_Y31_N8
cycloneii_lcell_comb \inst4|registers~1065 (
// Equation(s):
// \inst4|registers~1065_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1064_combout  & ((\inst4|registers~958_regout ))) # (!\inst4|registers~1064_combout  & (\inst4|registers~702_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1064_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1064_combout ),
	.datac(\inst4|registers~702_regout ),
	.datad(\inst4|registers~958_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1065_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1065 .lut_mask = 16'hEC64;
defparam \inst4|registers~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N9
cycloneii_lcell_ff \inst4|registers~862 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~862_regout ));

// Location: LCFF_X49_Y30_N27
cycloneii_lcell_ff \inst4|registers~734 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~734_regout ));

// Location: LCFF_X49_Y30_N13
cycloneii_lcell_ff \inst4|registers~606 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~606_regout ));

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \inst4|registers~1066 (
// Equation(s):
// \inst4|registers~1066_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~734_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~606_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~606_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~734_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1066_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1066 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N25
cycloneii_lcell_ff \inst4|registers~990 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~990_regout ));

// Location: LCCOMB_X47_Y30_N8
cycloneii_lcell_comb \inst4|registers~1067 (
// Equation(s):
// \inst4|registers~1067_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1066_combout  & (\inst4|registers~990_regout )) # (!\inst4|registers~1066_combout  & ((\inst4|registers~862_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1066_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~990_regout ),
	.datac(\inst4|registers~862_regout ),
	.datad(\inst4|registers~1066_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1067_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1067 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N27
cycloneii_lcell_ff \inst4|registers~798 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~798_regout ));

// Location: LCFF_X43_Y26_N21
cycloneii_lcell_ff \inst4|registers~670 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~670_regout ));

// Location: LCFF_X43_Y26_N23
cycloneii_lcell_ff \inst4|registers~542 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~542_regout ));

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \inst4|registers~1068 (
// Equation(s):
// \inst4|registers~1068_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~670_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~542_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~542_regout ),
	.datac(\inst4|registers~670_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1068_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1068 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N1
cycloneii_lcell_ff \inst4|registers~926 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~926_regout ));

// Location: LCCOMB_X47_Y30_N26
cycloneii_lcell_comb \inst4|registers~1069 (
// Equation(s):
// \inst4|registers~1069_combout  = (\inst4|registers~1068_combout  & (((\inst4|registers~926_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1068_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~798_regout )))

	.dataa(\inst4|registers~1068_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~798_regout ),
	.datad(\inst4|registers~926_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1069_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1069 .lut_mask = 16'hEA62;
defparam \inst4|registers~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \inst4|registers~1070 (
// Equation(s):
// \inst4|registers~1070_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst4|registers~1067_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1069_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst4|registers~1069_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1067_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1070_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1070 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N17
cycloneii_lcell_ff \inst4|registers~766 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~766_regout ));

// Location: LCFF_X45_Y29_N21
cycloneii_lcell_ff \inst4|registers~894 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~894_regout ));

// Location: LCFF_X44_Y29_N27
cycloneii_lcell_ff \inst4|registers~638 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[30]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~638_regout ));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \inst4|registers~1071 (
// Equation(s):
// \inst4|registers~1071_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~894_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~638_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~638_regout ),
	.datad(\inst4|registers~894_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1071_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1071 .lut_mask = 16'hBA98;
defparam \inst4|registers~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N23
cycloneii_lcell_ff \inst4|registers~1022 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1022_regout ));

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \inst4|registers~1072 (
// Equation(s):
// \inst4|registers~1072_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1071_combout  & (\inst4|registers~1022_regout )) # (!\inst4|registers~1071_combout  & ((\inst4|registers~766_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1071_combout ))))

	.dataa(\inst4|registers~1022_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~766_regout ),
	.datad(\inst4|registers~1071_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1072_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1072 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \inst4|registers~1073 (
// Equation(s):
// \inst4|registers~1073_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1070_combout  & (\inst4|registers~1072_combout )) # (!\inst4|registers~1070_combout  & ((\inst4|registers~1065_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1070_combout ))))

	.dataa(\inst4|registers~1072_combout ),
	.datab(\inst4|registers~1065_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1070_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1073_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1073 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N9
cycloneii_lcell_ff \inst4|registers~222 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~222_regout ));

// Location: LCFF_X48_Y28_N13
cycloneii_lcell_ff \inst4|registers~190 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~190_regout ));

// Location: LCFF_X48_Y28_N31
cycloneii_lcell_ff \inst4|registers~158 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~158_regout ));

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \inst4|registers~1074 (
// Equation(s):
// \inst4|registers~1074_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~190_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~158_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~158_regout ),
	.datac(\inst4|registers~190_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1074_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1074 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N1
cycloneii_lcell_ff \inst4|registers~254 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~254_regout ));

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \inst4|registers~1075 (
// Equation(s):
// \inst4|registers~1075_combout  = (\inst4|registers~1074_combout  & (((\inst4|registers~254_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1074_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~222_regout )))

	.dataa(\inst4|registers~1074_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~222_regout ),
	.datad(\inst4|registers~254_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1075_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1075 .lut_mask = 16'hEA62;
defparam \inst4|registers~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
cycloneii_lcell_comb \inst4|registers~1084 (
// Equation(s):
// \inst4|registers~1084_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~830_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~574_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~830_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~574_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1084_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1084 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneii_lcell_comb \inst4|registers~1085 (
// Equation(s):
// \inst4|registers~1085_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1084_combout  & ((\inst4|registers~958_regout ))) # (!\inst4|registers~1084_combout  & (\inst4|registers~702_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1084_combout ))))

	.dataa(\inst4|registers~702_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~958_regout ),
	.datad(\inst4|registers~1084_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1085_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1085 .lut_mask = 16'hF388;
defparam \inst4|registers~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \inst4|registers~1086 (
// Equation(s):
// \inst4|registers~1086_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~734_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~606_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~606_regout ),
	.datad(\inst4|registers~734_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1086_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1086 .lut_mask = 16'hBA98;
defparam \inst4|registers~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \inst4|registers~1087 (
// Equation(s):
// \inst4|registers~1087_combout  = (\inst4|registers~1086_combout  & (((\inst4|registers~990_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1086_combout  & (\inst4|registers~862_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~862_regout ),
	.datab(\inst4|registers~1086_combout ),
	.datac(\inst4|registers~990_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1087_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1087 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \inst4|registers~1088 (
// Equation(s):
// \inst4|registers~1088_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~670_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~542_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~670_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~542_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1088_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1088 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \inst4|registers~1089 (
// Equation(s):
// \inst4|registers~1089_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1088_combout  & ((\inst4|registers~926_regout ))) # (!\inst4|registers~1088_combout  & (\inst4|registers~798_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1088_combout ))))

	.dataa(\inst4|registers~798_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~926_regout ),
	.datad(\inst4|registers~1088_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1089_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1089 .lut_mask = 16'hF388;
defparam \inst4|registers~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \inst4|registers~1090 (
// Equation(s):
// \inst4|registers~1090_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1087_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1089_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~1087_combout ),
	.datad(\inst4|registers~1089_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1090_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1090 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneii_lcell_comb \inst4|registers~1091 (
// Equation(s):
// \inst4|registers~1091_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~894_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~638_regout ))))

	.dataa(\inst4|registers~638_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~894_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1091_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1091 .lut_mask = 16'hFC22;
defparam \inst4|registers~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneii_lcell_comb \inst4|registers~1092 (
// Equation(s):
// \inst4|registers~1092_combout  = (\inst4|registers~1091_combout  & (((\inst4|registers~1022_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1091_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~766_regout ))))

	.dataa(\inst4|registers~1091_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1022_regout ),
	.datad(\inst4|registers~766_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1092_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1092 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \inst4|registers~1093 (
// Equation(s):
// \inst4|registers~1093_combout  = (\inst4|registers~1090_combout  & ((\inst4|registers~1092_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1090_combout  & (((\inst4|registers~1085_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1092_combout ),
	.datab(\inst4|registers~1090_combout ),
	.datac(\inst4|registers~1085_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1093_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1093 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \inst4|registers~1094 (
// Equation(s):
// \inst4|registers~1094_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~190_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~158_regout )))))

	.dataa(\inst4|registers~190_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~158_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1094_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1094 .lut_mask = 16'hEE30;
defparam \inst4|registers~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \inst4|registers~1095 (
// Equation(s):
// \inst4|registers~1095_combout  = (\inst4|registers~1094_combout  & (((\inst4|registers~254_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1094_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~222_regout ))))

	.dataa(\inst4|registers~1094_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~254_regout ),
	.datad(\inst4|registers~222_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1095_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1095 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneii_lcell_comb \inst4|registers~1096 (
// Equation(s):
// \inst4|registers~1096_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~350_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~286_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~350_regout ),
	.datac(\inst4|registers~286_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1096_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1096 .lut_mask = 16'hEE50;
defparam \inst4|registers~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneii_lcell_comb \inst4|registers~1101 (
// Equation(s):
// \inst4|registers~1101_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~446_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~414_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~414_regout ),
	.datad(\inst4|registers~446_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1101 .lut_mask = 16'hDC98;
defparam \inst4|registers~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneii_lcell_comb \inst4|registers~1106 (
// Equation(s):
// \inst4|registers~1106_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~701_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~573_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~573_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~701_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1106 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneii_lcell_comb \inst4|registers~1107 (
// Equation(s):
// \inst4|registers~1107_combout  = (\inst4|registers~1106_combout  & ((\inst4|registers~957_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1106_combout  & (((\inst4|registers~829_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1106_combout ),
	.datab(\inst4|registers~957_regout ),
	.datac(\inst4|registers~829_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1107 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N17
cycloneii_lcell_ff \inst4|registers~797 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~797_regout ));

// Location: LCFF_X43_Y26_N19
cycloneii_lcell_ff \inst4|registers~541 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~541_regout ));

// Location: LCCOMB_X43_Y27_N16
cycloneii_lcell_comb \inst4|registers~1108 (
// Equation(s):
// \inst4|registers~1108_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~797_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~541_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~797_regout ),
	.datad(\inst4|registers~541_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1108 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneii_lcell_comb \inst4|registers~1111 (
// Equation(s):
// \inst4|registers~1111_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~765_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~637_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~637_regout ),
	.datac(\inst4|registers~765_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1111 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneii_lcell_comb \inst4|registers~1112 (
// Equation(s):
// \inst4|registers~1112_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1111_combout  & (\inst4|registers~1021_regout )) # (!\inst4|registers~1111_combout  & ((\inst4|registers~893_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1111_combout ))))

	.dataa(\inst4|registers~1021_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~893_regout ),
	.datad(\inst4|registers~1111_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1112 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneii_lcell_comb \inst4|registers~1118 (
// Equation(s):
// \inst4|registers~1118_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~61_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~29_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~61_regout ),
	.datad(\inst4|registers~29_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1118 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N17
cycloneii_lcell_ff \inst4|registers~445 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~445_regout ));

// Location: LCFF_X52_Y33_N13
cycloneii_lcell_ff \inst4|registers~477 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~477_regout ));

// Location: LCCOMB_X52_Y33_N12
cycloneii_lcell_comb \inst4|registers~1121 (
// Equation(s):
// \inst4|registers~1121_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~477_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~413_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~477_regout ),
	.datad(\inst4|registers~413_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1121 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
cycloneii_lcell_comb \inst4|registers~1122 (
// Equation(s):
// \inst4|registers~1122_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1121_combout  & ((\inst4|registers~509_regout ))) # (!\inst4|registers~1121_combout  & (\inst4|registers~445_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1121_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1121_combout ),
	.datac(\inst4|registers~445_regout ),
	.datad(\inst4|registers~509_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1122 .lut_mask = 16'hEC64;
defparam \inst4|registers~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \inst4|registers~1124 (
// Equation(s):
// \inst4|registers~1124_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~861_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~605_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~605_regout ),
	.datad(\inst4|registers~861_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1124 .lut_mask = 16'hDC98;
defparam \inst4|registers~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \inst4|registers~1125 (
// Equation(s):
// \inst4|registers~1125_combout  = (\inst4|registers~1124_combout  & (((\inst4|registers~989_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1124_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~733_regout ))))

	.dataa(\inst4|registers~1124_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~989_regout ),
	.datad(\inst4|registers~733_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1125 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \inst4|registers~1128 (
// Equation(s):
// \inst4|registers~1128_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~797_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~541_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~797_regout ),
	.datac(\inst4|registers~541_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1128 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \inst4|registers~1129 (
// Equation(s):
// \inst4|registers~1129_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1128_combout  & ((\inst4|registers~925_regout ))) # (!\inst4|registers~1128_combout  & (\inst4|registers~669_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1128_combout ))))

	.dataa(\inst4|registers~669_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~925_regout ),
	.datad(\inst4|registers~1128_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1129 .lut_mask = 16'hF388;
defparam \inst4|registers~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneii_lcell_comb \inst4|registers~1134 (
// Equation(s):
// \inst4|registers~1134_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~317_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~285_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~285_regout ),
	.datad(\inst4|registers~317_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1134 .lut_mask = 16'hBA98;
defparam \inst4|registers~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \inst4|registers~1136 (
// Equation(s):
// \inst4|registers~1136_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~221_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~157_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~221_regout ),
	.datac(\inst4|registers~157_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1136 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N9
cycloneii_lcell_ff \inst4|registers~700 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[28]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~700_regout ));

// Location: LCFF_X45_Y31_N23
cycloneii_lcell_ff \inst4|registers~828 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~828_regout ));

// Location: LCFF_X44_Y31_N3
cycloneii_lcell_ff \inst4|registers~572 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~572_regout ));

// Location: LCCOMB_X45_Y31_N22
cycloneii_lcell_comb \inst4|registers~1144 (
// Equation(s):
// \inst4|registers~1144_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~828_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~572_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~828_regout ),
	.datad(\inst4|registers~572_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1144 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N25
cycloneii_lcell_ff \inst4|registers~956 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~956_regout ));

// Location: LCCOMB_X43_Y30_N24
cycloneii_lcell_comb \inst4|registers~1145 (
// Equation(s):
// \inst4|registers~1145_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1144_combout  & (\inst4|registers~956_regout )) # (!\inst4|registers~1144_combout  & ((\inst4|registers~700_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1144_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~956_regout ),
	.datac(\inst4|registers~1144_combout ),
	.datad(\inst4|registers~700_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1145 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N17
cycloneii_lcell_ff \inst4|registers~604 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~604_regout ));

// Location: LCFF_X43_Y26_N5
cycloneii_lcell_ff \inst4|registers~668 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~668_regout ));

// Location: LCFF_X43_Y26_N15
cycloneii_lcell_ff \inst4|registers~540 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~540_regout ));

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \inst4|registers~1148 (
// Equation(s):
// \inst4|registers~1148_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~668_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~540_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~540_regout ),
	.datac(\inst4|registers~668_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1148 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \inst4|registers~1149 (
// Equation(s):
// \inst4|registers~1149_combout  = (\inst4|registers~1148_combout  & ((\inst4|registers~924_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1148_combout  & (((\inst4|registers~796_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1148_combout ),
	.datab(\inst4|registers~924_regout ),
	.datac(\inst4|registers~796_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1149 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N27
cycloneii_lcell_ff \inst4|registers~220 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~220_regout ));

// Location: LCFF_X48_Y28_N29
cycloneii_lcell_ff \inst4|registers~188 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~188_regout ));

// Location: LCFF_X48_Y28_N23
cycloneii_lcell_ff \inst4|registers~156 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~156_regout ));

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \inst4|registers~1154 (
// Equation(s):
// \inst4|registers~1154_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~188_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~156_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~156_regout ),
	.datac(\inst4|registers~188_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1154 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N21
cycloneii_lcell_ff \inst4|registers~252 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~252_regout ));

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \inst4|registers~1155 (
// Equation(s):
// \inst4|registers~1155_combout  = (\inst4|registers~1154_combout  & (((\inst4|registers~252_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1154_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~220_regout )))

	.dataa(\inst4|registers~1154_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~220_regout ),
	.datad(\inst4|registers~252_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1155 .lut_mask = 16'hEA62;
defparam \inst4|registers~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
cycloneii_lcell_comb \inst4|registers~1164 (
// Equation(s):
// \inst4|registers~1164_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~828_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~572_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~572_regout ),
	.datad(\inst4|registers~828_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1164 .lut_mask = 16'hDC98;
defparam \inst4|registers~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneii_lcell_comb \inst4|registers~1165 (
// Equation(s):
// \inst4|registers~1165_combout  = (\inst4|registers~1164_combout  & (((\inst4|registers~956_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1164_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~700_regout ))))

	.dataa(\inst4|registers~1164_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~956_regout ),
	.datad(\inst4|registers~700_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1165 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \inst4|registers~1166 (
// Equation(s):
// \inst4|registers~1166_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~732_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~604_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~604_regout ),
	.datad(\inst4|registers~732_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1166 .lut_mask = 16'hBA98;
defparam \inst4|registers~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \inst4|registers~1167 (
// Equation(s):
// \inst4|registers~1167_combout  = (\inst4|registers~1166_combout  & (((\inst4|registers~988_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1166_combout  & (\inst4|registers~860_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1166_combout ),
	.datab(\inst4|registers~860_regout ),
	.datac(\inst4|registers~988_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1167 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \inst4|registers~1168 (
// Equation(s):
// \inst4|registers~1168_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~668_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~540_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~668_regout ),
	.datac(\inst4|registers~540_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1168 .lut_mask = 16'hEE50;
defparam \inst4|registers~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \inst4|registers~1174 (
// Equation(s):
// \inst4|registers~1174_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~188_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~156_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~188_regout ),
	.datac(\inst4|registers~156_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1174 .lut_mask = 16'hEE50;
defparam \inst4|registers~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneii_lcell_comb \inst4|registers~1175 (
// Equation(s):
// \inst4|registers~1175_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1174_combout  & ((\inst4|registers~252_regout ))) # (!\inst4|registers~1174_combout  & (\inst4|registers~220_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1174_combout ))))

	.dataa(\inst4|registers~220_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~252_regout ),
	.datad(\inst4|registers~1174_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1175 .lut_mask = 16'hF388;
defparam \inst4|registers~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneii_lcell_comb \inst4|registers~1181 (
// Equation(s):
// \inst4|registers~1181_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~444_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~412_regout )))))

	.dataa(\inst4|registers~444_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~412_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1181 .lut_mask = 16'hEE30;
defparam \inst4|registers~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N17
cycloneii_lcell_ff \inst4|registers~731 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[27]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~731_regout ));

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \inst4|registers~1184 (
// Equation(s):
// \inst4|registers~1184_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~859_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~603_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~859_regout ),
	.datad(\inst4|registers~603_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1184 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneii_lcell_comb \inst4|registers~1185 (
// Equation(s):
// \inst4|registers~1185_combout  = (\inst4|registers~1184_combout  & ((\inst4|registers~987_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1184_combout  & (((\inst4|registers~731_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1184_combout ),
	.datab(\inst4|registers~987_regout ),
	.datac(\inst4|registers~731_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1185 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N19
cycloneii_lcell_ff \inst4|registers~795 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~795_regout ));

// Location: LCFF_X42_Y27_N9
cycloneii_lcell_ff \inst4|registers~539 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~539_regout ));

// Location: LCCOMB_X43_Y27_N18
cycloneii_lcell_comb \inst4|registers~1188 (
// Equation(s):
// \inst4|registers~1188_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~795_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~539_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~795_regout ),
	.datad(\inst4|registers~539_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1188 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N3
cycloneii_lcell_ff \inst4|registers~315 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~315_regout ));

// Location: LCFF_X53_Y32_N21
cycloneii_lcell_ff \inst4|registers~283 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~283_regout ));

// Location: LCCOMB_X53_Y32_N2
cycloneii_lcell_comb \inst4|registers~1194 (
// Equation(s):
// \inst4|registers~1194_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~315_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~283_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~283_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~315_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1194_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1194 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneii_lcell_comb \inst4|registers~1195 (
// Equation(s):
// \inst4|registers~1195_combout  = (\inst4|registers~1194_combout  & ((\inst4|registers~379_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1194_combout  & (((\inst4|registers~347_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1194_combout ),
	.datab(\inst4|registers~379_regout ),
	.datac(\inst4|registers~347_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1195_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1195 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N25
cycloneii_lcell_ff \inst4|registers~187 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~187_regout ));

// Location: LCFF_X48_Y25_N9
cycloneii_lcell_ff \inst4|registers~219 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~219_regout ));

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \inst4|registers~1196 (
// Equation(s):
// \inst4|registers~1196_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~219_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~155_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~155_regout ),
	.datac(\inst4|registers~219_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1196_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1196 .lut_mask = 16'hFA44;
defparam \inst4|registers~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \inst4|registers~1197 (
// Equation(s):
// \inst4|registers~1197_combout  = (\inst4|registers~1196_combout  & (((\inst4|registers~251_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1196_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~187_regout )))

	.dataa(\inst4|registers~1196_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~187_regout ),
	.datad(\inst4|registers~251_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1197_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1197 .lut_mask = 16'hEA62;
defparam \inst4|registers~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneii_lcell_comb \inst4|registers~1198 (
// Equation(s):
// \inst4|registers~1198_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~59_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~27_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~59_regout ),
	.datad(\inst4|registers~27_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1198_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1198 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \inst4|registers~1199 (
// Equation(s):
// \inst4|registers~1199_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1198_combout  & ((\inst4|registers~123_regout ))) # (!\inst4|registers~1198_combout  & (\inst4|registers~91_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1198_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1198_combout ),
	.datac(\inst4|registers~91_regout ),
	.datad(\inst4|registers~123_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1199_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1199 .lut_mask = 16'hEC64;
defparam \inst4|registers~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cycloneii_lcell_comb \inst4|registers~1200 (
// Equation(s):
// \inst4|registers~1200_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1197_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1199_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1197_combout ),
	.datad(\inst4|registers~1199_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1200_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1200 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N9
cycloneii_lcell_ff \inst4|registers~443 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~443_regout ));

// Location: LCCOMB_X52_Y33_N28
cycloneii_lcell_comb \inst4|registers~1201 (
// Equation(s):
// \inst4|registers~1201_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~475_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~411_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~411_regout ),
	.datac(\inst4|registers~475_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1201_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1201 .lut_mask = 16'hFA44;
defparam \inst4|registers~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
cycloneii_lcell_comb \inst4|registers~1202 (
// Equation(s):
// \inst4|registers~1202_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1201_combout  & (\inst4|registers~507_regout )) # (!\inst4|registers~1201_combout  & ((\inst4|registers~443_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1201_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~507_regout ),
	.datac(\inst4|registers~443_regout ),
	.datad(\inst4|registers~1201_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1202_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1202 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneii_lcell_comb \inst4|registers~1203 (
// Equation(s):
// \inst4|registers~1203_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1200_combout  & (\inst4|registers~1202_combout )) # (!\inst4|registers~1200_combout  & ((\inst4|registers~1195_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1200_combout ))))

	.dataa(\inst4|registers~1202_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1200_combout ),
	.datad(\inst4|registers~1195_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1203_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1203 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneii_lcell_comb \inst4|registers~1206 (
// Equation(s):
// \inst4|registers~1206_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~699_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~571_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~571_regout ),
	.datad(\inst4|registers~699_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1206_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1206 .lut_mask = 16'hBA98;
defparam \inst4|registers~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \inst4|registers~1207 (
// Equation(s):
// \inst4|registers~1207_combout  = (\inst4|registers~1206_combout  & (((\inst4|registers~955_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1206_combout  & (\inst4|registers~827_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1206_combout ),
	.datab(\inst4|registers~827_regout ),
	.datac(\inst4|registers~955_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1207_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1207 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneii_lcell_comb \inst4|registers~1208 (
// Equation(s):
// \inst4|registers~1208_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~795_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~539_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~539_regout ),
	.datad(\inst4|registers~795_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1208_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1208 .lut_mask = 16'hBA98;
defparam \inst4|registers~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneii_lcell_comb \inst4|registers~1209 (
// Equation(s):
// \inst4|registers~1209_combout  = (\inst4|registers~1208_combout  & (((\inst4|registers~923_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1208_combout  & (\inst4|registers~667_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1208_combout ),
	.datab(\inst4|registers~667_regout ),
	.datac(\inst4|registers~923_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1209_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1209 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \inst4|registers~1210 (
// Equation(s):
// \inst4|registers~1210_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1207_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1209_combout )))))

	.dataa(\inst4|registers~1207_combout ),
	.datab(\inst4|registers~1209_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1210_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1210 .lut_mask = 16'hFA0C;
defparam \inst4|registers~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneii_lcell_comb \inst4|registers~1211 (
// Equation(s):
// \inst4|registers~1211_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~763_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~635_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~635_regout ),
	.datad(\inst4|registers~763_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1211_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1211 .lut_mask = 16'hDC98;
defparam \inst4|registers~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneii_lcell_comb \inst4|registers~1214 (
// Equation(s):
// \inst4|registers~1214_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~315_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~283_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~315_regout ),
	.datac(\inst4|registers~283_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1214_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1214 .lut_mask = 16'hEE50;
defparam \inst4|registers~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N17
cycloneii_lcell_ff \inst4|registers~698 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[26]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~698_regout ));

// Location: LCFF_X48_Y30_N31
cycloneii_lcell_ff \inst4|registers~986 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~986_regout ));

// Location: LCCOMB_X44_Y29_N16
cycloneii_lcell_comb \inst4|registers~1231 (
// Equation(s):
// \inst4|registers~1231_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~890_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~634_regout ))))

	.dataa(\inst4|registers~634_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~890_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1231_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1231 .lut_mask = 16'hFC22;
defparam \inst4|registers~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneii_lcell_comb \inst4|registers~1232 (
// Equation(s):
// \inst4|registers~1232_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1231_combout  & (\inst4|registers~1018_regout )) # (!\inst4|registers~1231_combout  & ((\inst4|registers~762_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1231_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1018_regout ),
	.datac(\inst4|registers~762_regout ),
	.datad(\inst4|registers~1231_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1232_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1232 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N29
cycloneii_lcell_ff \inst4|registers~218 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~218_regout ));

// Location: LCFF_X48_Y28_N3
cycloneii_lcell_ff \inst4|registers~186 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~186_regout ));

// Location: LCFF_X48_Y28_N21
cycloneii_lcell_ff \inst4|registers~154 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~154_regout ));

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \inst4|registers~1234 (
// Equation(s):
// \inst4|registers~1234_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~186_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~154_regout ))))

	.dataa(\inst4|registers~154_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~186_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1234_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1234 .lut_mask = 16'hFC22;
defparam \inst4|registers~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N11
cycloneii_lcell_ff \inst4|registers~250 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~250_regout ));

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \inst4|registers~1235 (
// Equation(s):
// \inst4|registers~1235_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1234_combout  & (\inst4|registers~250_regout )) # (!\inst4|registers~1234_combout  & ((\inst4|registers~218_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1234_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~250_regout ),
	.datac(\inst4|registers~218_regout ),
	.datad(\inst4|registers~1234_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1235_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1235 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N17
cycloneii_lcell_ff \inst4|registers~314 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~314_regout ));

// Location: LCFF_X54_Y29_N25
cycloneii_lcell_ff \inst4|registers~346 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~346_regout ));

// Location: LCFF_X54_Y29_N19
cycloneii_lcell_ff \inst4|registers~282 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~282_regout ));

// Location: LCCOMB_X54_Y29_N24
cycloneii_lcell_comb \inst4|registers~1236 (
// Equation(s):
// \inst4|registers~1236_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~346_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~282_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~346_regout ),
	.datad(\inst4|registers~282_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1236_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1236 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N27
cycloneii_lcell_ff \inst4|registers~378 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~378_regout ));

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \inst4|registers~1237 (
// Equation(s):
// \inst4|registers~1237_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1236_combout  & (\inst4|registers~378_regout )) # (!\inst4|registers~1236_combout  & ((\inst4|registers~314_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1236_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~378_regout ),
	.datac(\inst4|registers~314_regout ),
	.datad(\inst4|registers~1236_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1237_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1237 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff \inst4|registers~58 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~58_regout ));

// Location: LCFF_X45_Y26_N3
cycloneii_lcell_ff \inst4|registers~90 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~90_regout ));

// Location: LCFF_X45_Y26_N5
cycloneii_lcell_ff \inst4|registers~26 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~26_regout ));

// Location: LCCOMB_X45_Y26_N2
cycloneii_lcell_comb \inst4|registers~1238 (
// Equation(s):
// \inst4|registers~1238_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~90_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~26_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~26_regout ),
	.datac(\inst4|registers~90_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1238_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1238 .lut_mask = 16'hFA44;
defparam \inst4|registers~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N15
cycloneii_lcell_ff \inst4|registers~122 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~122_regout ));

// Location: LCCOMB_X44_Y26_N20
cycloneii_lcell_comb \inst4|registers~1239 (
// Equation(s):
// \inst4|registers~1239_combout  = (\inst4|registers~1238_combout  & (((\inst4|registers~122_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1238_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~58_regout )))

	.dataa(\inst4|registers~1238_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~58_regout ),
	.datad(\inst4|registers~122_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1239_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1239 .lut_mask = 16'hEA62;
defparam \inst4|registers~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneii_lcell_comb \inst4|registers~1240 (
// Equation(s):
// \inst4|registers~1240_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1237_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers~1239_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1237_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1239_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1240_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1240 .lut_mask = 16'hADA8;
defparam \inst4|registers~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N31
cycloneii_lcell_ff \inst4|registers~474 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~474_regout ));

// Location: LCFF_X50_Y25_N9
cycloneii_lcell_ff \inst4|registers~442 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~442_regout ));

// Location: LCFF_X50_Y25_N11
cycloneii_lcell_ff \inst4|registers~410 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~410_regout ));

// Location: LCCOMB_X50_Y25_N8
cycloneii_lcell_comb \inst4|registers~1241 (
// Equation(s):
// \inst4|registers~1241_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~442_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~410_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~410_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~442_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1241_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1241 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N29
cycloneii_lcell_ff \inst4|registers~506 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~506_regout ));

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \inst4|registers~1242 (
// Equation(s):
// \inst4|registers~1242_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1241_combout  & (\inst4|registers~506_regout )) # (!\inst4|registers~1241_combout  & ((\inst4|registers~474_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1241_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~506_regout ),
	.datac(\inst4|registers~474_regout ),
	.datad(\inst4|registers~1241_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1242_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1242 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneii_lcell_comb \inst4|registers~1243 (
// Equation(s):
// \inst4|registers~1243_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1240_combout  & (\inst4|registers~1242_combout )) # (!\inst4|registers~1240_combout  & ((\inst4|registers~1235_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1240_combout ))))

	.dataa(\inst4|registers~1242_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1240_combout ),
	.datad(\inst4|registers~1235_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1243_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1243 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \inst4|registers~1246 (
// Equation(s):
// \inst4|registers~1246_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~730_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~602_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~602_regout ),
	.datad(\inst4|registers~730_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1246_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1246 .lut_mask = 16'hBA98;
defparam \inst4|registers~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \inst4|registers~1247 (
// Equation(s):
// \inst4|registers~1247_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1246_combout  & ((\inst4|registers~986_regout ))) # (!\inst4|registers~1246_combout  & (\inst4|registers~858_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1246_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~858_regout ),
	.datac(\inst4|registers~986_regout ),
	.datad(\inst4|registers~1246_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1247_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1247 .lut_mask = 16'hF588;
defparam \inst4|registers~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \inst4|registers~1248 (
// Equation(s):
// \inst4|registers~1248_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~666_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~538_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~666_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~538_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1248_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1248 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneii_lcell_comb \inst4|registers~1249 (
// Equation(s):
// \inst4|registers~1249_combout  = (\inst4|registers~1248_combout  & (((\inst4|registers~922_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1248_combout  & (\inst4|registers~794_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1248_combout ),
	.datab(\inst4|registers~794_regout ),
	.datac(\inst4|registers~922_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1249_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1249 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneii_lcell_comb \inst4|registers~1250 (
// Equation(s):
// \inst4|registers~1250_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1247_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1249_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1247_combout ),
	.datac(\inst4|registers~1249_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1250_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1250 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \inst4|registers~1254 (
// Equation(s):
// \inst4|registers~1254_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~186_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~154_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~186_regout ),
	.datac(\inst4|registers~154_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1254_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1254 .lut_mask = 16'hEE50;
defparam \inst4|registers~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneii_lcell_comb \inst4|registers~1255 (
// Equation(s):
// \inst4|registers~1255_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1254_combout  & ((\inst4|registers~250_regout ))) # (!\inst4|registers~1254_combout  & (\inst4|registers~218_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1254_combout ))))

	.dataa(\inst4|registers~218_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~250_regout ),
	.datad(\inst4|registers~1254_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1255_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1255 .lut_mask = 16'hF388;
defparam \inst4|registers~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \inst4|registers~1256 (
// Equation(s):
// \inst4|registers~1256_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~346_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~282_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~346_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~282_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1256_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1256 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneii_lcell_comb \inst4|registers~1257 (
// Equation(s):
// \inst4|registers~1257_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1256_combout  & ((\inst4|registers~378_regout ))) # (!\inst4|registers~1256_combout  & (\inst4|registers~314_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1256_combout ))))

	.dataa(\inst4|registers~314_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~378_regout ),
	.datad(\inst4|registers~1256_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1257_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1257 .lut_mask = 16'hF388;
defparam \inst4|registers~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneii_lcell_comb \inst4|registers~1258 (
// Equation(s):
// \inst4|registers~1258_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~90_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~26_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~26_regout ),
	.datad(\inst4|registers~90_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1258_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1258 .lut_mask = 16'hDC98;
defparam \inst4|registers~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \inst4|registers~1259 (
// Equation(s):
// \inst4|registers~1259_combout  = (\inst4|registers~1258_combout  & (((\inst4|registers~122_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1258_combout  & (\inst4|registers~58_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1258_combout ),
	.datab(\inst4|registers~58_regout ),
	.datac(\inst4|registers~122_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1259_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1259 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneii_lcell_comb \inst4|registers~1260 (
// Equation(s):
// \inst4|registers~1260_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1257_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1259_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1259_combout ),
	.datac(\inst4|registers~1257_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1260_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1260 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneii_lcell_comb \inst4|registers~1261 (
// Equation(s):
// \inst4|registers~1261_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~442_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~410_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~410_regout ),
	.datad(\inst4|registers~442_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1261_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1261 .lut_mask = 16'hDC98;
defparam \inst4|registers~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneii_lcell_comb \inst4|registers~1262 (
// Equation(s):
// \inst4|registers~1262_combout  = (\inst4|registers~1261_combout  & (((\inst4|registers~506_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1261_combout  & (\inst4|registers~474_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~474_regout ),
	.datab(\inst4|registers~1261_combout ),
	.datac(\inst4|registers~506_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1262_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1262 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneii_lcell_comb \inst4|registers~1263 (
// Equation(s):
// \inst4|registers~1263_combout  = (\inst4|registers~1260_combout  & (((\inst4|registers~1262_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1260_combout  & (\inst4|registers~1255_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~1255_combout ),
	.datab(\inst4|registers~1260_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1262_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1263_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1263 .lut_mask = 16'hEC2C;
defparam \inst4|registers~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneii_lcell_comb \inst4|registers~1264 (
// Equation(s):
// \inst4|registers~1264_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~857_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~601_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~601_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~857_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1264_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1264 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \inst4|registers~1265 (
// Equation(s):
// \inst4|registers~1265_combout  = (\inst4|registers~1264_combout  & ((\inst4|registers~985_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1264_combout  & (((\inst4|registers~729_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~985_regout ),
	.datab(\inst4|registers~1264_combout ),
	.datac(\inst4|registers~729_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1265_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1265 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneii_lcell_comb \inst4|registers~1271 (
// Equation(s):
// \inst4|registers~1271_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~761_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~633_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~761_regout ),
	.datad(\inst4|registers~633_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1271_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1271 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneii_lcell_comb \inst4|registers~1274 (
// Equation(s):
// \inst4|registers~1274_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~313_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~281_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~313_regout ),
	.datad(\inst4|registers~281_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1274_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1274 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N29
cycloneii_lcell_ff \inst4|registers~185 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~185_regout ));

// Location: LCFF_X48_Y25_N11
cycloneii_lcell_ff \inst4|registers~217 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~217_regout ));

// Location: LCFF_X48_Y28_N15
cycloneii_lcell_ff \inst4|registers~153 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~153_regout ));

// Location: LCCOMB_X48_Y25_N10
cycloneii_lcell_comb \inst4|registers~1276 (
// Equation(s):
// \inst4|registers~1276_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~217_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~153_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~217_regout ),
	.datad(\inst4|registers~153_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1276_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1276 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N31
cycloneii_lcell_ff \inst4|registers~249 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~249_regout ));

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \inst4|registers~1277 (
// Equation(s):
// \inst4|registers~1277_combout  = (\inst4|registers~1276_combout  & (((\inst4|registers~249_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1276_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~185_regout )))

	.dataa(\inst4|registers~1276_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~185_regout ),
	.datad(\inst4|registers~249_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1277_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1277 .lut_mask = 16'hEA62;
defparam \inst4|registers~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N25
cycloneii_lcell_ff \inst4|registers~57 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~57_regout ));

// Location: LCFF_X45_Y26_N9
cycloneii_lcell_ff \inst4|registers~25 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~25_regout ));

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \inst4|registers~1278 (
// Equation(s):
// \inst4|registers~1278_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~57_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~25_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~25_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~57_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1278_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1278 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N13
cycloneii_lcell_ff \inst4|registers~441 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~441_regout ));

// Location: LCCOMB_X51_Y25_N24
cycloneii_lcell_comb \inst4|registers~1281 (
// Equation(s):
// \inst4|registers~1281_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~473_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~409_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~473_regout ),
	.datad(\inst4|registers~409_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1281_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1281 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneii_lcell_comb \inst4|registers~1282 (
// Equation(s):
// \inst4|registers~1282_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1281_combout  & ((\inst4|registers~505_regout ))) # (!\inst4|registers~1281_combout  & (\inst4|registers~441_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1281_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1281_combout ),
	.datac(\inst4|registers~441_regout ),
	.datad(\inst4|registers~505_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1282_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1282 .lut_mask = 16'hEC64;
defparam \inst4|registers~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
cycloneii_lcell_comb \inst4|registers~1286 (
// Equation(s):
// \inst4|registers~1286_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~697_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~569_regout )))))

	.dataa(\inst4|registers~697_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~569_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1286_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1286 .lut_mask = 16'hEE30;
defparam \inst4|registers~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \inst4|registers~1287 (
// Equation(s):
// \inst4|registers~1287_combout  = (\inst4|registers~1286_combout  & (((\inst4|registers~953_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1286_combout  & (\inst4|registers~825_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~825_regout ),
	.datab(\inst4|registers~1286_combout ),
	.datac(\inst4|registers~953_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1287_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1287 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \inst4|registers~1288 (
// Equation(s):
// \inst4|registers~1288_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~793_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~537_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~537_regout ),
	.datad(\inst4|registers~793_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1288_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1288 .lut_mask = 16'hBA98;
defparam \inst4|registers~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \inst4|registers~1289 (
// Equation(s):
// \inst4|registers~1289_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1288_combout  & ((\inst4|registers~921_regout ))) # (!\inst4|registers~1288_combout  & (\inst4|registers~665_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1288_combout ))))

	.dataa(\inst4|registers~665_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~921_regout ),
	.datad(\inst4|registers~1288_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1289_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1289 .lut_mask = 16'hF388;
defparam \inst4|registers~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneii_lcell_comb \inst4|registers~1290 (
// Equation(s):
// \inst4|registers~1290_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1287_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1289_combout ))))

	.dataa(\inst4|registers~1289_combout ),
	.datab(\inst4|registers~1287_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1290_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1290 .lut_mask = 16'hFC0A;
defparam \inst4|registers~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \inst4|registers~1296 (
// Equation(s):
// \inst4|registers~1296_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~217_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~153_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~217_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~153_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1296_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1296 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \inst4|registers~1297 (
// Equation(s):
// \inst4|registers~1297_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1296_combout  & (\inst4|registers~249_regout )) # (!\inst4|registers~1296_combout  & ((\inst4|registers~185_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1296_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1296_combout ),
	.datac(\inst4|registers~249_regout ),
	.datad(\inst4|registers~185_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1297_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1297 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneii_lcell_comb \inst4|registers~1298 (
// Equation(s):
// \inst4|registers~1298_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~57_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~25_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~25_regout ),
	.datad(\inst4|registers~57_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1298_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1298 .lut_mask = 16'hBA98;
defparam \inst4|registers~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \inst4|registers~1299 (
// Equation(s):
// \inst4|registers~1299_combout  = (\inst4|registers~1298_combout  & (((\inst4|registers~121_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1298_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~89_regout ))))

	.dataa(\inst4|registers~1298_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~121_regout ),
	.datad(\inst4|registers~89_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1299_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1299 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneii_lcell_comb \inst4|registers~1300 (
// Equation(s):
// \inst4|registers~1300_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~1297_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1299_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1297_combout ),
	.datad(\inst4|registers~1299_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1300_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1300 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \inst4|registers~1306 (
// Equation(s):
// \inst4|registers~1306_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~728_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~600_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~728_regout ),
	.datad(\inst4|registers~600_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1306_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1306 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N9
cycloneii_lcell_ff \inst4|registers~792 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~792_regout ));

// Location: LCFF_X40_Y27_N25
cycloneii_lcell_ff \inst4|registers~664 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~664_regout ));

// Location: LCFF_X42_Y28_N1
cycloneii_lcell_ff \inst4|registers~536 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~536_regout ));

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \inst4|registers~1308 (
// Equation(s):
// \inst4|registers~1308_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~664_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~536_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~664_regout ),
	.datad(\inst4|registers~536_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1308_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1308 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N19
cycloneii_lcell_ff \inst4|registers~920 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~920_regout ));

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \inst4|registers~1309 (
// Equation(s):
// \inst4|registers~1309_combout  = (\inst4|registers~1308_combout  & (((\inst4|registers~920_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1308_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~792_regout )))

	.dataa(\inst4|registers~1308_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~792_regout ),
	.datad(\inst4|registers~920_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1309_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1309 .lut_mask = 16'hEA62;
defparam \inst4|registers~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N7
cycloneii_lcell_ff \inst4|registers~760 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~760_regout ));

// Location: LCCOMB_X44_Y29_N8
cycloneii_lcell_comb \inst4|registers~1311 (
// Equation(s):
// \inst4|registers~1311_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~888_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~632_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~888_regout ),
	.datad(\inst4|registers~632_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1311_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1311 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneii_lcell_comb \inst4|registers~1312 (
// Equation(s):
// \inst4|registers~1312_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1311_combout  & (\inst4|registers~1016_regout )) # (!\inst4|registers~1311_combout  & ((\inst4|registers~760_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1311_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1016_regout ),
	.datac(\inst4|registers~760_regout ),
	.datad(\inst4|registers~1311_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1312_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1312 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N19
cycloneii_lcell_ff \inst4|registers~184 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~184_regout ));

// Location: LCFF_X49_Y31_N27
cycloneii_lcell_ff \inst4|registers~152 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~152_regout ));

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \inst4|registers~1314 (
// Equation(s):
// \inst4|registers~1314_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~184_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~152_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~152_regout ),
	.datac(\inst4|registers~184_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1314_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1314 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneii_lcell_comb \inst4|registers~1316 (
// Equation(s):
// \inst4|registers~1316_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~344_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~280_regout ))))

	.dataa(\inst4|registers~280_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~344_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1316_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1316 .lut_mask = 16'hFC22;
defparam \inst4|registers~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N31
cycloneii_lcell_ff \inst4|registers~120 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~120_regout ));

// Location: LCFF_X50_Y25_N3
cycloneii_lcell_ff \inst4|registers~440 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~440_regout ));

// Location: LCFF_X50_Y25_N21
cycloneii_lcell_ff \inst4|registers~408 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~408_regout ));

// Location: LCCOMB_X50_Y25_N2
cycloneii_lcell_comb \inst4|registers~1321 (
// Equation(s):
// \inst4|registers~1321_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~440_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~408_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~408_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~440_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1321_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1321 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
cycloneii_lcell_comb \inst4|registers~1324 (
// Equation(s):
// \inst4|registers~1324_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~824_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~568_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~824_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~568_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1324_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1324 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \inst4|registers~1325 (
// Equation(s):
// \inst4|registers~1325_combout  = (\inst4|registers~1324_combout  & (((\inst4|registers~952_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1324_combout  & (\inst4|registers~696_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1324_combout ),
	.datab(\inst4|registers~696_regout ),
	.datac(\inst4|registers~952_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1325_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1325 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneii_lcell_comb \inst4|registers~1328 (
// Equation(s):
// \inst4|registers~1328_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~664_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~536_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~536_regout ),
	.datad(\inst4|registers~664_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1328_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1328 .lut_mask = 16'hDC98;
defparam \inst4|registers~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \inst4|registers~1329 (
// Equation(s):
// \inst4|registers~1329_combout  = (\inst4|registers~1328_combout  & (((\inst4|registers~920_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1328_combout  & (\inst4|registers~792_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1328_combout ),
	.datab(\inst4|registers~792_regout ),
	.datac(\inst4|registers~920_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1329_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1329 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneii_lcell_comb \inst4|registers~1334 (
// Equation(s):
// \inst4|registers~1334_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~184_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~152_regout )))))

	.dataa(\inst4|registers~184_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~152_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1334_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1334 .lut_mask = 16'hEE30;
defparam \inst4|registers~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \inst4|registers~1335 (
// Equation(s):
// \inst4|registers~1335_combout  = (\inst4|registers~1334_combout  & (((\inst4|registers~248_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1334_combout  & (\inst4|registers~216_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1334_combout ),
	.datab(\inst4|registers~216_regout ),
	.datac(\inst4|registers~248_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1335_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1335 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \inst4|registers~1338 (
// Equation(s):
// \inst4|registers~1338_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~88_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~24_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~24_regout ),
	.datad(\inst4|registers~88_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1338_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1338 .lut_mask = 16'hDC98;
defparam \inst4|registers~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \inst4|registers~1339 (
// Equation(s):
// \inst4|registers~1339_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1338_combout  & ((\inst4|registers~120_regout ))) # (!\inst4|registers~1338_combout  & (\inst4|registers~56_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1338_combout ))))

	.dataa(\inst4|registers~56_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~120_regout ),
	.datad(\inst4|registers~1338_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1339_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1339 .lut_mask = 16'hF388;
defparam \inst4|registers~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneii_lcell_comb \inst4|registers~1341 (
// Equation(s):
// \inst4|registers~1341_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~440_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~408_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~408_regout ),
	.datad(\inst4|registers~440_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1341_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1341 .lut_mask = 16'hDC98;
defparam \inst4|registers~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \inst4|registers~1344 (
// Equation(s):
// \inst4|registers~1344_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~855_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~599_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~599_regout ),
	.datac(\inst4|registers~855_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1344_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1344 .lut_mask = 16'hFA44;
defparam \inst4|registers~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N3
cycloneii_lcell_ff \inst4|registers~695 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~695_regout ));

// Location: LCFF_X44_Y31_N9
cycloneii_lcell_ff \inst4|registers~567 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~567_regout ));

// Location: LCCOMB_X43_Y31_N2
cycloneii_lcell_comb \inst4|registers~1346 (
// Equation(s):
// \inst4|registers~1346_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~695_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~567_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~695_regout ),
	.datad(\inst4|registers~567_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1346_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1346 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N27
cycloneii_lcell_ff \inst4|registers~791 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~791_regout ));

// Location: LCFF_X42_Y28_N5
cycloneii_lcell_ff \inst4|registers~535 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~535_regout ));

// Location: LCCOMB_X42_Y28_N26
cycloneii_lcell_comb \inst4|registers~1348 (
// Equation(s):
// \inst4|registers~1348_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~791_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~535_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~791_regout ),
	.datad(\inst4|registers~535_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1348_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1348 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N9
cycloneii_lcell_ff \inst4|registers~183 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~183_regout ));

// Location: LCFF_X49_Y31_N13
cycloneii_lcell_ff \inst4|registers~215 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~215_regout ));

// Location: LCFF_X49_Y31_N31
cycloneii_lcell_ff \inst4|registers~151 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~151_regout ));

// Location: LCCOMB_X49_Y31_N12
cycloneii_lcell_comb \inst4|registers~1356 (
// Equation(s):
// \inst4|registers~1356_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~215_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~151_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~215_regout ),
	.datad(\inst4|registers~151_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1356_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1356 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N11
cycloneii_lcell_ff \inst4|registers~247 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~247_regout ));

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \inst4|registers~1357 (
// Equation(s):
// \inst4|registers~1357_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1356_combout  & (\inst4|registers~247_regout )) # (!\inst4|registers~1356_combout  & ((\inst4|registers~183_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1356_combout ))))

	.dataa(\inst4|registers~247_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~183_regout ),
	.datad(\inst4|registers~1356_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1357_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1357 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N5
cycloneii_lcell_ff \inst4|registers~87 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~87_regout ));

// Location: LCFF_X49_Y33_N3
cycloneii_lcell_ff \inst4|registers~55 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~55_regout ));

// Location: LCFF_X49_Y33_N5
cycloneii_lcell_ff \inst4|registers~23 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~23_regout ));

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \inst4|registers~1358 (
// Equation(s):
// \inst4|registers~1358_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~55_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~23_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~23_regout ),
	.datac(\inst4|registers~55_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1358_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1358 .lut_mask = 16'hFA44;
defparam \inst4|registers~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \inst4|registers~119 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~119_regout ));

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \inst4|registers~1359 (
// Equation(s):
// \inst4|registers~1359_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1358_combout  & (\inst4|registers~119_regout )) # (!\inst4|registers~1358_combout  & ((\inst4|registers~87_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1358_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~119_regout ),
	.datac(\inst4|registers~87_regout ),
	.datad(\inst4|registers~1358_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1359_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1359 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \inst4|registers~1360 (
// Equation(s):
// \inst4|registers~1360_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1357_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1359_combout )))))

	.dataa(\inst4|registers~1357_combout ),
	.datab(\inst4|registers~1359_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1360_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1360 .lut_mask = 16'hFA0C;
defparam \inst4|registers~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
cycloneii_lcell_comb \inst4|registers~1366 (
// Equation(s):
// \inst4|registers~1366_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~695_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~567_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~695_regout ),
	.datac(\inst4|registers~567_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1366_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1366 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \inst4|registers~1367 (
// Equation(s):
// \inst4|registers~1367_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1366_combout  & (\inst4|registers~951_regout )) # (!\inst4|registers~1366_combout  & ((\inst4|registers~823_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1366_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1366_combout ),
	.datac(\inst4|registers~951_regout ),
	.datad(\inst4|registers~823_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1367_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1367 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneii_lcell_comb \inst4|registers~1368 (
// Equation(s):
// \inst4|registers~1368_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~791_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~535_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~535_regout ),
	.datad(\inst4|registers~791_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1368_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1368 .lut_mask = 16'hBA98;
defparam \inst4|registers~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneii_lcell_comb \inst4|registers~1371 (
// Equation(s):
// \inst4|registers~1371_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~759_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~631_regout )))))

	.dataa(\inst4|registers~759_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~631_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1371_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1371 .lut_mask = 16'hEE30;
defparam \inst4|registers~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \inst4|registers~1372 (
// Equation(s):
// \inst4|registers~1372_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1371_combout  & ((\inst4|registers~1015_regout ))) # (!\inst4|registers~1371_combout  & (\inst4|registers~887_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1371_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~887_regout ),
	.datac(\inst4|registers~1015_regout ),
	.datad(\inst4|registers~1371_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1372_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1372 .lut_mask = 16'hF588;
defparam \inst4|registers~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneii_lcell_comb \inst4|registers~1374 (
// Equation(s):
// \inst4|registers~1374_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~311_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~279_regout )))))

	.dataa(\inst4|registers~311_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~279_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1374_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1374 .lut_mask = 16'hEE30;
defparam \inst4|registers~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneii_lcell_comb \inst4|registers~1375 (
// Equation(s):
// \inst4|registers~1375_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1374_combout  & (\inst4|registers~375_regout )) # (!\inst4|registers~1374_combout  & ((\inst4|registers~343_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1374_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1374_combout ),
	.datac(\inst4|registers~375_regout ),
	.datad(\inst4|registers~343_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1375_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1375 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneii_lcell_comb \inst4|registers~1376 (
// Equation(s):
// \inst4|registers~1376_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~215_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~151_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~151_regout ),
	.datad(\inst4|registers~215_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1376_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1376 .lut_mask = 16'hBA98;
defparam \inst4|registers~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \inst4|registers~1377 (
// Equation(s):
// \inst4|registers~1377_combout  = (\inst4|registers~1376_combout  & (((\inst4|registers~247_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1376_combout  & (\inst4|registers~183_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1376_combout ),
	.datab(\inst4|registers~183_regout ),
	.datac(\inst4|registers~247_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1377_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1377 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \inst4|registers~1378 (
// Equation(s):
// \inst4|registers~1378_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~55_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~23_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~55_regout ),
	.datac(\inst4|registers~23_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1378_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1378 .lut_mask = 16'hEE50;
defparam \inst4|registers~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \inst4|registers~1379 (
// Equation(s):
// \inst4|registers~1379_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1378_combout  & ((\inst4|registers~119_regout ))) # (!\inst4|registers~1378_combout  & (\inst4|registers~87_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1378_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~87_regout ),
	.datac(\inst4|registers~119_regout ),
	.datad(\inst4|registers~1378_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1379_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1379 .lut_mask = 16'hF588;
defparam \inst4|registers~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \inst4|registers~1380 (
// Equation(s):
// \inst4|registers~1380_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # (\inst4|registers~1377_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1379_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))

	.dataa(\inst4|registers~1379_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1377_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1380_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1380 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneii_lcell_comb \inst4|registers~1381 (
// Equation(s):
// \inst4|registers~1381_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~471_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~407_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~471_regout ),
	.datac(\inst4|registers~407_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1381_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1381 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
cycloneii_lcell_comb \inst4|registers~1382 (
// Equation(s):
// \inst4|registers~1382_combout  = (\inst4|registers~1381_combout  & (((\inst4|registers~503_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1381_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~439_regout ))))

	.dataa(\inst4|registers~1381_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~503_regout ),
	.datad(\inst4|registers~439_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1382_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1382 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneii_lcell_comb \inst4|registers~1383 (
// Equation(s):
// \inst4|registers~1383_combout  = (\inst4|registers~1380_combout  & ((\inst4|registers~1382_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1380_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~1375_combout ))))

	.dataa(\inst4|registers~1382_combout ),
	.datab(\inst4|registers~1380_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1375_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1383_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1383 .lut_mask = 16'hBC8C;
defparam \inst4|registers~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N13
cycloneii_lcell_ff \inst4|registers~566 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~566_regout ));

// Location: LCFF_X50_Y30_N31
cycloneii_lcell_ff \inst4|registers~854 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~854_regout ));

// Location: LCFF_X49_Y30_N15
cycloneii_lcell_ff \inst4|registers~726 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~726_regout ));

// Location: LCFF_X49_Y30_N25
cycloneii_lcell_ff \inst4|registers~598 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~598_regout ));

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \inst4|registers~1386 (
// Equation(s):
// \inst4|registers~1386_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~726_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~598_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~598_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~726_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1386_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1386 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N1
cycloneii_lcell_ff \inst4|registers~982 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~982_regout ));

// Location: LCCOMB_X50_Y30_N30
cycloneii_lcell_comb \inst4|registers~1387 (
// Equation(s):
// \inst4|registers~1387_combout  = (\inst4|registers~1386_combout  & (((\inst4|registers~982_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1386_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~854_regout )))

	.dataa(\inst4|registers~1386_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~854_regout ),
	.datad(\inst4|registers~982_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1387_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1387 .lut_mask = 16'hEA62;
defparam \inst4|registers~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N29
cycloneii_lcell_ff \inst4|registers~790 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~790_regout ));

// Location: LCFF_X41_Y28_N9
cycloneii_lcell_ff \inst4|registers~662 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~662_regout ));

// Location: LCFF_X42_Y28_N31
cycloneii_lcell_ff \inst4|registers~534 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~534_regout ));

// Location: LCCOMB_X41_Y28_N8
cycloneii_lcell_comb \inst4|registers~1388 (
// Equation(s):
// \inst4|registers~1388_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~662_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~534_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~662_regout ),
	.datad(\inst4|registers~534_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1388_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1388 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N15
cycloneii_lcell_ff \inst4|registers~918 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~918_regout ));

// Location: LCCOMB_X43_Y28_N28
cycloneii_lcell_comb \inst4|registers~1389 (
// Equation(s):
// \inst4|registers~1389_combout  = (\inst4|registers~1388_combout  & ((\inst4|registers~918_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1388_combout  & (((\inst4|registers~790_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1388_combout ),
	.datab(\inst4|registers~918_regout ),
	.datac(\inst4|registers~790_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1389_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1389 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneii_lcell_comb \inst4|registers~1390 (
// Equation(s):
// \inst4|registers~1390_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst4|registers~1387_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1389_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst4|registers~1389_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1387_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1390_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1390 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N25
cycloneii_lcell_ff \inst4|registers~886 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~886_regout ));

// Location: LCFF_X43_Y32_N19
cycloneii_lcell_ff \inst4|registers~630 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~630_regout ));

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \inst4|registers~1391 (
// Equation(s):
// \inst4|registers~1391_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~886_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~630_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~886_regout ),
	.datad(\inst4|registers~630_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1391_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1391 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N1
cycloneii_lcell_ff \inst4|registers~214 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~214_regout ));

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \inst4|registers~1394 (
// Equation(s):
// \inst4|registers~1394_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~182_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~150_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~150_regout ),
	.datac(\inst4|registers~182_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1394_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1394 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneii_lcell_comb \inst4|registers~1395 (
// Equation(s):
// \inst4|registers~1395_combout  = (\inst4|registers~1394_combout  & ((\inst4|registers~246_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1394_combout  & (((\inst4|registers~214_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1394_combout ),
	.datab(\inst4|registers~246_regout ),
	.datac(\inst4|registers~214_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1395_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1395 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N15
cycloneii_lcell_ff \inst4|registers~342 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~342_regout ));

// Location: LCFF_X53_Y31_N3
cycloneii_lcell_ff \inst4|registers~278 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~278_regout ));

// Location: LCCOMB_X52_Y31_N14
cycloneii_lcell_comb \inst4|registers~1396 (
// Equation(s):
// \inst4|registers~1396_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~342_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~278_regout ))))

	.dataa(\inst4|registers~278_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~342_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1396_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1396 .lut_mask = 16'hFC22;
defparam \inst4|registers~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneii_lcell_comb \inst4|registers~1397 (
// Equation(s):
// \inst4|registers~1397_combout  = (\inst4|registers~1396_combout  & (((\inst4|registers~374_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1396_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~310_regout )))

	.dataa(\inst4|registers~1396_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~310_regout ),
	.datad(\inst4|registers~374_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1397_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1397 .lut_mask = 16'hEA62;
defparam \inst4|registers~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N25
cycloneii_lcell_ff \inst4|registers~54 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~54_regout ));

// Location: LCFF_X54_Y28_N13
cycloneii_lcell_ff \inst4|registers~86 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~86_regout ));

// Location: LCFF_X54_Y28_N31
cycloneii_lcell_ff \inst4|registers~22 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~22_regout ));

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \inst4|registers~1398 (
// Equation(s):
// \inst4|registers~1398_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~86_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~22_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~86_regout ),
	.datad(\inst4|registers~22_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1398_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1398 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N17
cycloneii_lcell_ff \inst4|registers~118 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~118_regout ));

// Location: LCCOMB_X52_Y31_N24
cycloneii_lcell_comb \inst4|registers~1399 (
// Equation(s):
// \inst4|registers~1399_combout  = (\inst4|registers~1398_combout  & (((\inst4|registers~118_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1398_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~54_regout )))

	.dataa(\inst4|registers~1398_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~54_regout ),
	.datad(\inst4|registers~118_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1399_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1399 .lut_mask = 16'hEA62;
defparam \inst4|registers~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneii_lcell_comb \inst4|registers~1400 (
// Equation(s):
// \inst4|registers~1400_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1397_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers~1399_combout ))))

	.dataa(\inst4|registers~1397_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1399_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1400_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1400 .lut_mask = 16'hCBC8;
defparam \inst4|registers~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N17
cycloneii_lcell_ff \inst4|registers~470 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~470_regout ));

// Location: LCFF_X50_Y25_N31
cycloneii_lcell_ff \inst4|registers~438 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~438_regout ));

// Location: LCFF_X50_Y25_N17
cycloneii_lcell_ff \inst4|registers~406 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~406_regout ));

// Location: LCCOMB_X50_Y25_N30
cycloneii_lcell_comb \inst4|registers~1401 (
// Equation(s):
// \inst4|registers~1401_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~438_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~406_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~406_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~438_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1401_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1401 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N27
cycloneii_lcell_ff \inst4|registers~502 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~502_regout ));

// Location: LCCOMB_X51_Y25_N16
cycloneii_lcell_comb \inst4|registers~1402 (
// Equation(s):
// \inst4|registers~1402_combout  = (\inst4|registers~1401_combout  & (((\inst4|registers~502_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1401_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~470_regout )))

	.dataa(\inst4|registers~1401_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~470_regout ),
	.datad(\inst4|registers~502_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1402_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1402 .lut_mask = 16'hEA62;
defparam \inst4|registers~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneii_lcell_comb \inst4|registers~1403 (
// Equation(s):
// \inst4|registers~1403_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1400_combout  & ((\inst4|registers~1402_combout ))) # (!\inst4|registers~1400_combout  & (\inst4|registers~1395_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1400_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1395_combout ),
	.datac(\inst4|registers~1402_combout ),
	.datad(\inst4|registers~1400_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1403_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1403 .lut_mask = 16'hF588;
defparam \inst4|registers~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
cycloneii_lcell_comb \inst4|registers~1404 (
// Equation(s):
// \inst4|registers~1404_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~822_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~566_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~566_regout ),
	.datad(\inst4|registers~822_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1404_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1404 .lut_mask = 16'hDC98;
defparam \inst4|registers~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneii_lcell_comb \inst4|registers~1405 (
// Equation(s):
// \inst4|registers~1405_combout  = (\inst4|registers~1404_combout  & (((\inst4|registers~950_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1404_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~694_regout ))))

	.dataa(\inst4|registers~1404_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~950_regout ),
	.datad(\inst4|registers~694_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1405_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1405 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \inst4|registers~1406 (
// Equation(s):
// \inst4|registers~1406_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~726_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~598_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~598_regout ),
	.datad(\inst4|registers~726_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1406_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1406 .lut_mask = 16'hBA98;
defparam \inst4|registers~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneii_lcell_comb \inst4|registers~1407 (
// Equation(s):
// \inst4|registers~1407_combout  = (\inst4|registers~1406_combout  & (((\inst4|registers~982_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1406_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~854_regout ))))

	.dataa(\inst4|registers~1406_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~982_regout ),
	.datad(\inst4|registers~854_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1407_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1407 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneii_lcell_comb \inst4|registers~1408 (
// Equation(s):
// \inst4|registers~1408_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~662_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~534_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~534_regout ),
	.datad(\inst4|registers~662_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1408_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1408 .lut_mask = 16'hDC98;
defparam \inst4|registers~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \inst4|registers~1409 (
// Equation(s):
// \inst4|registers~1409_combout  = (\inst4|registers~1408_combout  & (((\inst4|registers~918_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1408_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~790_regout ))))

	.dataa(\inst4|registers~1408_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~918_regout ),
	.datad(\inst4|registers~790_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1409_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1409 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
cycloneii_lcell_comb \inst4|registers~1410 (
// Equation(s):
// \inst4|registers~1410_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1407_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1409_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1409_combout ),
	.datac(\inst4|registers~1407_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1410_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1410 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneii_lcell_comb \inst4|registers~1411 (
// Equation(s):
// \inst4|registers~1411_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~886_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~630_regout )))))

	.dataa(\inst4|registers~886_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~630_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1411_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1411 .lut_mask = 16'hEE30;
defparam \inst4|registers~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneii_lcell_comb \inst4|registers~1412 (
// Equation(s):
// \inst4|registers~1412_combout  = (\inst4|registers~1411_combout  & (((\inst4|registers~1014_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1411_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~758_regout ))))

	.dataa(\inst4|registers~1411_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1014_regout ),
	.datad(\inst4|registers~758_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1412_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1412 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneii_lcell_comb \inst4|registers~1413 (
// Equation(s):
// \inst4|registers~1413_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1410_combout  & ((\inst4|registers~1412_combout ))) # (!\inst4|registers~1410_combout  & (\inst4|registers~1405_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1410_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1410_combout ),
	.datac(\inst4|registers~1405_combout ),
	.datad(\inst4|registers~1412_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1413_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1413 .lut_mask = 16'hEC64;
defparam \inst4|registers~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneii_lcell_comb \inst4|registers~1416 (
// Equation(s):
// \inst4|registers~1416_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~342_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~278_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~342_regout ),
	.datac(\inst4|registers~278_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1416_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1416 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \inst4|registers~1418 (
// Equation(s):
// \inst4|registers~1418_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~86_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~22_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~22_regout ),
	.datad(\inst4|registers~86_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1418_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1418 .lut_mask = 16'hDC98;
defparam \inst4|registers~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
cycloneii_lcell_comb \inst4|registers~1419 (
// Equation(s):
// \inst4|registers~1419_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1418_combout  & ((\inst4|registers~118_regout ))) # (!\inst4|registers~1418_combout  & (\inst4|registers~54_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1418_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~54_regout ),
	.datac(\inst4|registers~118_regout ),
	.datad(\inst4|registers~1418_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1419_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1419 .lut_mask = 16'hF588;
defparam \inst4|registers~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneii_lcell_comb \inst4|registers~1421 (
// Equation(s):
// \inst4|registers~1421_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~438_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~406_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~406_regout ),
	.datad(\inst4|registers~438_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1421_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1421 .lut_mask = 16'hDC98;
defparam \inst4|registers~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
cycloneii_lcell_comb \inst4|registers~1422 (
// Equation(s):
// \inst4|registers~1422_combout  = (\inst4|registers~1421_combout  & (((\inst4|registers~502_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1421_combout  & (\inst4|registers~470_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~470_regout ),
	.datab(\inst4|registers~1421_combout ),
	.datac(\inst4|registers~502_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1422_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1422 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N21
cycloneii_lcell_ff \inst4|registers~853 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~853_regout ));

// Location: LCFF_X49_Y32_N23
cycloneii_lcell_ff \inst4|registers~597 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~597_regout ));

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \inst4|registers~1424 (
// Equation(s):
// \inst4|registers~1424_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~853_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~597_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~853_regout ),
	.datad(\inst4|registers~597_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1424_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1424 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N31
cycloneii_lcell_ff \inst4|registers~821 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~821_regout ));

// Location: LCFF_X43_Y31_N29
cycloneii_lcell_ff \inst4|registers~693 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~693_regout ));

// Location: LCFF_X44_Y31_N1
cycloneii_lcell_ff \inst4|registers~565 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~565_regout ));

// Location: LCCOMB_X43_Y31_N28
cycloneii_lcell_comb \inst4|registers~1426 (
// Equation(s):
// \inst4|registers~1426_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~693_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~565_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~693_regout ),
	.datad(\inst4|registers~565_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1426_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1426 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N27
cycloneii_lcell_ff \inst4|registers~949 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~949_regout ));

// Location: LCCOMB_X44_Y31_N30
cycloneii_lcell_comb \inst4|registers~1427 (
// Equation(s):
// \inst4|registers~1427_combout  = (\inst4|registers~1426_combout  & ((\inst4|registers~949_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1426_combout  & (((\inst4|registers~821_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~949_regout ),
	.datab(\inst4|registers~1426_combout ),
	.datac(\inst4|registers~821_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1427_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1427 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N25
cycloneii_lcell_ff \inst4|registers~661 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~661_regout ));

// Location: LCFF_X42_Y28_N25
cycloneii_lcell_ff \inst4|registers~789 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~789_regout ));

// Location: LCFF_X42_Y28_N3
cycloneii_lcell_ff \inst4|registers~533 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~533_regout ));

// Location: LCCOMB_X42_Y28_N24
cycloneii_lcell_comb \inst4|registers~1428 (
// Equation(s):
// \inst4|registers~1428_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~789_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~533_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~789_regout ),
	.datad(\inst4|registers~533_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1428_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1428 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N3
cycloneii_lcell_ff \inst4|registers~917 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~917_regout ));

// Location: LCCOMB_X42_Y29_N24
cycloneii_lcell_comb \inst4|registers~1429 (
// Equation(s):
// \inst4|registers~1429_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1428_combout  & ((\inst4|registers~917_regout ))) # (!\inst4|registers~1428_combout  & (\inst4|registers~661_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1428_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1428_combout ),
	.datac(\inst4|registers~661_regout ),
	.datad(\inst4|registers~917_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1429_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1429 .lut_mask = 16'hEC64;
defparam \inst4|registers~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneii_lcell_comb \inst4|registers~1430 (
// Equation(s):
// \inst4|registers~1430_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1427_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1429_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1429_combout ),
	.datac(\inst4|registers~1427_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1430_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1430 .lut_mask = 16'hFA44;
defparam \inst4|registers~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N19
cycloneii_lcell_ff \inst4|registers~1013 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1013_regout ));

// Location: LCCOMB_X53_Y31_N28
cycloneii_lcell_comb \inst4|registers~1434 (
// Equation(s):
// \inst4|registers~1434_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~309_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~277_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~277_regout ),
	.datac(\inst4|registers~309_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1434_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1434 .lut_mask = 16'hFA44;
defparam \inst4|registers~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N7
cycloneii_lcell_ff \inst4|registers~373 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~373_regout ));

// Location: LCCOMB_X54_Y32_N6
cycloneii_lcell_comb \inst4|registers~1435 (
// Equation(s):
// \inst4|registers~1435_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1434_combout  & ((\inst4|registers~373_regout ))) # (!\inst4|registers~1434_combout  & (\inst4|registers~341_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1434_combout ))))

	.dataa(\inst4|registers~341_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~373_regout ),
	.datad(\inst4|registers~1434_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1435_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1435 .lut_mask = 16'hF388;
defparam \inst4|registers~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N9
cycloneii_lcell_ff \inst4|registers~181 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~181_regout ));

// Location: LCFF_X48_Y31_N27
cycloneii_lcell_ff \inst4|registers~213 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~213_regout ));

// Location: LCFF_X48_Y28_N27
cycloneii_lcell_ff \inst4|registers~149 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~149_regout ));

// Location: LCCOMB_X48_Y31_N26
cycloneii_lcell_comb \inst4|registers~1436 (
// Equation(s):
// \inst4|registers~1436_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~213_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~149_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~213_regout ),
	.datad(\inst4|registers~149_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1436_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1436 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N21
cycloneii_lcell_ff \inst4|registers~245 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~245_regout ));

// Location: LCCOMB_X48_Y31_N20
cycloneii_lcell_comb \inst4|registers~1437 (
// Equation(s):
// \inst4|registers~1437_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1436_combout  & ((\inst4|registers~245_regout ))) # (!\inst4|registers~1436_combout  & (\inst4|registers~181_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1436_combout ))))

	.dataa(\inst4|registers~181_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~245_regout ),
	.datad(\inst4|registers~1436_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1437_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1437 .lut_mask = 16'hF388;
defparam \inst4|registers~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N25
cycloneii_lcell_ff \inst4|registers~53 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~53_regout ));

// Location: LCFF_X54_Y28_N3
cycloneii_lcell_ff \inst4|registers~21 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~21_regout ));

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \inst4|registers~1438 (
// Equation(s):
// \inst4|registers~1438_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~53_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~21_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~53_regout ),
	.datad(\inst4|registers~21_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1438_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1438 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \inst4|registers~1444 (
// Equation(s):
// \inst4|registers~1444_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~853_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~597_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~853_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~597_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1444_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1444 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneii_lcell_comb \inst4|registers~1445 (
// Equation(s):
// \inst4|registers~1445_combout  = (\inst4|registers~1444_combout  & (((\inst4|registers~981_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1444_combout  & (\inst4|registers~725_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1444_combout ),
	.datab(\inst4|registers~725_regout ),
	.datac(\inst4|registers~981_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1445_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1445 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
cycloneii_lcell_comb \inst4|registers~1446 (
// Equation(s):
// \inst4|registers~1446_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~693_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~565_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~693_regout ),
	.datac(\inst4|registers~565_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1446_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1446 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \inst4|registers~1447 (
// Equation(s):
// \inst4|registers~1447_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1446_combout  & (\inst4|registers~949_regout )) # (!\inst4|registers~1446_combout  & ((\inst4|registers~821_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1446_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1446_combout ),
	.datac(\inst4|registers~949_regout ),
	.datad(\inst4|registers~821_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1447_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1447 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneii_lcell_comb \inst4|registers~1448 (
// Equation(s):
// \inst4|registers~1448_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~789_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~533_regout )))))

	.dataa(\inst4|registers~789_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~533_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1448_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1448 .lut_mask = 16'hEE30;
defparam \inst4|registers~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneii_lcell_comb \inst4|registers~1449 (
// Equation(s):
// \inst4|registers~1449_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1448_combout  & ((\inst4|registers~917_regout ))) # (!\inst4|registers~1448_combout  & (\inst4|registers~661_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1448_combout ))))

	.dataa(\inst4|registers~661_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~917_regout ),
	.datad(\inst4|registers~1448_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1449_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1449 .lut_mask = 16'hF388;
defparam \inst4|registers~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneii_lcell_comb \inst4|registers~1450 (
// Equation(s):
// \inst4|registers~1450_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1447_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1449_combout ))))

	.dataa(\inst4|registers~1449_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~1447_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1450_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1450 .lut_mask = 16'hFC22;
defparam \inst4|registers~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \inst4|registers~1451 (
// Equation(s):
// \inst4|registers~1451_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~757_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~629_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~757_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~629_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1451_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1451 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
cycloneii_lcell_comb \inst4|registers~1452 (
// Equation(s):
// \inst4|registers~1452_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1451_combout  & ((\inst4|registers~1013_regout ))) # (!\inst4|registers~1451_combout  & (\inst4|registers~885_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1451_combout ))))

	.dataa(\inst4|registers~885_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1013_regout ),
	.datad(\inst4|registers~1451_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1452_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1452 .lut_mask = 16'hF388;
defparam \inst4|registers~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneii_lcell_comb \inst4|registers~1453 (
// Equation(s):
// \inst4|registers~1453_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1450_combout  & (\inst4|registers~1452_combout )) # (!\inst4|registers~1450_combout  & ((\inst4|registers~1445_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1450_combout ))))

	.dataa(\inst4|registers~1452_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~1450_combout ),
	.datad(\inst4|registers~1445_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1453_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1453 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \inst4|registers~1456 (
// Equation(s):
// \inst4|registers~1456_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~213_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~149_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~213_regout ),
	.datac(\inst4|registers~149_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1456_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1456 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \inst4|registers~1457 (
// Equation(s):
// \inst4|registers~1457_combout  = (\inst4|registers~1456_combout  & ((\inst4|registers~245_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1456_combout  & (((\inst4|registers~181_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~245_regout ),
	.datab(\inst4|registers~1456_combout ),
	.datac(\inst4|registers~181_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1457_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1457 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \inst4|registers~1458 (
// Equation(s):
// \inst4|registers~1458_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~53_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~21_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~21_regout ),
	.datad(\inst4|registers~53_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1458_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1458 .lut_mask = 16'hBA98;
defparam \inst4|registers~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \inst4|registers~1459 (
// Equation(s):
// \inst4|registers~1459_combout  = (\inst4|registers~1458_combout  & (((\inst4|registers~117_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1458_combout  & (\inst4|registers~85_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1458_combout ),
	.datab(\inst4|registers~85_regout ),
	.datac(\inst4|registers~117_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1459_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1459 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \inst4|registers~1460 (
// Equation(s):
// \inst4|registers~1460_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1457_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~1459_combout ))))

	.dataa(\inst4|registers~1457_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1459_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1460_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1460 .lut_mask = 16'hCBC8;
defparam \inst4|registers~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneii_lcell_comb \inst4|registers~1461 (
// Equation(s):
// \inst4|registers~1461_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~469_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~405_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~405_regout ),
	.datad(\inst4|registers~469_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1461_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1461 .lut_mask = 16'hBA98;
defparam \inst4|registers~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N29
cycloneii_lcell_ff \inst4|registers~820 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~820_regout ));

// Location: LCFF_X48_Y23_N11
cycloneii_lcell_ff \inst4|registers~564 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~564_regout ));

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \inst4|registers~1464 (
// Equation(s):
// \inst4|registers~1464_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~820_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~564_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~820_regout ),
	.datad(\inst4|registers~564_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1464_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1464 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N19
cycloneii_lcell_ff \inst4|registers~852 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~852_regout ));

// Location: LCFF_X45_Y24_N9
cycloneii_lcell_ff \inst4|registers~724 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~724_regout ));

// Location: LCFF_X45_Y24_N27
cycloneii_lcell_ff \inst4|registers~596 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~596_regout ));

// Location: LCCOMB_X45_Y24_N8
cycloneii_lcell_comb \inst4|registers~1466 (
// Equation(s):
// \inst4|registers~1466_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~724_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~596_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~724_regout ),
	.datad(\inst4|registers~596_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1466_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1466 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N21
cycloneii_lcell_ff \inst4|registers~980 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~980_regout ));

// Location: LCCOMB_X50_Y30_N18
cycloneii_lcell_comb \inst4|registers~1467 (
// Equation(s):
// \inst4|registers~1467_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1466_combout  & (\inst4|registers~980_regout )) # (!\inst4|registers~1466_combout  & ((\inst4|registers~852_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1466_combout ))))

	.dataa(\inst4|registers~980_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~852_regout ),
	.datad(\inst4|registers~1466_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1467_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1467 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N27
cycloneii_lcell_ff \inst4|registers~756 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~756_regout ));

// Location: LCFF_X45_Y28_N21
cycloneii_lcell_ff \inst4|registers~884 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~884_regout ));

// Location: LCFF_X44_Y25_N1
cycloneii_lcell_ff \inst4|registers~628 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~628_regout ));

// Location: LCCOMB_X45_Y28_N20
cycloneii_lcell_comb \inst4|registers~1471 (
// Equation(s):
// \inst4|registers~1471_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~884_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~628_regout ))))

	.dataa(\inst4|registers~628_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~884_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1471_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1471 .lut_mask = 16'hFC22;
defparam \inst4|registers~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N19
cycloneii_lcell_ff \inst4|registers~1012 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1012_regout ));

// Location: LCCOMB_X45_Y28_N26
cycloneii_lcell_comb \inst4|registers~1472 (
// Equation(s):
// \inst4|registers~1472_combout  = (\inst4|registers~1471_combout  & (((\inst4|registers~1012_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1471_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~756_regout )))

	.dataa(\inst4|registers~1471_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~756_regout ),
	.datad(\inst4|registers~1012_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1472_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1472 .lut_mask = 16'hEA62;
defparam \inst4|registers~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N5
cycloneii_lcell_ff \inst4|registers~212 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~212_regout ));

// Location: LCCOMB_X50_Y31_N8
cycloneii_lcell_comb \inst4|registers~1474 (
// Equation(s):
// \inst4|registers~1474_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~180_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~148_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~180_regout ),
	.datad(\inst4|registers~148_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1474_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1474 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneii_lcell_comb \inst4|registers~1475 (
// Equation(s):
// \inst4|registers~1475_combout  = (\inst4|registers~1474_combout  & ((\inst4|registers~244_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1474_combout  & (((\inst4|registers~212_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~244_regout ),
	.datab(\inst4|registers~1474_combout ),
	.datac(\inst4|registers~212_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1475_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1475 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N25
cycloneii_lcell_ff \inst4|registers~308 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~308_regout ));

// Location: LCFF_X52_Y31_N19
cycloneii_lcell_ff \inst4|registers~340 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~340_regout ));

// Location: LCCOMB_X52_Y31_N18
cycloneii_lcell_comb \inst4|registers~1476 (
// Equation(s):
// \inst4|registers~1476_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~340_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~276_regout ))))

	.dataa(\inst4|registers~276_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~340_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1476_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1476 .lut_mask = 16'hFC22;
defparam \inst4|registers~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneii_lcell_comb \inst4|registers~1477 (
// Equation(s):
// \inst4|registers~1477_combout  = (\inst4|registers~1476_combout  & ((\inst4|registers~372_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1476_combout  & (((\inst4|registers~308_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~372_regout ),
	.datab(\inst4|registers~1476_combout ),
	.datac(\inst4|registers~308_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1477_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1477 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N7
cycloneii_lcell_ff \inst4|registers~84 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~84_regout ));

// Location: LCFF_X54_Y28_N9
cycloneii_lcell_ff \inst4|registers~20 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~20_regout ));

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \inst4|registers~1478 (
// Equation(s):
// \inst4|registers~1478_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~84_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~20_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~20_regout ),
	.datac(\inst4|registers~84_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1478_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1478 .lut_mask = 16'hFA44;
defparam \inst4|registers~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \inst4|registers~1479 (
// Equation(s):
// \inst4|registers~1479_combout  = (\inst4|registers~1478_combout  & ((\inst4|registers~116_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1478_combout  & (((\inst4|registers~52_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1478_combout ),
	.datab(\inst4|registers~116_regout ),
	.datac(\inst4|registers~52_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1479_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1479 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneii_lcell_comb \inst4|registers~1480 (
// Equation(s):
// \inst4|registers~1480_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1477_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1479_combout ))))

	.dataa(\inst4|registers~1479_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1477_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1480_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1480 .lut_mask = 16'hFC22;
defparam \inst4|registers~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N19
cycloneii_lcell_ff \inst4|registers~436 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~436_regout ));

// Location: LCFF_X50_Y33_N25
cycloneii_lcell_ff \inst4|registers~404 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~404_regout ));

// Location: LCCOMB_X50_Y31_N18
cycloneii_lcell_comb \inst4|registers~1481 (
// Equation(s):
// \inst4|registers~1481_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~436_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~404_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~436_regout ),
	.datad(\inst4|registers~404_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1481_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1481 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneii_lcell_comb \inst4|registers~1482 (
// Equation(s):
// \inst4|registers~1482_combout  = (\inst4|registers~1481_combout  & (((\inst4|registers~500_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1481_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~468_regout )))

	.dataa(\inst4|registers~1481_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~468_regout ),
	.datad(\inst4|registers~500_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1482_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1482 .lut_mask = 16'hEA62;
defparam \inst4|registers~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneii_lcell_comb \inst4|registers~1483 (
// Equation(s):
// \inst4|registers~1483_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1480_combout  & ((\inst4|registers~1482_combout ))) # (!\inst4|registers~1480_combout  & (\inst4|registers~1475_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1480_combout ))))

	.dataa(\inst4|registers~1475_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1480_combout ),
	.datad(\inst4|registers~1482_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1483_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1483 .lut_mask = 16'hF838;
defparam \inst4|registers~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneii_lcell_comb \inst4|registers~1484 (
// Equation(s):
// \inst4|registers~1484_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~820_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~564_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~820_regout ),
	.datac(\inst4|registers~564_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1484_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1484 .lut_mask = 16'hEE50;
defparam \inst4|registers~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \inst4|registers~1485 (
// Equation(s):
// \inst4|registers~1485_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1484_combout  & (\inst4|registers~948_regout )) # (!\inst4|registers~1484_combout  & ((\inst4|registers~692_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1484_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1484_combout ),
	.datac(\inst4|registers~948_regout ),
	.datad(\inst4|registers~692_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1485_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1485 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneii_lcell_comb \inst4|registers~1486 (
// Equation(s):
// \inst4|registers~1486_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~724_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~596_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~724_regout ),
	.datac(\inst4|registers~596_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1486_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1486 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneii_lcell_comb \inst4|registers~1487 (
// Equation(s):
// \inst4|registers~1487_combout  = (\inst4|registers~1486_combout  & (((\inst4|registers~980_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1486_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~852_regout ))))

	.dataa(\inst4|registers~1486_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~980_regout ),
	.datad(\inst4|registers~852_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1487_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1487 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cycloneii_lcell_comb \inst4|registers~1488 (
// Equation(s):
// \inst4|registers~1488_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~660_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~532_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~532_regout ),
	.datad(\inst4|registers~660_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1488_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1488 .lut_mask = 16'hDC98;
defparam \inst4|registers~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \inst4|registers~1489 (
// Equation(s):
// \inst4|registers~1489_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1488_combout  & ((\inst4|registers~916_regout ))) # (!\inst4|registers~1488_combout  & (\inst4|registers~788_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1488_combout ))))

	.dataa(\inst4|registers~788_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~916_regout ),
	.datad(\inst4|registers~1488_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1489_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1489 .lut_mask = 16'hF388;
defparam \inst4|registers~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \inst4|registers~1490 (
// Equation(s):
// \inst4|registers~1490_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1487_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1489_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1487_combout ),
	.datac(\inst4|registers~1489_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1490_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1490 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneii_lcell_comb \inst4|registers~1491 (
// Equation(s):
// \inst4|registers~1491_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~884_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~628_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~628_regout ),
	.datad(\inst4|registers~884_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1491_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1491 .lut_mask = 16'hBA98;
defparam \inst4|registers~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneii_lcell_comb \inst4|registers~1492 (
// Equation(s):
// \inst4|registers~1492_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1491_combout  & ((\inst4|registers~1012_regout ))) # (!\inst4|registers~1491_combout  & (\inst4|registers~756_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1491_combout ))))

	.dataa(\inst4|registers~756_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1012_regout ),
	.datad(\inst4|registers~1491_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1492_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1492 .lut_mask = 16'hF388;
defparam \inst4|registers~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \inst4|registers~1493 (
// Equation(s):
// \inst4|registers~1493_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1490_combout  & (\inst4|registers~1492_combout )) # (!\inst4|registers~1490_combout  & ((\inst4|registers~1485_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1490_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1490_combout ),
	.datac(\inst4|registers~1492_combout ),
	.datad(\inst4|registers~1485_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1493_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1493 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \inst4|registers~1498 (
// Equation(s):
// \inst4|registers~1498_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~84_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~20_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~20_regout ),
	.datad(\inst4|registers~84_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1498_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1498 .lut_mask = 16'hDC98;
defparam \inst4|registers~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneii_lcell_comb \inst4|registers~1501 (
// Equation(s):
// \inst4|registers~1501_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~436_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~404_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~436_regout ),
	.datac(\inst4|registers~404_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1501_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1501 .lut_mask = 16'hEE50;
defparam \inst4|registers~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N17
cycloneii_lcell_ff \inst4|registers~819 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~819_regout ));

// Location: LCCOMB_X48_Y23_N4
cycloneii_lcell_comb \inst4|registers~1506 (
// Equation(s):
// \inst4|registers~1506_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~691_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~563_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~563_regout ),
	.datac(\inst4|registers~691_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1506_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1506 .lut_mask = 16'hFA44;
defparam \inst4|registers~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \inst4|registers~1507 (
// Equation(s):
// \inst4|registers~1507_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1506_combout  & (\inst4|registers~947_regout )) # (!\inst4|registers~1506_combout  & ((\inst4|registers~819_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1506_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~947_regout ),
	.datac(\inst4|registers~819_regout ),
	.datad(\inst4|registers~1506_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1507_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1507 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N9
cycloneii_lcell_ff \inst4|registers~787 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~787_regout ));

// Location: LCFF_X42_Y28_N19
cycloneii_lcell_ff \inst4|registers~531 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~531_regout ));

// Location: LCCOMB_X42_Y28_N8
cycloneii_lcell_comb \inst4|registers~1508 (
// Equation(s):
// \inst4|registers~1508_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~787_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~531_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~787_regout ),
	.datad(\inst4|registers~531_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1508_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1508 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N17
cycloneii_lcell_ff \inst4|registers~755 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~755_regout ));

// Location: LCCOMB_X45_Y27_N16
cycloneii_lcell_comb \inst4|registers~1511 (
// Equation(s):
// \inst4|registers~1511_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~755_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~627_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~755_regout ),
	.datad(\inst4|registers~627_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1511_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1511 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneii_lcell_comb \inst4|registers~1512 (
// Equation(s):
// \inst4|registers~1512_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1511_combout  & (\inst4|registers~1011_regout )) # (!\inst4|registers~1511_combout  & ((\inst4|registers~883_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1511_combout ))))

	.dataa(\inst4|registers~1011_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~883_regout ),
	.datad(\inst4|registers~1511_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1512_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1512 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N17
cycloneii_lcell_ff \inst4|registers~243 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~243_regout ));

// Location: LCFF_X53_Y28_N11
cycloneii_lcell_ff \inst4|registers~115 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~115_regout ));

// Location: LCFF_X50_Y33_N1
cycloneii_lcell_ff \inst4|registers~467 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~467_regout ));

// Location: LCFF_X50_Y33_N27
cycloneii_lcell_ff \inst4|registers~403 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~403_regout ));

// Location: LCCOMB_X50_Y33_N0
cycloneii_lcell_comb \inst4|registers~1521 (
// Equation(s):
// \inst4|registers~1521_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~467_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~403_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~467_regout ),
	.datad(\inst4|registers~403_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1521_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1521 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneii_lcell_comb \inst4|registers~1528 (
// Equation(s):
// \inst4|registers~1528_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~787_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~531_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~787_regout ),
	.datac(\inst4|registers~531_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1528_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1528 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneii_lcell_comb \inst4|registers~1534 (
// Equation(s):
// \inst4|registers~1534_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~307_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~275_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~307_regout ),
	.datac(\inst4|registers~275_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1534_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1534 .lut_mask = 16'hEE50;
defparam \inst4|registers~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneii_lcell_comb \inst4|registers~1535 (
// Equation(s):
// \inst4|registers~1535_combout  = (\inst4|registers~1534_combout  & (((\inst4|registers~371_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1534_combout  & (\inst4|registers~339_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~339_regout ),
	.datab(\inst4|registers~1534_combout ),
	.datac(\inst4|registers~371_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1535_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1535 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneii_lcell_comb \inst4|registers~1536 (
// Equation(s):
// \inst4|registers~1536_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~211_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~147_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~211_regout ),
	.datac(\inst4|registers~147_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1536_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1536 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneii_lcell_comb \inst4|registers~1537 (
// Equation(s):
// \inst4|registers~1537_combout  = (\inst4|registers~1536_combout  & (((\inst4|registers~243_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1536_combout  & (\inst4|registers~179_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1536_combout ),
	.datab(\inst4|registers~179_regout ),
	.datac(\inst4|registers~243_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1537_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1537 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \inst4|registers~1538 (
// Equation(s):
// \inst4|registers~1538_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~51_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~19_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~19_regout ),
	.datad(\inst4|registers~51_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1538_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1538 .lut_mask = 16'hBA98;
defparam \inst4|registers~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \inst4|registers~1539 (
// Equation(s):
// \inst4|registers~1539_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1538_combout  & (\inst4|registers~115_regout )) # (!\inst4|registers~1538_combout  & ((\inst4|registers~83_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1538_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1538_combout ),
	.datac(\inst4|registers~115_regout ),
	.datad(\inst4|registers~83_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1539_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1539 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \inst4|registers~1540 (
// Equation(s):
// \inst4|registers~1540_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~1537_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1539_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1537_combout ),
	.datad(\inst4|registers~1539_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1540_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1540 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneii_lcell_comb \inst4|registers~1541 (
// Equation(s):
// \inst4|registers~1541_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~467_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~403_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~467_regout ),
	.datac(\inst4|registers~403_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1541_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1541 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \inst4|registers~1542 (
// Equation(s):
// \inst4|registers~1542_combout  = (\inst4|registers~1541_combout  & (((\inst4|registers~499_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1541_combout  & (\inst4|registers~435_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~435_regout ),
	.datab(\inst4|registers~1541_combout ),
	.datac(\inst4|registers~499_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1542_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1542 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \inst4|registers~1543 (
// Equation(s):
// \inst4|registers~1543_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1540_combout  & (\inst4|registers~1542_combout )) # (!\inst4|registers~1540_combout  & ((\inst4|registers~1535_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1540_combout ))))

	.dataa(\inst4|registers~1542_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1540_combout ),
	.datad(\inst4|registers~1535_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1543_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1543 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N17
cycloneii_lcell_ff \inst4|registers~818 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~818_regout ));

// Location: LCFF_X48_Y23_N19
cycloneii_lcell_ff \inst4|registers~562 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~562_regout ));

// Location: LCCOMB_X49_Y23_N16
cycloneii_lcell_comb \inst4|registers~1544 (
// Equation(s):
// \inst4|registers~1544_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~818_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~562_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~818_regout ),
	.datad(\inst4|registers~562_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1544_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1544 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneii_lcell_comb \inst4|registers~1546 (
// Equation(s):
// \inst4|registers~1546_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~722_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~594_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~594_regout ),
	.datac(\inst4|registers~722_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1546_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1546 .lut_mask = 16'hFA44;
defparam \inst4|registers~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N13
cycloneii_lcell_ff \inst4|registers~658 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~658_regout ));

// Location: LCFF_X42_Y28_N21
cycloneii_lcell_ff \inst4|registers~530 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~530_regout ));

// Location: LCCOMB_X41_Y28_N12
cycloneii_lcell_comb \inst4|registers~1548 (
// Equation(s):
// \inst4|registers~1548_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~658_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~530_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~658_regout ),
	.datad(\inst4|registers~530_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1548_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1548 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \inst4|registers~1549 (
// Equation(s):
// \inst4|registers~1549_combout  = (\inst4|registers~1548_combout  & (((\inst4|registers~914_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1548_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~786_regout )))

	.dataa(\inst4|registers~1548_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~786_regout ),
	.datad(\inst4|registers~914_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1549_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1549 .lut_mask = 16'hEA62;
defparam \inst4|registers~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N23
cycloneii_lcell_ff \inst4|registers~754 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~754_regout ));

// Location: LCFF_X45_Y28_N1
cycloneii_lcell_ff \inst4|registers~882 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~882_regout ));

// Location: LCFF_X44_Y28_N13
cycloneii_lcell_ff \inst4|registers~626 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~626_regout ));

// Location: LCCOMB_X45_Y28_N0
cycloneii_lcell_comb \inst4|registers~1551 (
// Equation(s):
// \inst4|registers~1551_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~882_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~626_regout ))))

	.dataa(\inst4|registers~626_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~882_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1551_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1551 .lut_mask = 16'hFC22;
defparam \inst4|registers~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N15
cycloneii_lcell_ff \inst4|registers~1010 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1010_regout ));

// Location: LCCOMB_X45_Y28_N22
cycloneii_lcell_comb \inst4|registers~1552 (
// Equation(s):
// \inst4|registers~1552_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1551_combout  & (\inst4|registers~1010_regout )) # (!\inst4|registers~1551_combout  & ((\inst4|registers~754_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1551_combout ))))

	.dataa(\inst4|registers~1010_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~754_regout ),
	.datad(\inst4|registers~1551_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1552_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1552 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N9
cycloneii_lcell_ff \inst4|registers~306 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~306_regout ));

// Location: LCCOMB_X52_Y31_N28
cycloneii_lcell_comb \inst4|registers~1556 (
// Equation(s):
// \inst4|registers~1556_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~338_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~274_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~338_regout ),
	.datad(\inst4|registers~274_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1556_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1556 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneii_lcell_comb \inst4|registers~1557 (
// Equation(s):
// \inst4|registers~1557_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1556_combout  & ((\inst4|registers~370_regout ))) # (!\inst4|registers~1556_combout  & (\inst4|registers~306_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1556_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1556_combout ),
	.datac(\inst4|registers~306_regout ),
	.datad(\inst4|registers~370_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1557_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1557 .lut_mask = 16'hEC64;
defparam \inst4|registers~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N23
cycloneii_lcell_ff \inst4|registers~82 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~82_regout ));

// Location: LCFF_X54_Y28_N17
cycloneii_lcell_ff \inst4|registers~18 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~18_regout ));

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \inst4|registers~1558 (
// Equation(s):
// \inst4|registers~1558_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~82_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~18_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~18_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~82_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1558_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1558 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N25
cycloneii_lcell_ff \inst4|registers~498 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[18]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~498_regout ));

// Location: LCCOMB_X48_Y23_N18
cycloneii_lcell_comb \inst4|registers~1564 (
// Equation(s):
// \inst4|registers~1564_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~818_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~562_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~818_regout ),
	.datac(\inst4|registers~562_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1564_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1564 .lut_mask = 16'hEE50;
defparam \inst4|registers~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneii_lcell_comb \inst4|registers~1568 (
// Equation(s):
// \inst4|registers~1568_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~658_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~530_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~530_regout ),
	.datad(\inst4|registers~658_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1568_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1568 .lut_mask = 16'hDC98;
defparam \inst4|registers~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \inst4|registers~1571 (
// Equation(s):
// \inst4|registers~1571_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~882_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~626_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~882_regout ),
	.datac(\inst4|registers~626_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1571_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1571 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \inst4|registers~1572 (
// Equation(s):
// \inst4|registers~1572_combout  = (\inst4|registers~1571_combout  & (((\inst4|registers~1010_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1571_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~754_regout ))))

	.dataa(\inst4|registers~1571_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1010_regout ),
	.datad(\inst4|registers~754_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1572_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1572 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \inst4|registers~1578 (
// Equation(s):
// \inst4|registers~1578_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~82_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~18_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~18_regout ),
	.datad(\inst4|registers~82_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1578_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1578 .lut_mask = 16'hDC98;
defparam \inst4|registers~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N14
cycloneii_lcell_comb \inst4|registers~1579 (
// Equation(s):
// \inst4|registers~1579_combout  = (\inst4|registers~1578_combout  & (((\inst4|registers~114_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1578_combout  & (\inst4|registers~50_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1578_combout ),
	.datab(\inst4|registers~50_regout ),
	.datac(\inst4|registers~114_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1579_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1579 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneii_lcell_comb \inst4|registers~1581 (
// Equation(s):
// \inst4|registers~1581_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~434_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~402_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~402_regout ),
	.datad(\inst4|registers~434_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1581_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1581 .lut_mask = 16'hDC98;
defparam \inst4|registers~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \inst4|registers~1582 (
// Equation(s):
// \inst4|registers~1582_combout  = (\inst4|registers~1581_combout  & ((\inst4|registers~498_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1581_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers~466_regout ))))

	.dataa(\inst4|registers~498_regout ),
	.datab(\inst4|registers~1581_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~466_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1582_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1582 .lut_mask = 16'hBC8C;
defparam \inst4|registers~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneii_lcell_comb \inst4|registers~1584 (
// Equation(s):
// \inst4|registers~1584_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~849_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~593_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~593_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~849_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1584_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1584 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N27
cycloneii_lcell_ff \inst4|registers~305 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~305_regout ));

// Location: LCCOMB_X54_Y30_N26
cycloneii_lcell_comb \inst4|registers~1594 (
// Equation(s):
// \inst4|registers~1594_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~305_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~273_regout ))))

	.dataa(\inst4|registers~273_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~305_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1594_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1594 .lut_mask = 16'hFC22;
defparam \inst4|registers~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneii_lcell_comb \inst4|registers~1595 (
// Equation(s):
// \inst4|registers~1595_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1594_combout  & (\inst4|registers~369_regout )) # (!\inst4|registers~1594_combout  & ((\inst4|registers~337_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1594_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~369_regout ),
	.datac(\inst4|registers~337_regout ),
	.datad(\inst4|registers~1594_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1595_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1595 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N21
cycloneii_lcell_ff \inst4|registers~177 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~177_regout ));

// Location: LCFF_X49_Y31_N23
cycloneii_lcell_ff \inst4|registers~209 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~209_regout ));

// Location: LCFF_X49_Y31_N17
cycloneii_lcell_ff \inst4|registers~145 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~145_regout ));

// Location: LCCOMB_X49_Y31_N22
cycloneii_lcell_comb \inst4|registers~1596 (
// Equation(s):
// \inst4|registers~1596_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~209_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~145_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~145_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~209_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1596_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1596 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N23
cycloneii_lcell_ff \inst4|registers~241 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~241_regout ));

// Location: LCCOMB_X50_Y31_N20
cycloneii_lcell_comb \inst4|registers~1597 (
// Equation(s):
// \inst4|registers~1597_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1596_combout  & (\inst4|registers~241_regout )) # (!\inst4|registers~1596_combout  & ((\inst4|registers~177_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1596_combout ))))

	.dataa(\inst4|registers~241_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~177_regout ),
	.datad(\inst4|registers~1596_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1597_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1597 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \inst4|registers~1598 (
// Equation(s):
// \inst4|registers~1598_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~49_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~17_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~49_regout ),
	.datad(\inst4|registers~17_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1598_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1598 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \inst4|registers~1599 (
// Equation(s):
// \inst4|registers~1599_combout  = (\inst4|registers~1598_combout  & ((\inst4|registers~113_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1598_combout  & (((\inst4|registers~81_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1598_combout ),
	.datab(\inst4|registers~113_regout ),
	.datac(\inst4|registers~81_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1599_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1599 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneii_lcell_comb \inst4|registers~1600 (
// Equation(s):
// \inst4|registers~1600_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1597_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1599_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1597_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1599_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1600_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1600 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y29_N9
cycloneii_lcell_ff \inst4|registers~433 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~433_regout ));

// Location: LCFF_X52_Y33_N21
cycloneii_lcell_ff \inst4|registers~465 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~465_regout ));

// Location: LCFF_X52_Y33_N7
cycloneii_lcell_ff \inst4|registers~401 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~401_regout ));

// Location: LCCOMB_X52_Y33_N20
cycloneii_lcell_comb \inst4|registers~1601 (
// Equation(s):
// \inst4|registers~1601_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~465_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~401_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~465_regout ),
	.datad(\inst4|registers~401_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1601_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1601 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N9
cycloneii_lcell_ff \inst4|registers~497 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[17]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~497_regout ));

// Location: LCCOMB_X56_Y29_N8
cycloneii_lcell_comb \inst4|registers~1602 (
// Equation(s):
// \inst4|registers~1602_combout  = (\inst4|registers~1601_combout  & ((\inst4|registers~497_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1601_combout  & (((\inst4|registers~433_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1601_combout ),
	.datab(\inst4|registers~497_regout ),
	.datac(\inst4|registers~433_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1602_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1602 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneii_lcell_comb \inst4|registers~1603 (
// Equation(s):
// \inst4|registers~1603_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1600_combout  & (\inst4|registers~1602_combout )) # (!\inst4|registers~1600_combout  & ((\inst4|registers~1595_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1600_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1600_combout ),
	.datac(\inst4|registers~1602_combout ),
	.datad(\inst4|registers~1595_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1603_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1603 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneii_lcell_comb \inst4|registers~1616 (
// Equation(s):
// \inst4|registers~1616_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~209_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~145_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~209_regout ),
	.datac(\inst4|registers~145_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1616_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1616 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneii_lcell_comb \inst4|registers~1617 (
// Equation(s):
// \inst4|registers~1617_combout  = (\inst4|registers~1616_combout  & (((\inst4|registers~241_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1616_combout  & (\inst4|registers~177_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1616_combout ),
	.datab(\inst4|registers~177_regout ),
	.datac(\inst4|registers~241_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1617_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1617 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneii_lcell_comb \inst4|registers~1621 (
// Equation(s):
// \inst4|registers~1621_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~465_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~401_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~465_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~401_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1621_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1621 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneii_lcell_comb \inst4|registers~1622 (
// Equation(s):
// \inst4|registers~1622_combout  = (\inst4|registers~1621_combout  & ((\inst4|registers~497_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1621_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|registers~433_regout ))))

	.dataa(\inst4|registers~1621_combout ),
	.datab(\inst4|registers~497_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~433_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1622_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1622 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N25
cycloneii_lcell_ff \inst4|registers~848 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~848_regout ));

// Location: LCFF_X50_Y23_N13
cycloneii_lcell_ff \inst4|registers~720 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~720_regout ));

// Location: LCFF_X51_Y23_N25
cycloneii_lcell_ff \inst4|registers~592 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~592_regout ));

// Location: LCCOMB_X50_Y23_N12
cycloneii_lcell_comb \inst4|registers~1626 (
// Equation(s):
// \inst4|registers~1626_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~720_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~592_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~720_regout ),
	.datad(\inst4|registers~592_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1626_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1626 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N31
cycloneii_lcell_ff \inst4|registers~976 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~976_regout ));

// Location: LCCOMB_X47_Y30_N24
cycloneii_lcell_comb \inst4|registers~1627 (
// Equation(s):
// \inst4|registers~1627_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1626_combout  & (\inst4|registers~976_regout )) # (!\inst4|registers~1626_combout  & ((\inst4|registers~848_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1626_combout ))))

	.dataa(\inst4|registers~976_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~848_regout ),
	.datad(\inst4|registers~1626_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1627_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1627 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N11
cycloneii_lcell_ff \inst4|registers~784 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~784_regout ));

// Location: LCFF_X42_Y27_N31
cycloneii_lcell_ff \inst4|registers~656 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~656_regout ));

// Location: LCFF_X42_Y27_N25
cycloneii_lcell_ff \inst4|registers~528 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~528_regout ));

// Location: LCCOMB_X42_Y27_N30
cycloneii_lcell_comb \inst4|registers~1628 (
// Equation(s):
// \inst4|registers~1628_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~656_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~528_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~528_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~656_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1628_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1628 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N31
cycloneii_lcell_ff \inst4|registers~912 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~912_regout ));

// Location: LCCOMB_X47_Y30_N10
cycloneii_lcell_comb \inst4|registers~1629 (
// Equation(s):
// \inst4|registers~1629_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1628_combout  & (\inst4|registers~912_regout )) # (!\inst4|registers~1628_combout  & ((\inst4|registers~784_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1628_combout ))))

	.dataa(\inst4|registers~912_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~784_regout ),
	.datad(\inst4|registers~1628_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1629_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1629 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneii_lcell_comb \inst4|registers~1630 (
// Equation(s):
// \inst4|registers~1630_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1627_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1629_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1629_combout ),
	.datac(\inst4|registers~1627_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1630_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1630 .lut_mask = 16'hFA44;
defparam \inst4|registers~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N29
cycloneii_lcell_ff \inst4|registers~880 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~880_regout ));

// Location: LCFF_X44_Y28_N9
cycloneii_lcell_ff \inst4|registers~624 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~624_regout ));

// Location: LCCOMB_X45_Y28_N28
cycloneii_lcell_comb \inst4|registers~1631 (
// Equation(s):
// \inst4|registers~1631_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~880_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~624_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~880_regout ),
	.datad(\inst4|registers~624_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1631_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1631 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N25
cycloneii_lcell_ff \inst4|registers~208 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~208_regout ));

// Location: LCCOMB_X47_Y31_N0
cycloneii_lcell_comb \inst4|registers~1634 (
// Equation(s):
// \inst4|registers~1634_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~176_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~144_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~176_regout ),
	.datad(\inst4|registers~144_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1634_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1634 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \inst4|registers~1635 (
// Equation(s):
// \inst4|registers~1635_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1634_combout  & ((\inst4|registers~240_regout ))) # (!\inst4|registers~1634_combout  & (\inst4|registers~208_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1634_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1634_combout ),
	.datac(\inst4|registers~208_regout ),
	.datad(\inst4|registers~240_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1635_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1635 .lut_mask = 16'hEC64;
defparam \inst4|registers~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N15
cycloneii_lcell_ff \inst4|registers~304 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~304_regout ));

// Location: LCFF_X54_Y29_N23
cycloneii_lcell_ff \inst4|registers~336 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~336_regout ));

// Location: LCFF_X54_Y29_N17
cycloneii_lcell_ff \inst4|registers~272 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~272_regout ));

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \inst4|registers~1636 (
// Equation(s):
// \inst4|registers~1636_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~336_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~272_regout ))))

	.dataa(\inst4|registers~272_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~336_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1636_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1636 .lut_mask = 16'hFC22;
defparam \inst4|registers~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N17
cycloneii_lcell_ff \inst4|registers~368 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~368_regout ));

// Location: LCCOMB_X54_Y30_N14
cycloneii_lcell_comb \inst4|registers~1637 (
// Equation(s):
// \inst4|registers~1637_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1636_combout  & (\inst4|registers~368_regout )) # (!\inst4|registers~1636_combout  & ((\inst4|registers~304_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1636_combout ))))

	.dataa(\inst4|registers~368_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~304_regout ),
	.datad(\inst4|registers~1636_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1637_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1637 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N17
cycloneii_lcell_ff \inst4|registers~48 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~48_regout ));

// Location: LCFF_X53_Y29_N29
cycloneii_lcell_ff \inst4|registers~80 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~80_regout ));

// Location: LCFF_X52_Y29_N3
cycloneii_lcell_ff \inst4|registers~16 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~16_regout ));

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \inst4|registers~1638 (
// Equation(s):
// \inst4|registers~1638_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~80_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~16_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~80_regout ),
	.datad(\inst4|registers~16_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1638_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1638 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N17
cycloneii_lcell_ff \inst4|registers~112 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~112_regout ));

// Location: LCCOMB_X52_Y29_N16
cycloneii_lcell_comb \inst4|registers~1639 (
// Equation(s):
// \inst4|registers~1639_combout  = (\inst4|registers~1638_combout  & ((\inst4|registers~112_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1638_combout  & (((\inst4|registers~48_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1638_combout ),
	.datab(\inst4|registers~112_regout ),
	.datac(\inst4|registers~48_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1639_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1639 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \inst4|registers~1640 (
// Equation(s):
// \inst4|registers~1640_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # (\inst4|registers~1637_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1639_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))

	.dataa(\inst4|registers~1639_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1637_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1640_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1640 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N25
cycloneii_lcell_ff \inst4|registers~432 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~432_regout ));

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \inst4|registers~1641 (
// Equation(s):
// \inst4|registers~1641_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~432_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~400_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~432_regout ),
	.datad(\inst4|registers~400_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1641_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1641 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \inst4|registers~496 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[16]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~496_regout ));

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \inst4|registers~1642 (
// Equation(s):
// \inst4|registers~1642_combout  = (\inst4|registers~1641_combout  & ((\inst4|registers~496_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1641_combout  & (((\inst4|registers~464_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~496_regout ),
	.datab(\inst4|registers~1641_combout ),
	.datac(\inst4|registers~464_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1642_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1642 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \inst4|registers~1643 (
// Equation(s):
// \inst4|registers~1643_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1640_combout  & (\inst4|registers~1642_combout )) # (!\inst4|registers~1640_combout  & ((\inst4|registers~1635_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1640_combout ))))

	.dataa(\inst4|registers~1642_combout ),
	.datab(\inst4|registers~1635_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1640_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1643_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1643 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneii_lcell_comb \inst4|registers~1646 (
// Equation(s):
// \inst4|registers~1646_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~720_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~592_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~592_regout ),
	.datad(\inst4|registers~720_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1646_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1646 .lut_mask = 16'hDC98;
defparam \inst4|registers~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneii_lcell_comb \inst4|registers~1647 (
// Equation(s):
// \inst4|registers~1647_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1646_combout  & ((\inst4|registers~976_regout ))) # (!\inst4|registers~1646_combout  & (\inst4|registers~848_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1646_combout ))))

	.dataa(\inst4|registers~848_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~976_regout ),
	.datad(\inst4|registers~1646_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1647_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1647 .lut_mask = 16'hF388;
defparam \inst4|registers~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneii_lcell_comb \inst4|registers~1648 (
// Equation(s):
// \inst4|registers~1648_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~656_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~528_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~528_regout ),
	.datad(\inst4|registers~656_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1648_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1648 .lut_mask = 16'hDC98;
defparam \inst4|registers~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \inst4|registers~1649 (
// Equation(s):
// \inst4|registers~1649_combout  = (\inst4|registers~1648_combout  & (((\inst4|registers~912_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1648_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~784_regout ))))

	.dataa(\inst4|registers~1648_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~912_regout ),
	.datad(\inst4|registers~784_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1649_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1649 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \inst4|registers~1650 (
// Equation(s):
// \inst4|registers~1650_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1647_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1649_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1647_combout ),
	.datac(\inst4|registers~1649_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1650_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1650 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \inst4|registers~1651 (
// Equation(s):
// \inst4|registers~1651_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~880_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~624_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~624_regout ),
	.datad(\inst4|registers~880_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1651_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1651 .lut_mask = 16'hBA98;
defparam \inst4|registers~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \inst4|registers~1656 (
// Equation(s):
// \inst4|registers~1656_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~336_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~272_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~336_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~272_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1656_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1656 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneii_lcell_comb \inst4|registers~1657 (
// Equation(s):
// \inst4|registers~1657_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1656_combout  & ((\inst4|registers~368_regout ))) # (!\inst4|registers~1656_combout  & (\inst4|registers~304_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1656_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~304_regout ),
	.datac(\inst4|registers~368_regout ),
	.datad(\inst4|registers~1656_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1657_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1657 .lut_mask = 16'hF588;
defparam \inst4|registers~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneii_lcell_comb \inst4|registers~1658 (
// Equation(s):
// \inst4|registers~1658_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~80_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~16_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~80_regout ),
	.datac(\inst4|registers~16_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1658_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1658 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \inst4|registers~1659 (
// Equation(s):
// \inst4|registers~1659_combout  = (\inst4|registers~1658_combout  & (((\inst4|registers~112_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1658_combout  & (\inst4|registers~48_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1658_combout ),
	.datab(\inst4|registers~48_regout ),
	.datac(\inst4|registers~112_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1659_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1659 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneii_lcell_comb \inst4|registers~1660 (
// Equation(s):
// \inst4|registers~1660_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # (\inst4|registers~1657_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1659_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1659_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1657_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1660_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1660 .lut_mask = 16'hAEA4;
defparam \inst4|registers~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N3
cycloneii_lcell_ff \inst4|registers~847 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~847_regout ));

// Location: LCFF_X51_Y23_N21
cycloneii_lcell_ff \inst4|registers~591 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~591_regout ));

// Location: LCCOMB_X51_Y23_N2
cycloneii_lcell_comb \inst4|registers~1664 (
// Equation(s):
// \inst4|registers~1664_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~847_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~591_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~591_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~847_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1664_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1664 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N7
cycloneii_lcell_ff \inst4|registers~815 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~815_regout ));

// Location: LCFF_X48_Y23_N13
cycloneii_lcell_ff \inst4|registers~687 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~687_regout ));

// Location: LCFF_X48_Y23_N15
cycloneii_lcell_ff \inst4|registers~559 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~559_regout ));

// Location: LCCOMB_X48_Y23_N12
cycloneii_lcell_comb \inst4|registers~1666 (
// Equation(s):
// \inst4|registers~1666_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~687_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~559_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~559_regout ),
	.datac(\inst4|registers~687_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1666_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1666 .lut_mask = 16'hFA44;
defparam \inst4|registers~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N9
cycloneii_lcell_ff \inst4|registers~943 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~943_regout ));

// Location: LCCOMB_X49_Y23_N6
cycloneii_lcell_comb \inst4|registers~1667 (
// Equation(s):
// \inst4|registers~1667_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1666_combout  & (\inst4|registers~943_regout )) # (!\inst4|registers~1666_combout  & ((\inst4|registers~815_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1666_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~943_regout ),
	.datac(\inst4|registers~815_regout ),
	.datad(\inst4|registers~1666_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1667_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1667 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N9
cycloneii_lcell_ff \inst4|registers~911 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~911_regout ));

// Location: LCFF_X44_Y32_N29
cycloneii_lcell_ff \inst4|registers~1007 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1007_regout ));

// Location: LCCOMB_X54_Y30_N18
cycloneii_lcell_comb \inst4|registers~1674 (
// Equation(s):
// \inst4|registers~1674_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~303_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~271_regout ))))

	.dataa(\inst4|registers~271_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~303_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1674_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1674 .lut_mask = 16'hFC22;
defparam \inst4|registers~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneii_lcell_comb \inst4|registers~1675 (
// Equation(s):
// \inst4|registers~1675_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1674_combout  & (\inst4|registers~367_regout )) # (!\inst4|registers~1674_combout  & ((\inst4|registers~335_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1674_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~367_regout ),
	.datac(\inst4|registers~335_regout ),
	.datad(\inst4|registers~1674_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1675_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1675 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N25
cycloneii_lcell_ff \inst4|registers~175 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~175_regout ));

// Location: LCFF_X48_Y25_N29
cycloneii_lcell_ff \inst4|registers~207 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~207_regout ));

// Location: LCFF_X48_Y25_N7
cycloneii_lcell_ff \inst4|registers~143 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~143_regout ));

// Location: LCCOMB_X48_Y25_N28
cycloneii_lcell_comb \inst4|registers~1676 (
// Equation(s):
// \inst4|registers~1676_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~207_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~143_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~207_regout ),
	.datad(\inst4|registers~143_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1676_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1676 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N11
cycloneii_lcell_ff \inst4|registers~239 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~239_regout ));

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \inst4|registers~1677 (
// Equation(s):
// \inst4|registers~1677_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1676_combout  & (\inst4|registers~239_regout )) # (!\inst4|registers~1676_combout  & ((\inst4|registers~175_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1676_combout ))))

	.dataa(\inst4|registers~239_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~175_regout ),
	.datad(\inst4|registers~1676_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1677_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1677 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N5
cycloneii_lcell_ff \inst4|registers~79 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~79_regout ));

// Location: LCFF_X52_Y29_N13
cycloneii_lcell_ff \inst4|registers~47 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~47_regout ));

// Location: LCFF_X52_Y29_N7
cycloneii_lcell_ff \inst4|registers~15 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~15_regout ));

// Location: LCCOMB_X52_Y29_N12
cycloneii_lcell_comb \inst4|registers~1678 (
// Equation(s):
// \inst4|registers~1678_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~47_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~15_regout ))))

	.dataa(\inst4|registers~15_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~47_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1678_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1678 .lut_mask = 16'hFC22;
defparam \inst4|registers~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N7
cycloneii_lcell_ff \inst4|registers~111 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~111_regout ));

// Location: LCCOMB_X51_Y31_N4
cycloneii_lcell_comb \inst4|registers~1679 (
// Equation(s):
// \inst4|registers~1679_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1678_combout  & ((\inst4|registers~111_regout ))) # (!\inst4|registers~1678_combout  & (\inst4|registers~79_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1678_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1678_combout ),
	.datac(\inst4|registers~79_regout ),
	.datad(\inst4|registers~111_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1679_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1679 .lut_mask = 16'hEC64;
defparam \inst4|registers~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \inst4|registers~1680 (
// Equation(s):
// \inst4|registers~1680_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1677_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst4|registers~1679_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1677_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|registers~1679_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1680_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1680 .lut_mask = 16'hADA8;
defparam \inst4|registers~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneii_lcell_comb \inst4|registers~1681 (
// Equation(s):
// \inst4|registers~1681_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~463_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~399_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~463_regout ),
	.datad(\inst4|registers~399_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1681_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1681 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \inst4|registers~1682 (
// Equation(s):
// \inst4|registers~1682_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1681_combout  & (\inst4|registers~495_regout )) # (!\inst4|registers~1681_combout  & ((\inst4|registers~431_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1681_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~495_regout ),
	.datac(\inst4|registers~431_regout ),
	.datad(\inst4|registers~1681_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1682_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1682 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \inst4|registers~1683 (
// Equation(s):
// \inst4|registers~1683_combout  = (\inst4|registers~1680_combout  & (((\inst4|registers~1682_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1680_combout  & (\inst4|registers~1675_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1675_combout ),
	.datab(\inst4|registers~1682_combout ),
	.datac(\inst4|registers~1680_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1683_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1683 .lut_mask = 16'hCAF0;
defparam \inst4|registers~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneii_lcell_comb \inst4|registers~1684 (
// Equation(s):
// \inst4|registers~1684_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~847_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~591_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~591_regout ),
	.datad(\inst4|registers~847_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1684_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1684 .lut_mask = 16'hBA98;
defparam \inst4|registers~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneii_lcell_comb \inst4|registers~1685 (
// Equation(s):
// \inst4|registers~1685_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1684_combout  & ((\inst4|registers~975_regout ))) # (!\inst4|registers~1684_combout  & (\inst4|registers~719_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1684_combout ))))

	.dataa(\inst4|registers~719_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~975_regout ),
	.datad(\inst4|registers~1684_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1685_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1685 .lut_mask = 16'hF388;
defparam \inst4|registers~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N14
cycloneii_lcell_comb \inst4|registers~1686 (
// Equation(s):
// \inst4|registers~1686_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~687_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~559_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~559_regout ),
	.datad(\inst4|registers~687_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1686_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1686 .lut_mask = 16'hDC98;
defparam \inst4|registers~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
cycloneii_lcell_comb \inst4|registers~1687 (
// Equation(s):
// \inst4|registers~1687_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1686_combout  & (\inst4|registers~943_regout )) # (!\inst4|registers~1686_combout  & ((\inst4|registers~815_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1686_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1686_combout ),
	.datac(\inst4|registers~943_regout ),
	.datad(\inst4|registers~815_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1687_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1687 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneii_lcell_comb \inst4|registers~1688 (
// Equation(s):
// \inst4|registers~1688_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~783_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~527_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~527_regout ),
	.datad(\inst4|registers~783_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1688_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1688 .lut_mask = 16'hBA98;
defparam \inst4|registers~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \inst4|registers~1689 (
// Equation(s):
// \inst4|registers~1689_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1688_combout  & ((\inst4|registers~911_regout ))) # (!\inst4|registers~1688_combout  & (\inst4|registers~655_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1688_combout ))))

	.dataa(\inst4|registers~655_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~911_regout ),
	.datad(\inst4|registers~1688_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1689_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1689 .lut_mask = 16'hF388;
defparam \inst4|registers~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \inst4|registers~1690 (
// Equation(s):
// \inst4|registers~1690_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1687_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1689_combout ))))

	.dataa(\inst4|registers~1689_combout ),
	.datab(\inst4|registers~1687_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1690_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1690 .lut_mask = 16'hFC0A;
defparam \inst4|registers~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneii_lcell_comb \inst4|registers~1691 (
// Equation(s):
// \inst4|registers~1691_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~751_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~623_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~623_regout ),
	.datad(\inst4|registers~751_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1691_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1691 .lut_mask = 16'hBA98;
defparam \inst4|registers~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneii_lcell_comb \inst4|registers~1692 (
// Equation(s):
// \inst4|registers~1692_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1691_combout  & ((\inst4|registers~1007_regout ))) # (!\inst4|registers~1691_combout  & (\inst4|registers~879_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1691_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~879_regout ),
	.datac(\inst4|registers~1007_regout ),
	.datad(\inst4|registers~1691_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1692_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1692 .lut_mask = 16'hF588;
defparam \inst4|registers~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneii_lcell_comb \inst4|registers~1693 (
// Equation(s):
// \inst4|registers~1693_combout  = (\inst4|registers~1690_combout  & ((\inst4|registers~1692_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1690_combout  & (((\inst4|registers~1685_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1690_combout ),
	.datab(\inst4|registers~1692_combout ),
	.datac(\inst4|registers~1685_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1693_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1693 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneii_lcell_comb \inst4|registers~1696 (
// Equation(s):
// \inst4|registers~1696_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~207_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~143_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~207_regout ),
	.datac(\inst4|registers~143_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1696_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1696 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \inst4|registers~1697 (
// Equation(s):
// \inst4|registers~1697_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1696_combout  & ((\inst4|registers~239_regout ))) # (!\inst4|registers~1696_combout  & (\inst4|registers~175_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1696_combout ))))

	.dataa(\inst4|registers~175_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~239_regout ),
	.datad(\inst4|registers~1696_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1697_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1697 .lut_mask = 16'hF388;
defparam \inst4|registers~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneii_lcell_comb \inst4|registers~1698 (
// Equation(s):
// \inst4|registers~1698_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~47_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~15_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~15_regout ),
	.datad(\inst4|registers~47_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1698_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1698 .lut_mask = 16'hDC98;
defparam \inst4|registers~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneii_lcell_comb \inst4|registers~1699 (
// Equation(s):
// \inst4|registers~1699_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1698_combout  & ((\inst4|registers~111_regout ))) # (!\inst4|registers~1698_combout  & (\inst4|registers~79_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1698_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~79_regout ),
	.datac(\inst4|registers~111_regout ),
	.datad(\inst4|registers~1698_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1699_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1699 .lut_mask = 16'hF588;
defparam \inst4|registers~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \inst4|registers~1700 (
// Equation(s):
// \inst4|registers~1700_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1697_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~1699_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1697_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1699_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1700_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1700 .lut_mask = 16'hADA8;
defparam \inst4|registers~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneii_lcell_comb \inst4|registers~1704 (
// Equation(s):
// \inst4|registers~1704_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~814_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~558_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~814_regout ),
	.datad(\inst4|registers~558_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1704_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1704 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneii_lcell_comb \inst4|registers~1711 (
// Equation(s):
// \inst4|registers~1711_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~878_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~622_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~622_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~878_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1711_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1711 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N7
cycloneii_lcell_ff \inst4|registers~302 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~302_regout ));

// Location: LCFF_X54_Y29_N11
cycloneii_lcell_ff \inst4|registers~334 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~334_regout ));

// Location: LCFF_X54_Y29_N29
cycloneii_lcell_ff \inst4|registers~270 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~270_regout ));

// Location: LCCOMB_X54_Y29_N10
cycloneii_lcell_comb \inst4|registers~1716 (
// Equation(s):
// \inst4|registers~1716_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~334_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~270_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~334_regout ),
	.datad(\inst4|registers~270_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1716_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1716 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N9
cycloneii_lcell_ff \inst4|registers~366 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~366_regout ));

// Location: LCCOMB_X53_Y29_N6
cycloneii_lcell_comb \inst4|registers~1717 (
// Equation(s):
// \inst4|registers~1717_combout  = (\inst4|registers~1716_combout  & ((\inst4|registers~366_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1716_combout  & (((\inst4|registers~302_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~366_regout ),
	.datab(\inst4|registers~1716_combout ),
	.datac(\inst4|registers~302_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1717_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1717 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N9
cycloneii_lcell_ff \inst4|registers~46 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~46_regout ));

// Location: LCFF_X53_Y29_N9
cycloneii_lcell_ff \inst4|registers~78 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~78_regout ));

// Location: LCFF_X52_Y29_N11
cycloneii_lcell_ff \inst4|registers~14 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~14_regout ));

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \inst4|registers~1718 (
// Equation(s):
// \inst4|registers~1718_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~78_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~14_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~78_regout ),
	.datad(\inst4|registers~14_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1718_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1718 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N3
cycloneii_lcell_ff \inst4|registers~110 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~110_regout ));

// Location: LCCOMB_X52_Y29_N8
cycloneii_lcell_comb \inst4|registers~1719 (
// Equation(s):
// \inst4|registers~1719_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1718_combout  & (\inst4|registers~110_regout )) # (!\inst4|registers~1718_combout  & ((\inst4|registers~46_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1718_combout ))))

	.dataa(\inst4|registers~110_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~46_regout ),
	.datad(\inst4|registers~1718_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1719_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1719 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \inst4|registers~1720 (
// Equation(s):
// \inst4|registers~1720_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1717_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1719_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1719_combout ),
	.datac(\inst4|registers~1717_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1720_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1720 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N17
cycloneii_lcell_ff \inst4|registers~494 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[14]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~494_regout ));

// Location: LCCOMB_X45_Y24_N30
cycloneii_lcell_comb \inst4|registers~1726 (
// Equation(s):
// \inst4|registers~1726_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~718_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~590_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~590_regout ),
	.datad(\inst4|registers~718_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1726_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1726 .lut_mask = 16'hBA98;
defparam \inst4|registers~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
cycloneii_lcell_comb \inst4|registers~1727 (
// Equation(s):
// \inst4|registers~1727_combout  = (\inst4|registers~1726_combout  & (((\inst4|registers~974_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1726_combout  & (\inst4|registers~846_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~846_regout ),
	.datab(\inst4|registers~1726_combout ),
	.datac(\inst4|registers~974_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1727_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1727 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneii_lcell_comb \inst4|registers~1728 (
// Equation(s):
// \inst4|registers~1728_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~654_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~526_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~526_regout ),
	.datad(\inst4|registers~654_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1728_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1728 .lut_mask = 16'hDC98;
defparam \inst4|registers~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \inst4|registers~1729 (
// Equation(s):
// \inst4|registers~1729_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1728_combout  & (\inst4|registers~910_regout )) # (!\inst4|registers~1728_combout  & ((\inst4|registers~782_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1728_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1728_combout ),
	.datac(\inst4|registers~910_regout ),
	.datad(\inst4|registers~782_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1729_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1729 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneii_lcell_comb \inst4|registers~1730 (
// Equation(s):
// \inst4|registers~1730_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1727_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1729_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1727_combout ),
	.datac(\inst4|registers~1729_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1730_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1730 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \inst4|registers~1736 (
// Equation(s):
// \inst4|registers~1736_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~334_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~270_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~334_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~270_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1736_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1736 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneii_lcell_comb \inst4|registers~1737 (
// Equation(s):
// \inst4|registers~1737_combout  = (\inst4|registers~1736_combout  & (((\inst4|registers~366_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1736_combout  & (\inst4|registers~302_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1736_combout ),
	.datab(\inst4|registers~302_regout ),
	.datac(\inst4|registers~366_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1737_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1737 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneii_lcell_comb \inst4|registers~1738 (
// Equation(s):
// \inst4|registers~1738_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~78_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~14_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~78_regout ),
	.datac(\inst4|registers~14_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1738_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1738 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
cycloneii_lcell_comb \inst4|registers~1739 (
// Equation(s):
// \inst4|registers~1739_combout  = (\inst4|registers~1738_combout  & (((\inst4|registers~110_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1738_combout  & (\inst4|registers~46_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1738_combout ),
	.datab(\inst4|registers~46_regout ),
	.datac(\inst4|registers~110_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1739_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1739 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \inst4|registers~1740 (
// Equation(s):
// \inst4|registers~1740_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1737_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1739_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1739_combout ),
	.datad(\inst4|registers~1737_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1740_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1740 .lut_mask = 16'hDC98;
defparam \inst4|registers~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N21
cycloneii_lcell_ff \inst4|registers~845 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~845_regout ));

// Location: LCFF_X49_Y30_N11
cycloneii_lcell_ff \inst4|registers~589 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~589_regout ));

// Location: LCCOMB_X45_Y30_N20
cycloneii_lcell_comb \inst4|registers~1744 (
// Equation(s):
// \inst4|registers~1744_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~845_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~589_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~589_regout ),
	.datac(\inst4|registers~845_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1744_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1744 .lut_mask = 16'hFA44;
defparam \inst4|registers~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneii_lcell_comb \inst4|registers~1746 (
// Equation(s):
// \inst4|registers~1746_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~685_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~557_regout ))))

	.dataa(\inst4|registers~557_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~685_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1746_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1746 .lut_mask = 16'hFC22;
defparam \inst4|registers~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N25
cycloneii_lcell_ff \inst4|registers~781 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~781_regout ));

// Location: LCFF_X42_Y27_N15
cycloneii_lcell_ff \inst4|registers~525 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~525_regout ));

// Location: LCCOMB_X43_Y27_N24
cycloneii_lcell_comb \inst4|registers~1748 (
// Equation(s):
// \inst4|registers~1748_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~781_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~525_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~781_regout ),
	.datad(\inst4|registers~525_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1748_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1748 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N25
cycloneii_lcell_ff \inst4|registers~749 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~749_regout ));

// Location: LCFF_X44_Y28_N21
cycloneii_lcell_ff \inst4|registers~621 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~621_regout ));

// Location: LCCOMB_X45_Y28_N24
cycloneii_lcell_comb \inst4|registers~1751 (
// Equation(s):
// \inst4|registers~1751_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~749_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~621_regout ))))

	.dataa(\inst4|registers~621_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~749_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1751_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1751 .lut_mask = 16'hFC22;
defparam \inst4|registers~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneii_lcell_comb \inst4|registers~1752 (
// Equation(s):
// \inst4|registers~1752_combout  = (\inst4|registers~1751_combout  & ((\inst4|registers~1005_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1751_combout  & (((\inst4|registers~877_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1751_combout ),
	.datab(\inst4|registers~1005_regout ),
	.datac(\inst4|registers~877_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1752_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1752 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N31
cycloneii_lcell_ff \inst4|registers~333 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~333_regout ));

// Location: LCFF_X53_Y29_N3
cycloneii_lcell_ff \inst4|registers~301 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~301_regout ));

// Location: LCFF_X54_Y29_N9
cycloneii_lcell_ff \inst4|registers~269 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~269_regout ));

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \inst4|registers~1754 (
// Equation(s):
// \inst4|registers~1754_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~301_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~269_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~269_regout ),
	.datac(\inst4|registers~301_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1754_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1754 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N13
cycloneii_lcell_ff \inst4|registers~365 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~365_regout ));

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \inst4|registers~1755 (
// Equation(s):
// \inst4|registers~1755_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1754_combout  & (\inst4|registers~365_regout )) # (!\inst4|registers~1754_combout  & ((\inst4|registers~333_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1754_combout ))))

	.dataa(\inst4|registers~365_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~333_regout ),
	.datad(\inst4|registers~1754_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1755_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1755 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N31
cycloneii_lcell_ff \inst4|registers~173 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~173_regout ));

// Location: LCFF_X48_Y25_N25
cycloneii_lcell_ff \inst4|registers~205 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~205_regout ));

// Location: LCFF_X48_Y25_N27
cycloneii_lcell_ff \inst4|registers~141 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~141_regout ));

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \inst4|registers~1756 (
// Equation(s):
// \inst4|registers~1756_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~205_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~141_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~141_regout ),
	.datac(\inst4|registers~205_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1756_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1756 .lut_mask = 16'hFA44;
defparam \inst4|registers~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N1
cycloneii_lcell_ff \inst4|registers~237 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~237_regout ));

// Location: LCCOMB_X47_Y25_N30
cycloneii_lcell_comb \inst4|registers~1757 (
// Equation(s):
// \inst4|registers~1757_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1756_combout  & ((\inst4|registers~237_regout ))) # (!\inst4|registers~1756_combout  & (\inst4|registers~173_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1756_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1756_combout ),
	.datac(\inst4|registers~173_regout ),
	.datad(\inst4|registers~237_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1757_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1757 .lut_mask = 16'hEC64;
defparam \inst4|registers~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N13
cycloneii_lcell_ff \inst4|registers~77 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~77_regout ));

// Location: LCFF_X52_Y29_N5
cycloneii_lcell_ff \inst4|registers~45 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~45_regout ));

// Location: LCFF_X52_Y29_N31
cycloneii_lcell_ff \inst4|registers~13 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~13_regout ));

// Location: LCCOMB_X52_Y29_N4
cycloneii_lcell_comb \inst4|registers~1758 (
// Equation(s):
// \inst4|registers~1758_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~45_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~13_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~45_regout ),
	.datad(\inst4|registers~13_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1758_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1758 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N7
cycloneii_lcell_ff \inst4|registers~109 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~109_regout ));

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \inst4|registers~1759 (
// Equation(s):
// \inst4|registers~1759_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1758_combout  & (\inst4|registers~109_regout )) # (!\inst4|registers~1758_combout  & ((\inst4|registers~77_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1758_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~109_regout ),
	.datac(\inst4|registers~77_regout ),
	.datad(\inst4|registers~1758_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1759_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1759 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \inst4|registers~1760 (
// Equation(s):
// \inst4|registers~1760_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~1757_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1759_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1757_combout ),
	.datad(\inst4|registers~1759_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1760_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1760 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N11
cycloneii_lcell_ff \inst4|registers~429 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~429_regout ));

// Location: LCFF_X53_Y25_N13
cycloneii_lcell_ff \inst4|registers~461 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~461_regout ));

// Location: LCFF_X53_Y25_N7
cycloneii_lcell_ff \inst4|registers~397 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~397_regout ));

// Location: LCCOMB_X53_Y25_N12
cycloneii_lcell_comb \inst4|registers~1761 (
// Equation(s):
// \inst4|registers~1761_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~461_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~397_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~461_regout ),
	.datad(\inst4|registers~397_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1761_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1761 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N21
cycloneii_lcell_ff \inst4|registers~493 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[13]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~493_regout ));

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \inst4|registers~1762 (
// Equation(s):
// \inst4|registers~1762_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1761_combout  & (\inst4|registers~493_regout )) # (!\inst4|registers~1761_combout  & ((\inst4|registers~429_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1761_combout ))))

	.dataa(\inst4|registers~493_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~429_regout ),
	.datad(\inst4|registers~1761_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1762_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1762 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \inst4|registers~1763 (
// Equation(s):
// \inst4|registers~1763_combout  = (\inst4|registers~1760_combout  & (((\inst4|registers~1762_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1760_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1755_combout )))

	.dataa(\inst4|registers~1760_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1755_combout ),
	.datad(\inst4|registers~1762_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1763_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1763 .lut_mask = 16'hEA62;
defparam \inst4|registers~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \inst4|registers~1764 (
// Equation(s):
// \inst4|registers~1764_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~845_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~589_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~589_regout ),
	.datad(\inst4|registers~845_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1764_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1764 .lut_mask = 16'hDC98;
defparam \inst4|registers~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneii_lcell_comb \inst4|registers~1768 (
// Equation(s):
// \inst4|registers~1768_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~781_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~525_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~525_regout ),
	.datad(\inst4|registers~781_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1768_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1768 .lut_mask = 16'hBA98;
defparam \inst4|registers~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \inst4|registers~1771 (
// Equation(s):
// \inst4|registers~1771_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~749_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~621_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~621_regout ),
	.datad(\inst4|registers~749_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1771_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1771 .lut_mask = 16'hDC98;
defparam \inst4|registers~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \inst4|registers~1774 (
// Equation(s):
// \inst4|registers~1774_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~301_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~269_regout )))))

	.dataa(\inst4|registers~301_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~269_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1774_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1774 .lut_mask = 16'hEE30;
defparam \inst4|registers~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
cycloneii_lcell_comb \inst4|registers~1775 (
// Equation(s):
// \inst4|registers~1775_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1774_combout  & ((\inst4|registers~365_regout ))) # (!\inst4|registers~1774_combout  & (\inst4|registers~333_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1774_combout ))))

	.dataa(\inst4|registers~333_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~365_regout ),
	.datad(\inst4|registers~1774_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1775_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1775 .lut_mask = 16'hF388;
defparam \inst4|registers~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \inst4|registers~1776 (
// Equation(s):
// \inst4|registers~1776_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~205_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~141_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~205_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~141_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1776_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1776 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneii_lcell_comb \inst4|registers~1777 (
// Equation(s):
// \inst4|registers~1777_combout  = (\inst4|registers~1776_combout  & (((\inst4|registers~237_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1776_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~173_regout ))))

	.dataa(\inst4|registers~1776_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~237_regout ),
	.datad(\inst4|registers~173_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1777_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1777 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneii_lcell_comb \inst4|registers~1778 (
// Equation(s):
// \inst4|registers~1778_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~45_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~13_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~45_regout ),
	.datac(\inst4|registers~13_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1778_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1778 .lut_mask = 16'hEE50;
defparam \inst4|registers~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
cycloneii_lcell_comb \inst4|registers~1779 (
// Equation(s):
// \inst4|registers~1779_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1778_combout  & ((\inst4|registers~109_regout ))) # (!\inst4|registers~1778_combout  & (\inst4|registers~77_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1778_combout ))))

	.dataa(\inst4|registers~77_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~109_regout ),
	.datad(\inst4|registers~1778_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1779_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1779 .lut_mask = 16'hF388;
defparam \inst4|registers~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \inst4|registers~1780 (
// Equation(s):
// \inst4|registers~1780_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~1777_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1779_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1777_combout ),
	.datad(\inst4|registers~1779_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1780_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1780 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneii_lcell_comb \inst4|registers~1781 (
// Equation(s):
// \inst4|registers~1781_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~461_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~397_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~397_regout ),
	.datad(\inst4|registers~461_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1781_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1781 .lut_mask = 16'hBA98;
defparam \inst4|registers~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \inst4|registers~1782 (
// Equation(s):
// \inst4|registers~1782_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1781_combout  & (\inst4|registers~493_regout )) # (!\inst4|registers~1781_combout  & ((\inst4|registers~429_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1781_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1781_combout ),
	.datac(\inst4|registers~493_regout ),
	.datad(\inst4|registers~429_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1782_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1782 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \inst4|registers~1783 (
// Equation(s):
// \inst4|registers~1783_combout  = (\inst4|registers~1780_combout  & (((\inst4|registers~1782_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1780_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1775_combout ))))

	.dataa(\inst4|registers~1780_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1782_combout ),
	.datad(\inst4|registers~1775_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1783_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1783 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N11
cycloneii_lcell_ff \inst4|registers~684 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~684_regout ));

// Location: LCFF_X42_Y33_N27
cycloneii_lcell_ff \inst4|registers~812 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~812_regout ));

// Location: LCFF_X42_Y33_N29
cycloneii_lcell_ff \inst4|registers~556 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~556_regout ));

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \inst4|registers~1784 (
// Equation(s):
// \inst4|registers~1784_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~812_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~556_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~812_regout ),
	.datad(\inst4|registers~556_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1784_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1784 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \inst4|registers~940 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~940_regout ));

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \inst4|registers~1785 (
// Equation(s):
// \inst4|registers~1785_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1784_combout  & ((\inst4|registers~940_regout ))) # (!\inst4|registers~1784_combout  & (\inst4|registers~684_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1784_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1784_combout ),
	.datac(\inst4|registers~684_regout ),
	.datad(\inst4|registers~940_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1785_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1785 .lut_mask = 16'hEC64;
defparam \inst4|registers~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N9
cycloneii_lcell_ff \inst4|registers~844 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~844_regout ));

// Location: LCFF_X45_Y32_N9
cycloneii_lcell_ff \inst4|registers~716 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~716_regout ));

// Location: LCFF_X45_Y32_N27
cycloneii_lcell_ff \inst4|registers~588 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~588_regout ));

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \inst4|registers~1786 (
// Equation(s):
// \inst4|registers~1786_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~716_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~588_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~716_regout ),
	.datad(\inst4|registers~588_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1786_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1786 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N27
cycloneii_lcell_ff \inst4|registers~972 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~972_regout ));

// Location: LCCOMB_X45_Y30_N8
cycloneii_lcell_comb \inst4|registers~1787 (
// Equation(s):
// \inst4|registers~1787_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1786_combout  & (\inst4|registers~972_regout )) # (!\inst4|registers~1786_combout  & ((\inst4|registers~844_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1786_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~972_regout ),
	.datac(\inst4|registers~844_regout ),
	.datad(\inst4|registers~1786_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1787_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1787 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N15
cycloneii_lcell_ff \inst4|registers~780 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~780_regout ));

// Location: LCFF_X42_Y27_N17
cycloneii_lcell_ff \inst4|registers~652 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~652_regout ));

// Location: LCFF_X42_Y27_N27
cycloneii_lcell_ff \inst4|registers~524 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~524_regout ));

// Location: LCCOMB_X42_Y27_N16
cycloneii_lcell_comb \inst4|registers~1788 (
// Equation(s):
// \inst4|registers~1788_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~652_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~524_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~652_regout ),
	.datad(\inst4|registers~524_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1788_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1788 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N25
cycloneii_lcell_ff \inst4|registers~908 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~908_regout ));

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \inst4|registers~1789 (
// Equation(s):
// \inst4|registers~1789_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1788_combout  & (\inst4|registers~908_regout )) # (!\inst4|registers~1788_combout  & ((\inst4|registers~780_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1788_combout ))))

	.dataa(\inst4|registers~908_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~780_regout ),
	.datad(\inst4|registers~1788_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1789_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1789 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
cycloneii_lcell_comb \inst4|registers~1790 (
// Equation(s):
// \inst4|registers~1790_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1787_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1789_combout )))))

	.dataa(\inst4|registers~1787_combout ),
	.datab(\inst4|registers~1789_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1790_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1790 .lut_mask = 16'hFA0C;
defparam \inst4|registers~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N17
cycloneii_lcell_ff \inst4|registers~748 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~748_regout ));

// Location: LCFF_X44_Y25_N31
cycloneii_lcell_ff \inst4|registers~876 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~876_regout ));

// Location: LCFF_X44_Y25_N9
cycloneii_lcell_ff \inst4|registers~620 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~620_regout ));

// Location: LCCOMB_X44_Y25_N30
cycloneii_lcell_comb \inst4|registers~1791 (
// Equation(s):
// \inst4|registers~1791_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~876_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~620_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~620_regout ),
	.datac(\inst4|registers~876_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1791_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1791 .lut_mask = 16'hFA44;
defparam \inst4|registers~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N27
cycloneii_lcell_ff \inst4|registers~1004 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1004_regout ));

// Location: LCCOMB_X44_Y27_N16
cycloneii_lcell_comb \inst4|registers~1792 (
// Equation(s):
// \inst4|registers~1792_combout  = (\inst4|registers~1791_combout  & (((\inst4|registers~1004_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1791_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~748_regout )))

	.dataa(\inst4|registers~1791_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~748_regout ),
	.datad(\inst4|registers~1004_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1792_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1792 .lut_mask = 16'hEA62;
defparam \inst4|registers~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
cycloneii_lcell_comb \inst4|registers~1793 (
// Equation(s):
// \inst4|registers~1793_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1790_combout  & ((\inst4|registers~1792_combout ))) # (!\inst4|registers~1790_combout  & (\inst4|registers~1785_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1790_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1785_combout ),
	.datac(\inst4|registers~1790_combout ),
	.datad(\inst4|registers~1792_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1793_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1793 .lut_mask = 16'hF858;
defparam \inst4|registers~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N11
cycloneii_lcell_ff \inst4|registers~140 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~140_regout ));

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \inst4|registers~1801 (
// Equation(s):
// \inst4|registers~1801_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~428_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~396_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~428_regout ),
	.datad(\inst4|registers~396_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1801_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1801 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \inst4|registers~1804 (
// Equation(s):
// \inst4|registers~1804_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~812_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~556_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~556_regout ),
	.datad(\inst4|registers~812_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1804_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1804 .lut_mask = 16'hDC98;
defparam \inst4|registers~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \inst4|registers~1805 (
// Equation(s):
// \inst4|registers~1805_combout  = (\inst4|registers~1804_combout  & (((\inst4|registers~940_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1804_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~684_regout ))))

	.dataa(\inst4|registers~1804_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~940_regout ),
	.datad(\inst4|registers~684_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1805_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1805 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \inst4|registers~1806 (
// Equation(s):
// \inst4|registers~1806_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~716_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~588_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~716_regout ),
	.datac(\inst4|registers~588_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1806_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1806 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
cycloneii_lcell_comb \inst4|registers~1807 (
// Equation(s):
// \inst4|registers~1807_combout  = (\inst4|registers~1806_combout  & (((\inst4|registers~972_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1806_combout  & (\inst4|registers~844_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1806_combout ),
	.datab(\inst4|registers~844_regout ),
	.datac(\inst4|registers~972_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1807_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1807 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneii_lcell_comb \inst4|registers~1808 (
// Equation(s):
// \inst4|registers~1808_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~652_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~524_regout )))))

	.dataa(\inst4|registers~652_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~524_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1808_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1808 .lut_mask = 16'hEE30;
defparam \inst4|registers~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \inst4|registers~1809 (
// Equation(s):
// \inst4|registers~1809_combout  = (\inst4|registers~1808_combout  & (((\inst4|registers~908_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1808_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~780_regout ))))

	.dataa(\inst4|registers~1808_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~908_regout ),
	.datad(\inst4|registers~780_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1809_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1809 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneii_lcell_comb \inst4|registers~1810 (
// Equation(s):
// \inst4|registers~1810_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1807_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1809_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1807_combout ),
	.datac(\inst4|registers~1809_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1810_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1810 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneii_lcell_comb \inst4|registers~1811 (
// Equation(s):
// \inst4|registers~1811_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~876_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~620_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~620_regout ),
	.datad(\inst4|registers~876_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1811_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1811 .lut_mask = 16'hBA98;
defparam \inst4|registers~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneii_lcell_comb \inst4|registers~1812 (
// Equation(s):
// \inst4|registers~1812_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1811_combout  & ((\inst4|registers~1004_regout ))) # (!\inst4|registers~1811_combout  & (\inst4|registers~748_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1811_combout ))))

	.dataa(\inst4|registers~748_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1004_regout ),
	.datad(\inst4|registers~1811_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1812_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1812 .lut_mask = 16'hF388;
defparam \inst4|registers~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneii_lcell_comb \inst4|registers~1813 (
// Equation(s):
// \inst4|registers~1813_combout  = (\inst4|registers~1810_combout  & (((\inst4|registers~1812_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1810_combout  & (\inst4|registers~1805_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1805_combout ),
	.datab(\inst4|registers~1812_combout ),
	.datac(\inst4|registers~1810_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1813_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1813 .lut_mask = 16'hCAF0;
defparam \inst4|registers~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneii_lcell_comb \inst4|registers~1814 (
// Equation(s):
// \inst4|registers~1814_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~172_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~140_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~172_regout ),
	.datac(\inst4|registers~140_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1814_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1814 .lut_mask = 16'hEE50;
defparam \inst4|registers~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N29
cycloneii_lcell_ff \inst4|registers~843 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~843_regout ));

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \inst4|registers~587 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~587_regout ));

// Location: LCCOMB_X45_Y30_N28
cycloneii_lcell_comb \inst4|registers~1824 (
// Equation(s):
// \inst4|registers~1824_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~843_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~587_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~587_regout ),
	.datac(\inst4|registers~843_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1824_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1824 .lut_mask = 16'hFA44;
defparam \inst4|registers~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N15
cycloneii_lcell_ff \inst4|registers~811 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~811_regout ));

// Location: LCCOMB_X43_Y31_N26
cycloneii_lcell_comb \inst4|registers~1826 (
// Equation(s):
// \inst4|registers~1826_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~683_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~555_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~683_regout ),
	.datad(\inst4|registers~555_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1826_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1826 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneii_lcell_comb \inst4|registers~1827 (
// Equation(s):
// \inst4|registers~1827_combout  = (\inst4|registers~1826_combout  & ((\inst4|registers~939_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1826_combout  & (((\inst4|registers~811_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1826_combout ),
	.datab(\inst4|registers~939_regout ),
	.datac(\inst4|registers~811_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1827_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1827 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N17
cycloneii_lcell_ff \inst4|registers~651 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~651_regout ));

// Location: LCFF_X43_Y27_N11
cycloneii_lcell_ff \inst4|registers~779 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~779_regout ));

// Location: LCFF_X43_Y26_N17
cycloneii_lcell_ff \inst4|registers~523 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~523_regout ));

// Location: LCCOMB_X43_Y27_N10
cycloneii_lcell_comb \inst4|registers~1828 (
// Equation(s):
// \inst4|registers~1828_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~779_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~523_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~779_regout ),
	.datad(\inst4|registers~523_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1828_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1828 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N11
cycloneii_lcell_ff \inst4|registers~907 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~907_regout ));

// Location: LCCOMB_X42_Y29_N16
cycloneii_lcell_comb \inst4|registers~1829 (
// Equation(s):
// \inst4|registers~1829_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1828_combout  & (\inst4|registers~907_regout )) # (!\inst4|registers~1828_combout  & ((\inst4|registers~651_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1828_combout ))))

	.dataa(\inst4|registers~907_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~651_regout ),
	.datad(\inst4|registers~1828_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1829_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1829 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneii_lcell_comb \inst4|registers~1830 (
// Equation(s):
// \inst4|registers~1830_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~1827_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1829_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~1829_combout ),
	.datad(\inst4|registers~1827_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1830_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1830 .lut_mask = 16'hBA98;
defparam \inst4|registers~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N9
cycloneii_lcell_ff \inst4|registers~1003 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1003_regout ));

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \inst4|registers~1834 (
// Equation(s):
// \inst4|registers~1834_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~299_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~267_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~267_regout ),
	.datac(\inst4|registers~299_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1834_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1834 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneii_lcell_comb \inst4|registers~1835 (
// Equation(s):
// \inst4|registers~1835_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1834_combout  & ((\inst4|registers~363_regout ))) # (!\inst4|registers~1834_combout  & (\inst4|registers~331_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1834_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1834_combout ),
	.datac(\inst4|registers~331_regout ),
	.datad(\inst4|registers~363_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1835_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1835 .lut_mask = 16'hEC64;
defparam \inst4|registers~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N13
cycloneii_lcell_ff \inst4|registers~171 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~171_regout ));

// Location: LCFF_X48_Y25_N5
cycloneii_lcell_ff \inst4|registers~203 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~203_regout ));

// Location: LCFF_X48_Y25_N31
cycloneii_lcell_ff \inst4|registers~139 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~139_regout ));

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \inst4|registers~1836 (
// Equation(s):
// \inst4|registers~1836_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~203_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~139_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~139_regout ),
	.datac(\inst4|registers~203_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1836_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1836 .lut_mask = 16'hFA44;
defparam \inst4|registers~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N23
cycloneii_lcell_ff \inst4|registers~235 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~235_regout ));

// Location: LCCOMB_X47_Y25_N12
cycloneii_lcell_comb \inst4|registers~1837 (
// Equation(s):
// \inst4|registers~1837_combout  = (\inst4|registers~1836_combout  & (((\inst4|registers~235_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1836_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~171_regout )))

	.dataa(\inst4|registers~1836_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~171_regout ),
	.datad(\inst4|registers~235_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1837_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1837 .lut_mask = 16'hEA62;
defparam \inst4|registers~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N11
cycloneii_lcell_ff \inst4|registers~75 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~75_regout ));

// Location: LCFF_X52_Y29_N29
cycloneii_lcell_ff \inst4|registers~43 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~43_regout ));

// Location: LCFF_X52_Y29_N23
cycloneii_lcell_ff \inst4|registers~11 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~11_regout ));

// Location: LCCOMB_X52_Y29_N28
cycloneii_lcell_comb \inst4|registers~1838 (
// Equation(s):
// \inst4|registers~1838_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~43_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~11_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~43_regout ),
	.datad(\inst4|registers~11_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1838_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1838 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N29
cycloneii_lcell_ff \inst4|registers~107 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~107_regout ));

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \inst4|registers~1839 (
// Equation(s):
// \inst4|registers~1839_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1838_combout  & (\inst4|registers~107_regout )) # (!\inst4|registers~1838_combout  & ((\inst4|registers~75_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1838_combout ))))

	.dataa(\inst4|registers~107_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~75_regout ),
	.datad(\inst4|registers~1838_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1839_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1839 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneii_lcell_comb \inst4|registers~1840 (
// Equation(s):
// \inst4|registers~1840_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~1837_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1839_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1837_combout ),
	.datad(\inst4|registers~1839_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1840_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1840 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N31
cycloneii_lcell_ff \inst4|registers~427 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~427_regout ));

// Location: LCCOMB_X53_Y25_N8
cycloneii_lcell_comb \inst4|registers~1841 (
// Equation(s):
// \inst4|registers~1841_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~459_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~395_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~395_regout ),
	.datac(\inst4|registers~459_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1841_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1841 .lut_mask = 16'hFA44;
defparam \inst4|registers~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneii_lcell_comb \inst4|registers~1842 (
// Equation(s):
// \inst4|registers~1842_combout  = (\inst4|registers~1841_combout  & ((\inst4|registers~491_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1841_combout  & (((\inst4|registers~427_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~491_regout ),
	.datab(\inst4|registers~1841_combout ),
	.datac(\inst4|registers~427_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1842_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1842 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneii_lcell_comb \inst4|registers~1843 (
// Equation(s):
// \inst4|registers~1843_combout  = (\inst4|registers~1840_combout  & ((\inst4|registers~1842_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1840_combout  & (((\inst4|registers~1835_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1842_combout ),
	.datab(\inst4|registers~1840_combout ),
	.datac(\inst4|registers~1835_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1843_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1843 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \inst4|registers~1844 (
// Equation(s):
// \inst4|registers~1844_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~843_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~587_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~587_regout ),
	.datad(\inst4|registers~843_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1844_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1844 .lut_mask = 16'hDC98;
defparam \inst4|registers~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \inst4|registers~1848 (
// Equation(s):
// \inst4|registers~1848_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~779_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~523_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~523_regout ),
	.datad(\inst4|registers~779_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1848_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1848 .lut_mask = 16'hBA98;
defparam \inst4|registers~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneii_lcell_comb \inst4|registers~1849 (
// Equation(s):
// \inst4|registers~1849_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1848_combout  & ((\inst4|registers~907_regout ))) # (!\inst4|registers~1848_combout  & (\inst4|registers~651_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1848_combout ))))

	.dataa(\inst4|registers~651_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~907_regout ),
	.datad(\inst4|registers~1848_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1849_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1849 .lut_mask = 16'hF388;
defparam \inst4|registers~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneii_lcell_comb \inst4|registers~1851 (
// Equation(s):
// \inst4|registers~1851_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~747_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~619_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~747_regout ),
	.datac(\inst4|registers~619_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1851_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1851 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \inst4|registers~1852 (
// Equation(s):
// \inst4|registers~1852_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1851_combout  & ((\inst4|registers~1003_regout ))) # (!\inst4|registers~1851_combout  & (\inst4|registers~875_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1851_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~875_regout ),
	.datac(\inst4|registers~1003_regout ),
	.datad(\inst4|registers~1851_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1852_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1852 .lut_mask = 16'hF588;
defparam \inst4|registers~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \inst4|registers~1856 (
// Equation(s):
// \inst4|registers~1856_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~203_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~139_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~203_regout ),
	.datac(\inst4|registers~139_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1856_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1856 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \inst4|registers~1857 (
// Equation(s):
// \inst4|registers~1857_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1856_combout  & ((\inst4|registers~235_regout ))) # (!\inst4|registers~1856_combout  & (\inst4|registers~171_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1856_combout ))))

	.dataa(\inst4|registers~171_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~235_regout ),
	.datad(\inst4|registers~1856_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1857_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1857 .lut_mask = 16'hF388;
defparam \inst4|registers~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneii_lcell_comb \inst4|registers~1858 (
// Equation(s):
// \inst4|registers~1858_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~43_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~11_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~43_regout ),
	.datac(\inst4|registers~11_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1858_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1858 .lut_mask = 16'hEE50;
defparam \inst4|registers~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
cycloneii_lcell_comb \inst4|registers~1859 (
// Equation(s):
// \inst4|registers~1859_combout  = (\inst4|registers~1858_combout  & (((\inst4|registers~107_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1858_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~75_regout ))))

	.dataa(\inst4|registers~1858_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~107_regout ),
	.datad(\inst4|registers~75_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1859_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1859 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneii_lcell_comb \inst4|registers~1860 (
// Equation(s):
// \inst4|registers~1860_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1857_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1859_combout )))))

	.dataa(\inst4|registers~1857_combout ),
	.datab(\inst4|registers~1859_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1860_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1860 .lut_mask = 16'hFA0C;
defparam \inst4|registers~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N1
cycloneii_lcell_ff \inst4|registers~778 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~778_regout ));

// Location: LCFF_X41_Y28_N23
cycloneii_lcell_ff \inst4|registers~650 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~650_regout ));

// Location: LCFF_X41_Y27_N11
cycloneii_lcell_ff \inst4|registers~522 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~522_regout ));

// Location: LCCOMB_X41_Y28_N22
cycloneii_lcell_comb \inst4|registers~1868 (
// Equation(s):
// \inst4|registers~1868_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~650_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~522_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~650_regout ),
	.datad(\inst4|registers~522_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1868_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1868 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N29
cycloneii_lcell_ff \inst4|registers~906 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~906_regout ));

// Location: LCCOMB_X41_Y27_N0
cycloneii_lcell_comb \inst4|registers~1869 (
// Equation(s):
// \inst4|registers~1869_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1868_combout  & (\inst4|registers~906_regout )) # (!\inst4|registers~1868_combout  & ((\inst4|registers~778_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1868_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~906_regout ),
	.datac(\inst4|registers~778_regout ),
	.datad(\inst4|registers~1868_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1869_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1869 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N29
cycloneii_lcell_ff \inst4|registers~170 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~170_regout ));

// Location: LCFF_X47_Y31_N23
cycloneii_lcell_ff \inst4|registers~138 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~138_regout ));

// Location: LCCOMB_X47_Y31_N28
cycloneii_lcell_comb \inst4|registers~1874 (
// Equation(s):
// \inst4|registers~1874_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~170_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~138_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~170_regout ),
	.datad(\inst4|registers~138_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1874_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1874 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneii_lcell_comb \inst4|registers~1876 (
// Equation(s):
// \inst4|registers~1876_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~330_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~266_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~266_regout ),
	.datac(\inst4|registers~330_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1876_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1876 .lut_mask = 16'hFA44;
defparam \inst4|registers~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N31
cycloneii_lcell_ff \inst4|registers~106 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~106_regout ));

// Location: LCFF_X52_Y30_N25
cycloneii_lcell_ff \inst4|registers~490 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[10]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~490_regout ));

// Location: LCCOMB_X42_Y33_N10
cycloneii_lcell_comb \inst4|registers~1884 (
// Equation(s):
// \inst4|registers~1884_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~810_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~554_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~810_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~554_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1884_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1884 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \inst4|registers~1885 (
// Equation(s):
// \inst4|registers~1885_combout  = (\inst4|registers~1884_combout  & (((\inst4|registers~938_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1884_combout  & (\inst4|registers~682_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1884_combout ),
	.datab(\inst4|registers~682_regout ),
	.datac(\inst4|registers~938_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1885_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1885 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneii_lcell_comb \inst4|registers~1888 (
// Equation(s):
// \inst4|registers~1888_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~650_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~522_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~522_regout ),
	.datad(\inst4|registers~650_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1888_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1888 .lut_mask = 16'hBA98;
defparam \inst4|registers~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \inst4|registers~1889 (
// Equation(s):
// \inst4|registers~1889_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1888_combout  & (\inst4|registers~906_regout )) # (!\inst4|registers~1888_combout  & ((\inst4|registers~778_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1888_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1888_combout ),
	.datac(\inst4|registers~906_regout ),
	.datad(\inst4|registers~778_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1889_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1889 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneii_lcell_comb \inst4|registers~1891 (
// Equation(s):
// \inst4|registers~1891_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~874_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~618_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~618_regout ),
	.datad(\inst4|registers~874_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1891_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1891 .lut_mask = 16'hBA98;
defparam \inst4|registers~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneii_lcell_comb \inst4|registers~1894 (
// Equation(s):
// \inst4|registers~1894_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~170_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~138_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~170_regout ),
	.datac(\inst4|registers~138_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1894_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1894 .lut_mask = 16'hEE50;
defparam \inst4|registers~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneii_lcell_comb \inst4|registers~1898 (
// Equation(s):
// \inst4|registers~1898_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~74_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~10_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~74_regout ),
	.datac(\inst4|registers~10_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1898_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1898 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
cycloneii_lcell_comb \inst4|registers~1899 (
// Equation(s):
// \inst4|registers~1899_combout  = (\inst4|registers~1898_combout  & (((\inst4|registers~106_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1898_combout  & (\inst4|registers~42_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1898_combout ),
	.datab(\inst4|registers~42_regout ),
	.datac(\inst4|registers~106_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1899_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1899 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \inst4|registers~1901 (
// Equation(s):
// \inst4|registers~1901_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~426_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~394_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~394_regout ),
	.datad(\inst4|registers~426_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1901_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1901 .lut_mask = 16'hDC98;
defparam \inst4|registers~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneii_lcell_comb \inst4|registers~1902 (
// Equation(s):
// \inst4|registers~1902_combout  = (\inst4|registers~1901_combout  & (((\inst4|registers~490_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1901_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~458_regout ))))

	.dataa(\inst4|registers~1901_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~490_regout ),
	.datad(\inst4|registers~458_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1902_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1902 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N25
cycloneii_lcell_ff \inst4|registers~841 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~841_regout ));

// Location: LCFF_X45_Y32_N13
cycloneii_lcell_ff \inst4|registers~585 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~585_regout ));

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \inst4|registers~1904 (
// Equation(s):
// \inst4|registers~1904_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~841_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~585_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~841_regout ),
	.datad(\inst4|registers~585_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1904_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1904 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneii_lcell_comb \inst4|registers~1906 (
// Equation(s):
// \inst4|registers~1906_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~681_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~553_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~681_regout ),
	.datad(\inst4|registers~553_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1906_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1906 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N27
cycloneii_lcell_ff \inst4|registers~649 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~649_regout ));

// Location: LCFF_X41_Y27_N21
cycloneii_lcell_ff \inst4|registers~777 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~777_regout ));

// Location: LCFF_X41_Y27_N7
cycloneii_lcell_ff \inst4|registers~521 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~521_regout ));

// Location: LCCOMB_X41_Y27_N20
cycloneii_lcell_comb \inst4|registers~1908 (
// Equation(s):
// \inst4|registers~1908_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~777_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~521_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~777_regout ),
	.datad(\inst4|registers~521_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1908_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1908 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N21
cycloneii_lcell_ff \inst4|registers~905 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~905_regout ));

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \inst4|registers~1909 (
// Equation(s):
// \inst4|registers~1909_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1908_combout  & (\inst4|registers~905_regout )) # (!\inst4|registers~1908_combout  & ((\inst4|registers~649_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1908_combout ))))

	.dataa(\inst4|registers~905_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~649_regout ),
	.datad(\inst4|registers~1908_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1909_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1909 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N9
cycloneii_lcell_ff \inst4|registers~745 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~745_regout ));

// Location: LCFF_X44_Y28_N31
cycloneii_lcell_ff \inst4|registers~617 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~617_regout ));

// Location: LCCOMB_X43_Y29_N8
cycloneii_lcell_comb \inst4|registers~1911 (
// Equation(s):
// \inst4|registers~1911_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~745_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~617_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~617_regout ),
	.datac(\inst4|registers~745_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1911_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1911 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneii_lcell_comb \inst4|registers~1912 (
// Equation(s):
// \inst4|registers~1912_combout  = (\inst4|registers~1911_combout  & ((\inst4|registers~1001_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1911_combout  & (((\inst4|registers~873_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1911_combout ),
	.datab(\inst4|registers~1001_regout ),
	.datac(\inst4|registers~873_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1912_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1912 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N19
cycloneii_lcell_ff \inst4|registers~329 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~329_regout ));

// Location: LCFF_X53_Y32_N25
cycloneii_lcell_ff \inst4|registers~297 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~297_regout ));

// Location: LCFF_X53_Y32_N19
cycloneii_lcell_ff \inst4|registers~265 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~265_regout ));

// Location: LCCOMB_X53_Y32_N24
cycloneii_lcell_comb \inst4|registers~1914 (
// Equation(s):
// \inst4|registers~1914_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~297_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~265_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~297_regout ),
	.datad(\inst4|registers~265_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1914_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1914 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N29
cycloneii_lcell_ff \inst4|registers~361 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~361_regout ));

// Location: LCCOMB_X54_Y31_N18
cycloneii_lcell_comb \inst4|registers~1915 (
// Equation(s):
// \inst4|registers~1915_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1914_combout  & (\inst4|registers~361_regout )) # (!\inst4|registers~1914_combout  & ((\inst4|registers~329_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1914_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~361_regout ),
	.datac(\inst4|registers~329_regout ),
	.datad(\inst4|registers~1914_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1915_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1915 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N19
cycloneii_lcell_ff \inst4|registers~169 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~169_regout ));

// Location: LCFF_X48_Y25_N17
cycloneii_lcell_ff \inst4|registers~201 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~201_regout ));

// Location: LCFF_X48_Y25_N3
cycloneii_lcell_ff \inst4|registers~137 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~137_regout ));

// Location: LCCOMB_X48_Y25_N16
cycloneii_lcell_comb \inst4|registers~1916 (
// Equation(s):
// \inst4|registers~1916_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~201_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~137_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~137_regout ),
	.datac(\inst4|registers~201_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1916_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1916 .lut_mask = 16'hFA44;
defparam \inst4|registers~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N29
cycloneii_lcell_ff \inst4|registers~233 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~233_regout ));

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \inst4|registers~1917 (
// Equation(s):
// \inst4|registers~1917_combout  = (\inst4|registers~1916_combout  & ((\inst4|registers~233_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1916_combout  & (((\inst4|registers~169_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1916_combout ),
	.datab(\inst4|registers~233_regout ),
	.datac(\inst4|registers~169_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1917_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1917 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N1
cycloneii_lcell_ff \inst4|registers~41 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~41_regout ));

// Location: LCFF_X52_Y24_N3
cycloneii_lcell_ff \inst4|registers~9 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~9_regout ));

// Location: LCCOMB_X52_Y24_N0
cycloneii_lcell_comb \inst4|registers~1918 (
// Equation(s):
// \inst4|registers~1918_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~41_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~9_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~41_regout ),
	.datad(\inst4|registers~9_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1918_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1918 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \inst4|registers~1924 (
// Equation(s):
// \inst4|registers~1924_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~841_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~585_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~585_regout ),
	.datad(\inst4|registers~841_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1924_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1924 .lut_mask = 16'hDC98;
defparam \inst4|registers~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneii_lcell_comb \inst4|registers~1925 (
// Equation(s):
// \inst4|registers~1925_combout  = (\inst4|registers~1924_combout  & (((\inst4|registers~969_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1924_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~713_regout ))))

	.dataa(\inst4|registers~1924_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~969_regout ),
	.datad(\inst4|registers~713_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1925_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1925 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneii_lcell_comb \inst4|registers~1928 (
// Equation(s):
// \inst4|registers~1928_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~777_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~521_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~777_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~521_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1928_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1928 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \inst4|registers~1929 (
// Equation(s):
// \inst4|registers~1929_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1928_combout  & (\inst4|registers~905_regout )) # (!\inst4|registers~1928_combout  & ((\inst4|registers~649_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1928_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1928_combout ),
	.datac(\inst4|registers~905_regout ),
	.datad(\inst4|registers~649_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1929_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1929 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \inst4|registers~1931 (
// Equation(s):
// \inst4|registers~1931_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~745_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~617_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~617_regout ),
	.datad(\inst4|registers~745_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1931_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1931 .lut_mask = 16'hBA98;
defparam \inst4|registers~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneii_lcell_comb \inst4|registers~1934 (
// Equation(s):
// \inst4|registers~1934_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~297_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~265_regout )))))

	.dataa(\inst4|registers~297_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~265_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1934_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1934 .lut_mask = 16'hEE30;
defparam \inst4|registers~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneii_lcell_comb \inst4|registers~1935 (
// Equation(s):
// \inst4|registers~1935_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1934_combout  & ((\inst4|registers~361_regout ))) # (!\inst4|registers~1934_combout  & (\inst4|registers~329_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1934_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~329_regout ),
	.datac(\inst4|registers~361_regout ),
	.datad(\inst4|registers~1934_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1935_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1935 .lut_mask = 16'hF588;
defparam \inst4|registers~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \inst4|registers~1936 (
// Equation(s):
// \inst4|registers~1936_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~201_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~137_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~201_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~137_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1936_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1936 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \inst4|registers~1937 (
// Equation(s):
// \inst4|registers~1937_combout  = (\inst4|registers~1936_combout  & (((\inst4|registers~233_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1936_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~169_regout ))))

	.dataa(\inst4|registers~1936_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~233_regout ),
	.datad(\inst4|registers~169_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1937_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1937 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneii_lcell_comb \inst4|registers~1938 (
// Equation(s):
// \inst4|registers~1938_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~41_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~9_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~9_regout ),
	.datad(\inst4|registers~41_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1938_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1938 .lut_mask = 16'hDC98;
defparam \inst4|registers~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneii_lcell_comb \inst4|registers~1939 (
// Equation(s):
// \inst4|registers~1939_combout  = (\inst4|registers~1938_combout  & (((\inst4|registers~105_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1938_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~73_regout ))))

	.dataa(\inst4|registers~1938_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~105_regout ),
	.datad(\inst4|registers~73_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1939_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1939 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \inst4|registers~1940 (
// Equation(s):
// \inst4|registers~1940_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1937_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1939_combout ))))

	.dataa(\inst4|registers~1939_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1937_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1940_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1940 .lut_mask = 16'hFC22;
defparam \inst4|registers~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneii_lcell_comb \inst4|registers~1941 (
// Equation(s):
// \inst4|registers~1941_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~457_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~393_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~457_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~393_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1941_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1941 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneii_lcell_comb \inst4|registers~1942 (
// Equation(s):
// \inst4|registers~1942_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1941_combout  & ((\inst4|registers~489_regout ))) # (!\inst4|registers~1941_combout  & (\inst4|registers~425_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1941_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~425_regout ),
	.datac(\inst4|registers~1941_combout ),
	.datad(\inst4|registers~489_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1942_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1942 .lut_mask = 16'hF858;
defparam \inst4|registers~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \inst4|registers~1943 (
// Equation(s):
// \inst4|registers~1943_combout  = (\inst4|registers~1940_combout  & (((\inst4|registers~1942_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1940_combout  & (\inst4|registers~1935_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1935_combout ),
	.datab(\inst4|registers~1942_combout ),
	.datac(\inst4|registers~1940_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1943_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1943 .lut_mask = 16'hCAF0;
defparam \inst4|registers~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N25
cycloneii_lcell_ff \inst4|registers~776 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~776_regout ));

// Location: LCFF_X40_Y27_N7
cycloneii_lcell_ff \inst4|registers~648 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~648_regout ));

// Location: LCFF_X41_Y27_N3
cycloneii_lcell_ff \inst4|registers~520 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~520_regout ));

// Location: LCCOMB_X40_Y27_N6
cycloneii_lcell_comb \inst4|registers~1948 (
// Equation(s):
// \inst4|registers~1948_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~648_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~520_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~520_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~648_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1948_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1948 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N17
cycloneii_lcell_ff \inst4|registers~904 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~904_regout ));

// Location: LCCOMB_X41_Y27_N24
cycloneii_lcell_comb \inst4|registers~1949 (
// Equation(s):
// \inst4|registers~1949_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1948_combout  & ((\inst4|registers~904_regout ))) # (!\inst4|registers~1948_combout  & (\inst4|registers~776_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1948_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1948_combout ),
	.datac(\inst4|registers~776_regout ),
	.datad(\inst4|registers~904_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1949_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1949 .lut_mask = 16'hEC64;
defparam \inst4|registers~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N3
cycloneii_lcell_ff \inst4|registers~744 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~744_regout ));

// Location: LCFF_X45_Y28_N13
cycloneii_lcell_ff \inst4|registers~872 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~872_regout ));

// Location: LCFF_X44_Y28_N17
cycloneii_lcell_ff \inst4|registers~616 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~616_regout ));

// Location: LCCOMB_X45_Y28_N12
cycloneii_lcell_comb \inst4|registers~1951 (
// Equation(s):
// \inst4|registers~1951_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~872_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~616_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~872_regout ),
	.datad(\inst4|registers~616_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1951_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1951 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N11
cycloneii_lcell_ff \inst4|registers~1000 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1000_regout ));

// Location: LCCOMB_X45_Y28_N2
cycloneii_lcell_comb \inst4|registers~1952 (
// Equation(s):
// \inst4|registers~1952_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1951_combout  & (\inst4|registers~1000_regout )) # (!\inst4|registers~1951_combout  & ((\inst4|registers~744_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1951_combout ))))

	.dataa(\inst4|registers~1000_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~744_regout ),
	.datad(\inst4|registers~1951_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1952_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1952 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N15
cycloneii_lcell_ff \inst4|registers~264 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~264_regout ));

// Location: LCFF_X54_Y31_N29
cycloneii_lcell_ff \inst4|registers~360 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~360_regout ));

// Location: LCFF_X51_Y27_N17
cycloneii_lcell_ff \inst4|registers~424 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~424_regout ));

// Location: LCFF_X51_Y27_N27
cycloneii_lcell_ff \inst4|registers~392 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~392_regout ));

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \inst4|registers~1961 (
// Equation(s):
// \inst4|registers~1961_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~424_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~392_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~424_regout ),
	.datad(\inst4|registers~392_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1961_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1961 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \inst4|registers~1962 (
// Equation(s):
// \inst4|registers~1962_combout  = (\inst4|registers~1961_combout  & ((\inst4|registers~488_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1961_combout  & (((\inst4|registers~456_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~488_regout ),
	.datab(\inst4|registers~1961_combout ),
	.datac(\inst4|registers~456_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1962_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1962 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \inst4|registers~1964 (
// Equation(s):
// \inst4|registers~1964_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~808_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~552_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~552_regout ),
	.datad(\inst4|registers~808_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1964_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1964 .lut_mask = 16'hDC98;
defparam \inst4|registers~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneii_lcell_comb \inst4|registers~1968 (
// Equation(s):
// \inst4|registers~1968_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~648_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~520_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~648_regout ),
	.datac(\inst4|registers~520_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1968_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1968 .lut_mask = 16'hEE50;
defparam \inst4|registers~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneii_lcell_comb \inst4|registers~1969 (
// Equation(s):
// \inst4|registers~1969_combout  = (\inst4|registers~1968_combout  & (((\inst4|registers~904_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1968_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~776_regout ))))

	.dataa(\inst4|registers~1968_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~904_regout ),
	.datad(\inst4|registers~776_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1969_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1969 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \inst4|registers~1971 (
// Equation(s):
// \inst4|registers~1971_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~872_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~616_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~616_regout ),
	.datad(\inst4|registers~872_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1971_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1971 .lut_mask = 16'hBA98;
defparam \inst4|registers~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \inst4|registers~1972 (
// Equation(s):
// \inst4|registers~1972_combout  = (\inst4|registers~1971_combout  & (((\inst4|registers~1000_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1971_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~744_regout ))))

	.dataa(\inst4|registers~1971_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1000_regout ),
	.datad(\inst4|registers~744_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1972_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1972 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \inst4|registers~1974 (
// Equation(s):
// \inst4|registers~1974_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~168_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~136_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~168_regout ),
	.datac(\inst4|registers~136_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1974_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1974 .lut_mask = 16'hEE50;
defparam \inst4|registers~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneii_lcell_comb \inst4|registers~1976 (
// Equation(s):
// \inst4|registers~1976_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~328_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~264_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~264_regout ),
	.datad(\inst4|registers~328_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1976_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1976 .lut_mask = 16'hBA98;
defparam \inst4|registers~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneii_lcell_comb \inst4|registers~1977 (
// Equation(s):
// \inst4|registers~1977_combout  = (\inst4|registers~1976_combout  & (((\inst4|registers~360_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1976_combout  & (\inst4|registers~296_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1976_combout ),
	.datab(\inst4|registers~296_regout ),
	.datac(\inst4|registers~360_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1977_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1977 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneii_lcell_comb \inst4|registers~1978 (
// Equation(s):
// \inst4|registers~1978_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~72_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~8_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~72_regout ),
	.datac(\inst4|registers~8_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1978_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1978 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \inst4|registers~1979 (
// Equation(s):
// \inst4|registers~1979_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1978_combout  & (\inst4|registers~104_regout )) # (!\inst4|registers~1978_combout  & ((\inst4|registers~40_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1978_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1978_combout ),
	.datac(\inst4|registers~104_regout ),
	.datad(\inst4|registers~40_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1979_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1979 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \inst4|registers~1980 (
// Equation(s):
// \inst4|registers~1980_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1977_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1979_combout ))))

	.dataa(\inst4|registers~1979_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1977_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1980_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1980 .lut_mask = 16'hF2C2;
defparam \inst4|registers~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \inst4|registers~1981 (
// Equation(s):
// \inst4|registers~1981_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~424_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~392_regout )))))

	.dataa(\inst4|registers~424_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~392_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1981_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1981 .lut_mask = 16'hEE30;
defparam \inst4|registers~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N21
cycloneii_lcell_ff \inst4|registers~711 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~711_regout ));

// Location: LCFF_X49_Y32_N19
cycloneii_lcell_ff \inst4|registers~839 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~839_regout ));

// Location: LCFF_X45_Y32_N19
cycloneii_lcell_ff \inst4|registers~583 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~583_regout ));

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \inst4|registers~1984 (
// Equation(s):
// \inst4|registers~1984_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~839_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~583_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~839_regout ),
	.datad(\inst4|registers~583_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1984_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1984 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N31
cycloneii_lcell_ff \inst4|registers~967 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~967_regout ));

// Location: LCCOMB_X50_Y32_N20
cycloneii_lcell_comb \inst4|registers~1985 (
// Equation(s):
// \inst4|registers~1985_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1984_combout  & ((\inst4|registers~967_regout ))) # (!\inst4|registers~1984_combout  & (\inst4|registers~711_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1984_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1984_combout ),
	.datac(\inst4|registers~711_regout ),
	.datad(\inst4|registers~967_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1985_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1985 .lut_mask = 16'hEC64;
defparam \inst4|registers~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N19
cycloneii_lcell_ff \inst4|registers~807 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~807_regout ));

// Location: LCFF_X43_Y31_N11
cycloneii_lcell_ff \inst4|registers~679 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~679_regout ));

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \inst4|registers~551 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~551_regout ));

// Location: LCCOMB_X43_Y31_N10
cycloneii_lcell_comb \inst4|registers~1986 (
// Equation(s):
// \inst4|registers~1986_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~679_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~551_regout ))))

	.dataa(\inst4|registers~551_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~679_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1986_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1986 .lut_mask = 16'hFC22;
defparam \inst4|registers~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \inst4|registers~935 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~935_regout ));

// Location: LCCOMB_X42_Y33_N18
cycloneii_lcell_comb \inst4|registers~1987 (
// Equation(s):
// \inst4|registers~1987_combout  = (\inst4|registers~1986_combout  & ((\inst4|registers~935_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1986_combout  & (((\inst4|registers~807_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~935_regout ),
	.datab(\inst4|registers~1986_combout ),
	.datac(\inst4|registers~807_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1987_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1987 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N19
cycloneii_lcell_ff \inst4|registers~647 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~647_regout ));

// Location: LCFF_X41_Y27_N29
cycloneii_lcell_ff \inst4|registers~775 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~775_regout ));

// Location: LCFF_X41_Y27_N31
cycloneii_lcell_ff \inst4|registers~519 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~519_regout ));

// Location: LCCOMB_X41_Y27_N28
cycloneii_lcell_comb \inst4|registers~1988 (
// Equation(s):
// \inst4|registers~1988_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~775_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~519_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~519_regout ),
	.datac(\inst4|registers~775_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1988_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1988 .lut_mask = 16'hFA44;
defparam \inst4|registers~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N29
cycloneii_lcell_ff \inst4|registers~903 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~903_regout ));

// Location: LCCOMB_X40_Y27_N18
cycloneii_lcell_comb \inst4|registers~1989 (
// Equation(s):
// \inst4|registers~1989_combout  = (\inst4|registers~1988_combout  & (((\inst4|registers~903_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1988_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~647_regout )))

	.dataa(\inst4|registers~1988_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~647_regout ),
	.datad(\inst4|registers~903_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1989_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1989 .lut_mask = 16'hEA62;
defparam \inst4|registers~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \inst4|registers~1990 (
// Equation(s):
// \inst4|registers~1990_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1987_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1989_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1989_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1987_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1990_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1990 .lut_mask = 16'hF4A4;
defparam \inst4|registers~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N31
cycloneii_lcell_ff \inst4|registers~871 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~871_regout ));

// Location: LCFF_X45_Y28_N9
cycloneii_lcell_ff \inst4|registers~743 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~743_regout ));

// Location: LCFF_X44_Y28_N29
cycloneii_lcell_ff \inst4|registers~615 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~615_regout ));

// Location: LCCOMB_X45_Y28_N8
cycloneii_lcell_comb \inst4|registers~1991 (
// Equation(s):
// \inst4|registers~1991_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~743_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~615_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~743_regout ),
	.datad(\inst4|registers~615_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1991_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1991 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N7
cycloneii_lcell_ff \inst4|registers~999 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~999_regout ));

// Location: LCCOMB_X45_Y28_N30
cycloneii_lcell_comb \inst4|registers~1992 (
// Equation(s):
// \inst4|registers~1992_combout  = (\inst4|registers~1991_combout  & ((\inst4|registers~999_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1991_combout  & (((\inst4|registers~871_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~999_regout ),
	.datab(\inst4|registers~1991_combout ),
	.datac(\inst4|registers~871_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1992_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1992 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \inst4|registers~1993 (
// Equation(s):
// \inst4|registers~1993_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1990_combout  & (\inst4|registers~1992_combout )) # (!\inst4|registers~1990_combout  & ((\inst4|registers~1985_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1990_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1992_combout ),
	.datac(\inst4|registers~1990_combout ),
	.datad(\inst4|registers~1985_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1993_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1993 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N9
cycloneii_lcell_ff \inst4|registers~295 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~295_regout ));

// Location: LCFF_X53_Y32_N27
cycloneii_lcell_ff \inst4|registers~263 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~263_regout ));

// Location: LCCOMB_X53_Y32_N8
cycloneii_lcell_comb \inst4|registers~1994 (
// Equation(s):
// \inst4|registers~1994_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~295_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~263_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~295_regout ),
	.datad(\inst4|registers~263_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1994_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1994 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N13
cycloneii_lcell_ff \inst4|registers~199 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~199_regout ));

// Location: LCFF_X48_Y25_N15
cycloneii_lcell_ff \inst4|registers~135 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~135_regout ));

// Location: LCCOMB_X48_Y25_N12
cycloneii_lcell_comb \inst4|registers~1996 (
// Equation(s):
// \inst4|registers~1996_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~199_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~135_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~135_regout ),
	.datac(\inst4|registers~199_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1996_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1996 .lut_mask = 16'hFA44;
defparam \inst4|registers~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N9
cycloneii_lcell_ff \inst4|registers~39 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~39_regout ));

// Location: LCFF_X52_Y28_N25
cycloneii_lcell_ff \inst4|registers~7 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~7_regout ));

// Location: LCCOMB_X52_Y31_N8
cycloneii_lcell_comb \inst4|registers~1998 (
// Equation(s):
// \inst4|registers~1998_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~39_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~7_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~7_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~39_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1998_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1998 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N1
cycloneii_lcell_ff \inst4|registers~423 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~423_regout ));

// Location: LCFF_X53_Y25_N29
cycloneii_lcell_ff \inst4|registers~455 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~455_regout ));

// Location: LCFF_X53_Y25_N23
cycloneii_lcell_ff \inst4|registers~391 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~391_regout ));

// Location: LCCOMB_X53_Y25_N28
cycloneii_lcell_comb \inst4|registers~2001 (
// Equation(s):
// \inst4|registers~2001_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~455_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~391_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~391_regout ),
	.datac(\inst4|registers~455_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2001_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2001 .lut_mask = 16'hFA44;
defparam \inst4|registers~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N19
cycloneii_lcell_ff \inst4|registers~487 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~487_regout ));

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \inst4|registers~2002 (
// Equation(s):
// \inst4|registers~2002_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2001_combout  & ((\inst4|registers~487_regout ))) # (!\inst4|registers~2001_combout  & (\inst4|registers~423_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~2001_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~2001_combout ),
	.datac(\inst4|registers~423_regout ),
	.datad(\inst4|registers~487_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2002_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2002 .lut_mask = 16'hEC64;
defparam \inst4|registers~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneii_lcell_comb \inst4|registers~2004 (
// Equation(s):
// \inst4|registers~2004_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~839_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~583_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~583_regout ),
	.datad(\inst4|registers~839_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2004_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2004 .lut_mask = 16'hDC98;
defparam \inst4|registers~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneii_lcell_comb \inst4|registers~2005 (
// Equation(s):
// \inst4|registers~2005_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2004_combout  & ((\inst4|registers~967_regout ))) # (!\inst4|registers~2004_combout  & (\inst4|registers~711_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2004_combout ))))

	.dataa(\inst4|registers~711_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~967_regout ),
	.datad(\inst4|registers~2004_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2005_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2005 .lut_mask = 16'hF388;
defparam \inst4|registers~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \inst4|registers~2006 (
// Equation(s):
// \inst4|registers~2006_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~679_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~551_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~551_regout ),
	.datad(\inst4|registers~679_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2006_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2006 .lut_mask = 16'hBA98;
defparam \inst4|registers~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \inst4|registers~2007 (
// Equation(s):
// \inst4|registers~2007_combout  = (\inst4|registers~2006_combout  & (((\inst4|registers~935_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~2006_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~807_regout ))))

	.dataa(\inst4|registers~2006_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~935_regout ),
	.datad(\inst4|registers~807_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2007_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2007 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneii_lcell_comb \inst4|registers~2008 (
// Equation(s):
// \inst4|registers~2008_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~775_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~519_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~775_regout ),
	.datac(\inst4|registers~519_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2008_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2008 .lut_mask = 16'hEE50;
defparam \inst4|registers~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneii_lcell_comb \inst4|registers~2009 (
// Equation(s):
// \inst4|registers~2009_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2008_combout  & ((\inst4|registers~903_regout ))) # (!\inst4|registers~2008_combout  & (\inst4|registers~647_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2008_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~647_regout ),
	.datac(\inst4|registers~903_regout ),
	.datad(\inst4|registers~2008_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2009_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2009 .lut_mask = 16'hF588;
defparam \inst4|registers~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \inst4|registers~2010 (
// Equation(s):
// \inst4|registers~2010_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2007_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~2009_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~2009_combout ),
	.datab(\inst4|registers~2007_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2010_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2010 .lut_mask = 16'hF0CA;
defparam \inst4|registers~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \inst4|registers~2011 (
// Equation(s):
// \inst4|registers~2011_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~743_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~615_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~615_regout ),
	.datad(\inst4|registers~743_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2011_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2011 .lut_mask = 16'hBA98;
defparam \inst4|registers~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \inst4|registers~2012 (
// Equation(s):
// \inst4|registers~2012_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2011_combout  & ((\inst4|registers~999_regout ))) # (!\inst4|registers~2011_combout  & (\inst4|registers~871_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2011_combout ))))

	.dataa(\inst4|registers~871_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~999_regout ),
	.datad(\inst4|registers~2011_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2012_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2012 .lut_mask = 16'hF388;
defparam \inst4|registers~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \inst4|registers~2013 (
// Equation(s):
// \inst4|registers~2013_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2010_combout  & (\inst4|registers~2012_combout )) # (!\inst4|registers~2010_combout  & ((\inst4|registers~2005_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2010_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~2012_combout ),
	.datac(\inst4|registers~2010_combout ),
	.datad(\inst4|registers~2005_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2013_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2013 .lut_mask = 16'hDAD0;
defparam \inst4|registers~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneii_lcell_comb \inst4|registers~2014 (
// Equation(s):
// \inst4|registers~2014_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~295_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~263_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~295_regout ),
	.datac(\inst4|registers~263_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2014_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2014 .lut_mask = 16'hEE50;
defparam \inst4|registers~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneii_lcell_comb \inst4|registers~2015 (
// Equation(s):
// \inst4|registers~2015_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2014_combout  & ((\inst4|registers~359_regout ))) # (!\inst4|registers~2014_combout  & (\inst4|registers~327_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2014_combout ))))

	.dataa(\inst4|registers~327_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~359_regout ),
	.datad(\inst4|registers~2014_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2015_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2015 .lut_mask = 16'hF388;
defparam \inst4|registers~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneii_lcell_comb \inst4|registers~2016 (
// Equation(s):
// \inst4|registers~2016_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~199_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~135_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~135_regout ),
	.datad(\inst4|registers~199_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2016_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2016 .lut_mask = 16'hBA98;
defparam \inst4|registers~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \inst4|registers~2017 (
// Equation(s):
// \inst4|registers~2017_combout  = (\inst4|registers~2016_combout  & (((\inst4|registers~231_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2016_combout  & (\inst4|registers~167_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~167_regout ),
	.datab(\inst4|registers~2016_combout ),
	.datac(\inst4|registers~231_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2017_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2017 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneii_lcell_comb \inst4|registers~2018 (
// Equation(s):
// \inst4|registers~2018_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~39_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~7_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~39_regout ),
	.datac(\inst4|registers~7_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2018_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2018 .lut_mask = 16'hEE50;
defparam \inst4|registers~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \inst4|registers~2019 (
// Equation(s):
// \inst4|registers~2019_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2018_combout  & (\inst4|registers~103_regout )) # (!\inst4|registers~2018_combout  & ((\inst4|registers~71_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~2018_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~2018_combout ),
	.datac(\inst4|registers~103_regout ),
	.datad(\inst4|registers~71_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2019_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2019 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \inst4|registers~2020 (
// Equation(s):
// \inst4|registers~2020_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2017_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2019_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~2017_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~2019_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2020_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2020 .lut_mask = 16'hE5E0;
defparam \inst4|registers~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneii_lcell_comb \inst4|registers~2021 (
// Equation(s):
// \inst4|registers~2021_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~455_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~391_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~455_regout ),
	.datac(\inst4|registers~391_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2021_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2021 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \inst4|registers~2022 (
// Equation(s):
// \inst4|registers~2022_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2021_combout  & (\inst4|registers~487_regout )) # (!\inst4|registers~2021_combout  & ((\inst4|registers~423_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2021_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~487_regout ),
	.datac(\inst4|registers~2021_combout ),
	.datad(\inst4|registers~423_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2022_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2022 .lut_mask = 16'hDAD0;
defparam \inst4|registers~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \inst4|registers~2023 (
// Equation(s):
// \inst4|registers~2023_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2020_combout  & (\inst4|registers~2022_combout )) # (!\inst4|registers~2020_combout  & ((\inst4|registers~2015_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2020_combout ))))

	.dataa(\inst4|registers~2022_combout ),
	.datab(\inst4|registers~2015_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~2020_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2023_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2023 .lut_mask = 16'hAFC0;
defparam \inst4|registers~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \inst4|data2[7]~24 (
// Equation(s):
// \inst4|data2[7]~24_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~2013_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & \inst4|registers~2023_combout 
// ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~2013_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~2023_combout ),
	.cin(gnd),
	.combout(\inst4|data2[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[7]~24 .lut_mask = 16'h8D88;
defparam \inst4|data2[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N11
cycloneii_lcell_ff \inst4|registers~934 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~934_regout ));

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \inst4|registers~2026 (
// Equation(s):
// \inst4|registers~2026_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~710_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~582_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~582_regout ),
	.datac(\inst4|registers~710_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2026_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2026 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N19
cycloneii_lcell_ff \inst4|registers~518 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~518_regout ));

// Location: LCFF_X48_Y32_N31
cycloneii_lcell_ff \inst4|registers~166 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~166_regout ));

// Location: LCFF_X47_Y32_N27
cycloneii_lcell_ff \inst4|registers~134 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~134_regout ));

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \inst4|registers~2034 (
// Equation(s):
// \inst4|registers~2034_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~166_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~134_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~134_regout ),
	.datac(\inst4|registers~166_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2034_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2034 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N13
cycloneii_lcell_ff \inst4|registers~326 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~326_regout ));

// Location: LCFF_X53_Y30_N7
cycloneii_lcell_ff \inst4|registers~262 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~262_regout ));

// Location: LCCOMB_X53_Y30_N12
cycloneii_lcell_comb \inst4|registers~2036 (
// Equation(s):
// \inst4|registers~2036_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~326_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~262_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~326_regout ),
	.datad(\inst4|registers~262_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2036_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2036 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N1
cycloneii_lcell_ff \inst4|registers~38 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~38_regout ));

// Location: LCFF_X52_Y28_N3
cycloneii_lcell_ff \inst4|registers~70 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~70_regout ));

// Location: LCFF_X52_Y28_N13
cycloneii_lcell_ff \inst4|registers~6 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~6_regout ));

// Location: LCCOMB_X52_Y28_N2
cycloneii_lcell_comb \inst4|registers~2038 (
// Equation(s):
// \inst4|registers~2038_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~70_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~6_regout ))))

	.dataa(\inst4|registers~6_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~70_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2038_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2038 .lut_mask = 16'hFC22;
defparam \inst4|registers~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N3
cycloneii_lcell_ff \inst4|registers~102 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~102_regout ));

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \inst4|registers~2039 (
// Equation(s):
// \inst4|registers~2039_combout  = (\inst4|registers~2038_combout  & ((\inst4|registers~102_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~2038_combout  & (((\inst4|registers~38_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~2038_combout ),
	.datab(\inst4|registers~102_regout ),
	.datac(\inst4|registers~38_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2039_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2039 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N13
cycloneii_lcell_ff \inst4|registers~454 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~454_regout ));

// Location: LCFF_X51_Y27_N21
cycloneii_lcell_ff \inst4|registers~422 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~422_regout ));

// Location: LCFF_X51_Y27_N23
cycloneii_lcell_ff \inst4|registers~390 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~390_regout ));

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \inst4|registers~2041 (
// Equation(s):
// \inst4|registers~2041_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~422_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~390_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~422_regout ),
	.datad(\inst4|registers~390_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2041_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2041 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N15
cycloneii_lcell_ff \inst4|registers~486 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[6]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~486_regout ));

// Location: LCCOMB_X51_Y32_N12
cycloneii_lcell_comb \inst4|registers~2042 (
// Equation(s):
// \inst4|registers~2042_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2041_combout  & (\inst4|registers~486_regout )) # (!\inst4|registers~2041_combout  & ((\inst4|registers~454_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2041_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~486_regout ),
	.datac(\inst4|registers~454_regout ),
	.datad(\inst4|registers~2041_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2042_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2042 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \inst4|registers~2044 (
// Equation(s):
// \inst4|registers~2044_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~806_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~550_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~550_regout ),
	.datad(\inst4|registers~806_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2044_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2044 .lut_mask = 16'hDC98;
defparam \inst4|registers~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneii_lcell_comb \inst4|registers~2045 (
// Equation(s):
// \inst4|registers~2045_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2044_combout  & ((\inst4|registers~934_regout ))) # (!\inst4|registers~2044_combout  & (\inst4|registers~678_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2044_combout ))))

	.dataa(\inst4|registers~678_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~934_regout ),
	.datad(\inst4|registers~2044_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2045_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2045 .lut_mask = 16'hF388;
defparam \inst4|registers~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneii_lcell_comb \inst4|registers~2048 (
// Equation(s):
// \inst4|registers~2048_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~646_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~518_regout )))))

	.dataa(\inst4|registers~646_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~518_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2048_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2048 .lut_mask = 16'hEE30;
defparam \inst4|registers~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneii_lcell_comb \inst4|registers~2049 (
// Equation(s):
// \inst4|registers~2049_combout  = (\inst4|registers~2048_combout  & (((\inst4|registers~902_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~2048_combout  & (\inst4|registers~774_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~774_regout ),
	.datab(\inst4|registers~2048_combout ),
	.datac(\inst4|registers~902_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2049_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2049 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneii_lcell_comb \inst4|registers~2051 (
// Equation(s):
// \inst4|registers~2051_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~870_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~614_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~614_regout ),
	.datad(\inst4|registers~870_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2051_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2051 .lut_mask = 16'hBA98;
defparam \inst4|registers~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \inst4|registers~2054 (
// Equation(s):
// \inst4|registers~2054_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~166_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~134_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~166_regout ),
	.datac(\inst4|registers~134_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2054_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2054 .lut_mask = 16'hEE50;
defparam \inst4|registers~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \inst4|registers~2055 (
// Equation(s):
// \inst4|registers~2055_combout  = (\inst4|registers~2054_combout  & (((\inst4|registers~230_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~2054_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~198_regout ))))

	.dataa(\inst4|registers~2054_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~230_regout ),
	.datad(\inst4|registers~198_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2055_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2055 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneii_lcell_comb \inst4|registers~2056 (
// Equation(s):
// \inst4|registers~2056_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~326_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~262_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~262_regout ),
	.datad(\inst4|registers~326_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2056_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2056 .lut_mask = 16'hDC98;
defparam \inst4|registers~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneii_lcell_comb \inst4|registers~2057 (
// Equation(s):
// \inst4|registers~2057_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2056_combout  & ((\inst4|registers~358_regout ))) # (!\inst4|registers~2056_combout  & (\inst4|registers~294_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2056_combout ))))

	.dataa(\inst4|registers~294_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~358_regout ),
	.datad(\inst4|registers~2056_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2057_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2057 .lut_mask = 16'hF388;
defparam \inst4|registers~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneii_lcell_comb \inst4|registers~2058 (
// Equation(s):
// \inst4|registers~2058_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~70_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~6_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~6_regout ),
	.datad(\inst4|registers~70_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2058_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2058 .lut_mask = 16'hBA98;
defparam \inst4|registers~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \inst4|registers~2059 (
// Equation(s):
// \inst4|registers~2059_combout  = (\inst4|registers~2058_combout  & (((\inst4|registers~102_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2058_combout  & (\inst4|registers~38_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2058_combout ),
	.datab(\inst4|registers~38_regout ),
	.datac(\inst4|registers~102_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2059_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2059 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
cycloneii_lcell_comb \inst4|registers~2060 (
// Equation(s):
// \inst4|registers~2060_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~2057_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2059_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~2059_combout ),
	.datad(\inst4|registers~2057_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2060_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2060 .lut_mask = 16'hBA98;
defparam \inst4|registers~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \inst4|registers~2061 (
// Equation(s):
// \inst4|registers~2061_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~422_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~390_regout )))))

	.dataa(\inst4|registers~422_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~390_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2061_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2061 .lut_mask = 16'hEE30;
defparam \inst4|registers~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
cycloneii_lcell_comb \inst4|registers~2062 (
// Equation(s):
// \inst4|registers~2062_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2061_combout  & (\inst4|registers~486_regout )) # (!\inst4|registers~2061_combout  & ((\inst4|registers~454_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2061_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~486_regout ),
	.datac(\inst4|registers~454_regout ),
	.datad(\inst4|registers~2061_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2062_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2062 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
cycloneii_lcell_comb \inst4|registers~2063 (
// Equation(s):
// \inst4|registers~2063_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2060_combout  & (\inst4|registers~2062_combout )) # (!\inst4|registers~2060_combout  & ((\inst4|registers~2055_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2060_combout ))))

	.dataa(\inst4|registers~2062_combout ),
	.datab(\inst4|registers~2055_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~2060_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2063_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2063 .lut_mask = 16'hAFC0;
defparam \inst4|registers~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N25
cycloneii_lcell_ff \inst4|registers~709 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~709_regout ));

// Location: LCFF_X49_Y32_N31
cycloneii_lcell_ff \inst4|registers~837 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~837_regout ));

// Location: LCFF_X49_Y32_N1
cycloneii_lcell_ff \inst4|registers~581 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~581_regout ));

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \inst4|registers~2064 (
// Equation(s):
// \inst4|registers~2064_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~837_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~581_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~837_regout ),
	.datad(\inst4|registers~581_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2064_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2064 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N19
cycloneii_lcell_ff \inst4|registers~965 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~965_regout ));

// Location: LCCOMB_X50_Y32_N24
cycloneii_lcell_comb \inst4|registers~2065 (
// Equation(s):
// \inst4|registers~2065_combout  = (\inst4|registers~2064_combout  & ((\inst4|registers~965_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~2064_combout  & (((\inst4|registers~709_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~2064_combout ),
	.datab(\inst4|registers~965_regout ),
	.datac(\inst4|registers~709_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2065_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2065 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N27
cycloneii_lcell_ff \inst4|registers~805 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~805_regout ));

// Location: LCCOMB_X43_Y31_N30
cycloneii_lcell_comb \inst4|registers~2066 (
// Equation(s):
// \inst4|registers~2066_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~677_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~549_regout ))))

	.dataa(\inst4|registers~549_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~677_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2066_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2066 .lut_mask = 16'hFC22;
defparam \inst4|registers~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneii_lcell_comb \inst4|registers~2067 (
// Equation(s):
// \inst4|registers~2067_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2066_combout  & (\inst4|registers~933_regout )) # (!\inst4|registers~2066_combout  & ((\inst4|registers~805_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~2066_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~933_regout ),
	.datac(\inst4|registers~805_regout ),
	.datad(\inst4|registers~2066_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2067_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2067 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneii_lcell_comb \inst4|registers~2068 (
// Equation(s):
// \inst4|registers~2068_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~773_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~517_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~517_regout ),
	.datac(\inst4|registers~773_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2068_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2068 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \inst4|registers~2069 (
// Equation(s):
// \inst4|registers~2069_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2068_combout  & (\inst4|registers~901_regout )) # (!\inst4|registers~2068_combout  & ((\inst4|registers~645_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2068_combout ))))

	.dataa(\inst4|registers~901_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~645_regout ),
	.datad(\inst4|registers~2068_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2069_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2069 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneii_lcell_comb \inst4|registers~2070 (
// Equation(s):
// \inst4|registers~2070_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2067_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2069_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~2067_combout ),
	.datac(\inst4|registers~2069_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2070_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2070 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N31
cycloneii_lcell_ff \inst4|registers~741 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~741_regout ));

// Location: LCFF_X45_Y27_N1
cycloneii_lcell_ff \inst4|registers~613 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~613_regout ));

// Location: LCCOMB_X45_Y27_N30
cycloneii_lcell_comb \inst4|registers~2071 (
// Equation(s):
// \inst4|registers~2071_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~741_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~613_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~741_regout ),
	.datad(\inst4|registers~613_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2071_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2071 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneii_lcell_comb \inst4|registers~2072 (
// Equation(s):
// \inst4|registers~2072_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2071_combout  & ((\inst4|registers~997_regout ))) # (!\inst4|registers~2071_combout  & (\inst4|registers~869_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2071_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2071_combout ),
	.datac(\inst4|registers~869_regout ),
	.datad(\inst4|registers~997_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2072_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2072 .lut_mask = 16'hEC64;
defparam \inst4|registers~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneii_lcell_comb \inst4|registers~2073 (
// Equation(s):
// \inst4|registers~2073_combout  = (\inst4|registers~2070_combout  & ((\inst4|registers~2072_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2070_combout  & (((\inst4|registers~2065_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~2072_combout ),
	.datab(\inst4|registers~2065_combout ),
	.datac(\inst4|registers~2070_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2073_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2073 .lut_mask = 16'hACF0;
defparam \inst4|registers~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N1
cycloneii_lcell_ff \inst4|registers~197 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~197_regout ));

// Location: LCFF_X48_Y25_N19
cycloneii_lcell_ff \inst4|registers~133 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~133_regout ));

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \inst4|registers~2076 (
// Equation(s):
// \inst4|registers~2076_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~197_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~133_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~133_regout ),
	.datac(\inst4|registers~197_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2076_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2076 .lut_mask = 16'hFA44;
defparam \inst4|registers~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N3
cycloneii_lcell_ff \inst4|registers~37 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~37_regout ));

// Location: LCFF_X52_Y28_N9
cycloneii_lcell_ff \inst4|registers~5 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~5_regout ));

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \inst4|registers~2078 (
// Equation(s):
// \inst4|registers~2078_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~37_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~5_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~37_regout ),
	.datad(\inst4|registers~5_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2078_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2078 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \inst4|registers~2084 (
// Equation(s):
// \inst4|registers~2084_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~837_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~581_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~581_regout ),
	.datad(\inst4|registers~837_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2084_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2084 .lut_mask = 16'hDC98;
defparam \inst4|registers~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneii_lcell_comb \inst4|registers~2085 (
// Equation(s):
// \inst4|registers~2085_combout  = (\inst4|registers~2084_combout  & (((\inst4|registers~965_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~2084_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~709_regout ))))

	.dataa(\inst4|registers~2084_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~965_regout ),
	.datad(\inst4|registers~709_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2085_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2085 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneii_lcell_comb \inst4|registers~2091 (
// Equation(s):
// \inst4|registers~2091_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~741_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~613_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~741_regout ),
	.datac(\inst4|registers~613_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2091_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2091 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N18
cycloneii_lcell_comb \inst4|registers~2096 (
// Equation(s):
// \inst4|registers~2096_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~197_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~133_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~197_regout ),
	.datac(\inst4|registers~133_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2096_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2096 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \inst4|registers~2097 (
// Equation(s):
// \inst4|registers~2097_combout  = (\inst4|registers~2096_combout  & (((\inst4|registers~229_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2096_combout  & (\inst4|registers~165_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~165_regout ),
	.datab(\inst4|registers~2096_combout ),
	.datac(\inst4|registers~229_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2097_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2097 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneii_lcell_comb \inst4|registers~2098 (
// Equation(s):
// \inst4|registers~2098_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~37_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~5_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~5_regout ),
	.datad(\inst4|registers~37_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2098_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2098 .lut_mask = 16'hDC98;
defparam \inst4|registers~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \inst4|registers~2099 (
// Equation(s):
// \inst4|registers~2099_combout  = (\inst4|registers~2098_combout  & (((\inst4|registers~101_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~2098_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~69_regout ))))

	.dataa(\inst4|registers~2098_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~101_regout ),
	.datad(\inst4|registers~69_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2099_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2099 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \inst4|registers~2100 (
// Equation(s):
// \inst4|registers~2100_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2097_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2099_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~2099_combout ),
	.datad(\inst4|registers~2097_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2100 .lut_mask = 16'hDC98;
defparam \inst4|registers~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneii_lcell_comb \inst4|registers~2101 (
// Equation(s):
// \inst4|registers~2101_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~453_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~389_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~453_regout ),
	.datac(\inst4|registers~389_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2101_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2101 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N25
cycloneii_lcell_ff \inst4|registers~676 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~676_regout ));

// Location: LCFF_X41_Y28_N29
cycloneii_lcell_ff \inst4|registers~804 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~804_regout ));

// Location: LCFF_X42_Y33_N17
cycloneii_lcell_ff \inst4|registers~548 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~548_regout ));

// Location: LCCOMB_X41_Y28_N28
cycloneii_lcell_comb \inst4|registers~2104 (
// Equation(s):
// \inst4|registers~2104_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~804_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~548_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~804_regout ),
	.datad(\inst4|registers~548_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2104 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N29
cycloneii_lcell_ff \inst4|registers~932 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~932_regout ));

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \inst4|registers~2105 (
// Equation(s):
// \inst4|registers~2105_combout  = (\inst4|registers~2104_combout  & (((\inst4|registers~932_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~2104_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~676_regout )))

	.dataa(\inst4|registers~2104_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~676_regout ),
	.datad(\inst4|registers~932_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2105 .lut_mask = 16'hEA62;
defparam \inst4|registers~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N1
cycloneii_lcell_ff \inst4|registers~964 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~964_regout ));

// Location: LCFF_X41_Y27_N9
cycloneii_lcell_ff \inst4|registers~772 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~772_regout ));

// Location: LCFF_X40_Y27_N15
cycloneii_lcell_ff \inst4|registers~644 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~644_regout ));

// Location: LCFF_X41_Y27_N27
cycloneii_lcell_ff \inst4|registers~516 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~516_regout ));

// Location: LCCOMB_X40_Y27_N14
cycloneii_lcell_comb \inst4|registers~2108 (
// Equation(s):
// \inst4|registers~2108_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~644_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~516_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~644_regout ),
	.datad(\inst4|registers~516_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2108_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2108 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N1
cycloneii_lcell_ff \inst4|registers~900 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~900_regout ));

// Location: LCCOMB_X41_Y27_N8
cycloneii_lcell_comb \inst4|registers~2109 (
// Equation(s):
// \inst4|registers~2109_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2108_combout  & (\inst4|registers~900_regout )) # (!\inst4|registers~2108_combout  & ((\inst4|registers~772_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~2108_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~900_regout ),
	.datac(\inst4|registers~772_regout ),
	.datad(\inst4|registers~2108_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2109 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N3
cycloneii_lcell_ff \inst4|registers~996 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~996_regout ));

// Location: LCFF_X53_Y32_N1
cycloneii_lcell_ff \inst4|registers~292 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~292_regout ));

// Location: LCFF_X54_Y31_N23
cycloneii_lcell_ff \inst4|registers~324 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~324_regout ));

// Location: LCFF_X53_Y32_N11
cycloneii_lcell_ff \inst4|registers~260 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~260_regout ));

// Location: LCCOMB_X54_Y31_N22
cycloneii_lcell_comb \inst4|registers~2116 (
// Equation(s):
// \inst4|registers~2116_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~324_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~260_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~324_regout ),
	.datad(\inst4|registers~260_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2116 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N13
cycloneii_lcell_ff \inst4|registers~356 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~356_regout ));

// Location: LCCOMB_X53_Y32_N0
cycloneii_lcell_comb \inst4|registers~2117 (
// Equation(s):
// \inst4|registers~2117_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2116_combout  & (\inst4|registers~356_regout )) # (!\inst4|registers~2116_combout  & ((\inst4|registers~292_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2116_combout ))))

	.dataa(\inst4|registers~356_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~292_regout ),
	.datad(\inst4|registers~2116_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2117 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N13
cycloneii_lcell_ff \inst4|registers~36 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~36_regout ));

// Location: LCFF_X52_Y28_N27
cycloneii_lcell_ff \inst4|registers~68 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~68_regout ));

// Location: LCFF_X52_Y28_N21
cycloneii_lcell_ff \inst4|registers~4 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~4_regout ));

// Location: LCCOMB_X52_Y28_N26
cycloneii_lcell_comb \inst4|registers~2118 (
// Equation(s):
// \inst4|registers~2118_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~68_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~4_regout ))))

	.dataa(\inst4|registers~4_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~68_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2118_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2118 .lut_mask = 16'hFC22;
defparam \inst4|registers~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N31
cycloneii_lcell_ff \inst4|registers~100 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~100_regout ));

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \inst4|registers~2119 (
// Equation(s):
// \inst4|registers~2119_combout  = (\inst4|registers~2118_combout  & ((\inst4|registers~100_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~2118_combout  & (((\inst4|registers~36_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~2118_combout ),
	.datab(\inst4|registers~100_regout ),
	.datac(\inst4|registers~36_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2119 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \inst4|registers~2120 (
// Equation(s):
// \inst4|registers~2120_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2117_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2119_combout )))))

	.dataa(\inst4|registers~2117_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|registers~2119_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2120 .lut_mask = 16'hE3E0;
defparam \inst4|registers~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N11
cycloneii_lcell_ff \inst4|registers~388 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~388_regout ));

// Location: LCFF_X50_Y28_N21
cycloneii_lcell_ff \inst4|registers~484 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[4]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~484_regout ));

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \inst4|registers~2124 (
// Equation(s):
// \inst4|registers~2124_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~804_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~548_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~548_regout ),
	.datad(\inst4|registers~804_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2124_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2124 .lut_mask = 16'hDC98;
defparam \inst4|registers~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \inst4|registers~2125 (
// Equation(s):
// \inst4|registers~2125_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2124_combout  & ((\inst4|registers~932_regout ))) # (!\inst4|registers~2124_combout  & (\inst4|registers~676_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2124_combout ))))

	.dataa(\inst4|registers~676_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~932_regout ),
	.datad(\inst4|registers~2124_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2125_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2125 .lut_mask = 16'hF388;
defparam \inst4|registers~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \inst4|registers~2126 (
// Equation(s):
// \inst4|registers~2126_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~708_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~580_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~580_regout ),
	.datad(\inst4|registers~708_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2126 .lut_mask = 16'hBA98;
defparam \inst4|registers~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \inst4|registers~2127 (
// Equation(s):
// \inst4|registers~2127_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2126_combout  & ((\inst4|registers~964_regout ))) # (!\inst4|registers~2126_combout  & (\inst4|registers~836_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2126_combout ))))

	.dataa(\inst4|registers~836_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~964_regout ),
	.datad(\inst4|registers~2126_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2127 .lut_mask = 16'hF388;
defparam \inst4|registers~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneii_lcell_comb \inst4|registers~2128 (
// Equation(s):
// \inst4|registers~2128_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~644_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~516_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~516_regout ),
	.datad(\inst4|registers~644_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2128_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2128 .lut_mask = 16'hBA98;
defparam \inst4|registers~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneii_lcell_comb \inst4|registers~2129 (
// Equation(s):
// \inst4|registers~2129_combout  = (\inst4|registers~2128_combout  & (((\inst4|registers~900_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~2128_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~772_regout ))))

	.dataa(\inst4|registers~2128_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~900_regout ),
	.datad(\inst4|registers~772_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2129_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2129 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \inst4|registers~2130 (
// Equation(s):
// \inst4|registers~2130_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2127_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2129_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2127_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~2129_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2130 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \inst4|registers~2131 (
// Equation(s):
// \inst4|registers~2131_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~868_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~612_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~612_regout ),
	.datad(\inst4|registers~868_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2131 .lut_mask = 16'hBA98;
defparam \inst4|registers~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \inst4|registers~2132 (
// Equation(s):
// \inst4|registers~2132_combout  = (\inst4|registers~2131_combout  & (((\inst4|registers~996_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~2131_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~740_regout ))))

	.dataa(\inst4|registers~2131_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~996_regout ),
	.datad(\inst4|registers~740_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2132 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \inst4|registers~2133 (
// Equation(s):
// \inst4|registers~2133_combout  = (\inst4|registers~2130_combout  & ((\inst4|registers~2132_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2130_combout  & (((\inst4|registers~2125_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2132_combout ),
	.datab(\inst4|registers~2130_combout ),
	.datac(\inst4|registers~2125_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2133 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \inst4|registers~2134 (
// Equation(s):
// \inst4|registers~2134_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~164_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~132_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~164_regout ),
	.datac(\inst4|registers~132_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2134_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2134 .lut_mask = 16'hEE50;
defparam \inst4|registers~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \inst4|registers~2135 (
// Equation(s):
// \inst4|registers~2135_combout  = (\inst4|registers~2134_combout  & (((\inst4|registers~228_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~2134_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~196_regout ))))

	.dataa(\inst4|registers~2134_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~228_regout ),
	.datad(\inst4|registers~196_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2135 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneii_lcell_comb \inst4|registers~2136 (
// Equation(s):
// \inst4|registers~2136_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~324_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~260_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~260_regout ),
	.datad(\inst4|registers~324_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2136_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2136 .lut_mask = 16'hBA98;
defparam \inst4|registers~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneii_lcell_comb \inst4|registers~2137 (
// Equation(s):
// \inst4|registers~2137_combout  = (\inst4|registers~2136_combout  & (((\inst4|registers~356_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2136_combout  & (\inst4|registers~292_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~292_regout ),
	.datab(\inst4|registers~2136_combout ),
	.datac(\inst4|registers~356_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2137 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneii_lcell_comb \inst4|registers~2138 (
// Equation(s):
// \inst4|registers~2138_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~68_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~4_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~68_regout ),
	.datac(\inst4|registers~4_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2138 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \inst4|registers~2139 (
// Equation(s):
// \inst4|registers~2139_combout  = (\inst4|registers~2138_combout  & (((\inst4|registers~100_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2138_combout  & (\inst4|registers~36_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~36_regout ),
	.datab(\inst4|registers~2138_combout ),
	.datac(\inst4|registers~100_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2139 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \inst4|registers~2140 (
// Equation(s):
// \inst4|registers~2140_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2137_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & \inst4|registers~2139_combout ))))

	.dataa(\inst4|registers~2137_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~2139_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2140 .lut_mask = 16'hCBC8;
defparam \inst4|registers~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \inst4|registers~2141 (
// Equation(s):
// \inst4|registers~2141_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~420_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~388_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~420_regout ),
	.datac(\inst4|registers~388_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2141 .lut_mask = 16'hEE50;
defparam \inst4|registers~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \inst4|registers~2142 (
// Equation(s):
// \inst4|registers~2142_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2141_combout  & ((\inst4|registers~484_regout ))) # (!\inst4|registers~2141_combout  & (\inst4|registers~452_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2141_combout ))))

	.dataa(\inst4|registers~452_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~484_regout ),
	.datad(\inst4|registers~2141_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2142 .lut_mask = 16'hF388;
defparam \inst4|registers~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \inst4|registers~2143 (
// Equation(s):
// \inst4|registers~2143_combout  = (\inst4|registers~2140_combout  & (((\inst4|registers~2142_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2140_combout  & (\inst4|registers~2135_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~2140_combout ),
	.datab(\inst4|registers~2135_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~2142_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2143 .lut_mask = 16'hEA4A;
defparam \inst4|registers~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \inst4|data2[4]~27 (
// Equation(s):
// \inst4|data2[4]~27_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~2133_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & \inst4|registers~2143_combout 
// ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~2133_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~2143_combout ),
	.cin(gnd),
	.combout(\inst4|data2[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[4]~27 .lut_mask = 16'h8D88;
defparam \inst4|data2[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N21
cycloneii_lcell_ff \inst4|registers~547 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~547_regout ));

// Location: LCFF_X41_Y27_N13
cycloneii_lcell_ff \inst4|registers~771 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~771_regout ));

// Location: LCFF_X41_Y27_N23
cycloneii_lcell_ff \inst4|registers~515 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~515_regout ));

// Location: LCCOMB_X41_Y27_N12
cycloneii_lcell_comb \inst4|registers~2148 (
// Equation(s):
// \inst4|registers~2148_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~771_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~515_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~771_regout ),
	.datad(\inst4|registers~515_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2148_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2148 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N11
cycloneii_lcell_ff \inst4|registers~867 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~867_regout ));

// Location: LCCOMB_X45_Y28_N4
cycloneii_lcell_comb \inst4|registers~2151 (
// Equation(s):
// \inst4|registers~2151_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~739_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~611_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~611_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~739_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2151 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneii_lcell_comb \inst4|registers~2152 (
// Equation(s):
// \inst4|registers~2152_combout  = (\inst4|registers~2151_combout  & ((\inst4|registers~995_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~2151_combout  & (((\inst4|registers~867_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~995_regout ),
	.datab(\inst4|registers~2151_combout ),
	.datac(\inst4|registers~867_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2152 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N27
cycloneii_lcell_ff \inst4|registers~323 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~323_regout ));

// Location: LCFF_X53_Y32_N29
cycloneii_lcell_ff \inst4|registers~291 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~291_regout ));

// Location: LCFF_X53_Y32_N7
cycloneii_lcell_ff \inst4|registers~259 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~259_regout ));

// Location: LCCOMB_X53_Y32_N28
cycloneii_lcell_comb \inst4|registers~2154 (
// Equation(s):
// \inst4|registers~2154_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~291_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~259_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~291_regout ),
	.datad(\inst4|registers~259_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2154_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2154 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N25
cycloneii_lcell_ff \inst4|registers~355 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~355_regout ));

// Location: LCCOMB_X52_Y31_N26
cycloneii_lcell_comb \inst4|registers~2155 (
// Equation(s):
// \inst4|registers~2155_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2154_combout  & (\inst4|registers~355_regout )) # (!\inst4|registers~2154_combout  & ((\inst4|registers~323_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2154_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~355_regout ),
	.datac(\inst4|registers~323_regout ),
	.datad(\inst4|registers~2154_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2155_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2155 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N7
cycloneii_lcell_ff \inst4|registers~163 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~163_regout ));

// Location: LCFF_X48_Y25_N21
cycloneii_lcell_ff \inst4|registers~195 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~195_regout ));

// Location: LCFF_X48_Y25_N23
cycloneii_lcell_ff \inst4|registers~131 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~131_regout ));

// Location: LCCOMB_X48_Y25_N20
cycloneii_lcell_comb \inst4|registers~2156 (
// Equation(s):
// \inst4|registers~2156_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~195_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~131_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~131_regout ),
	.datac(\inst4|registers~195_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2156 .lut_mask = 16'hFA44;
defparam \inst4|registers~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N17
cycloneii_lcell_ff \inst4|registers~227 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~227_regout ));

// Location: LCCOMB_X47_Y25_N6
cycloneii_lcell_comb \inst4|registers~2157 (
// Equation(s):
// \inst4|registers~2157_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2156_combout  & (\inst4|registers~227_regout )) # (!\inst4|registers~2156_combout  & ((\inst4|registers~163_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2156_combout ))))

	.dataa(\inst4|registers~227_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~163_regout ),
	.datad(\inst4|registers~2156_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2157 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N31
cycloneii_lcell_ff \inst4|registers~67 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~67_regout ));

// Location: LCFF_X52_Y31_N13
cycloneii_lcell_ff \inst4|registers~35 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~35_regout ));

// Location: LCFF_X52_Y28_N1
cycloneii_lcell_ff \inst4|registers~3 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~3_regout ));

// Location: LCCOMB_X52_Y31_N12
cycloneii_lcell_comb \inst4|registers~2158 (
// Equation(s):
// \inst4|registers~2158_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~35_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~3_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~3_regout ),
	.datac(\inst4|registers~35_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2158 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N19
cycloneii_lcell_ff \inst4|registers~99 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~99_regout ));

// Location: LCCOMB_X52_Y28_N30
cycloneii_lcell_comb \inst4|registers~2159 (
// Equation(s):
// \inst4|registers~2159_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2158_combout  & ((\inst4|registers~99_regout ))) # (!\inst4|registers~2158_combout  & (\inst4|registers~67_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2158_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~2158_combout ),
	.datac(\inst4|registers~67_regout ),
	.datad(\inst4|registers~99_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2159 .lut_mask = 16'hEC64;
defparam \inst4|registers~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneii_lcell_comb \inst4|registers~2160 (
// Equation(s):
// \inst4|registers~2160_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2157_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2159_combout )))))

	.dataa(\inst4|registers~2157_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~2159_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2160 .lut_mask = 16'hE3E0;
defparam \inst4|registers~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N3
cycloneii_lcell_ff \inst4|registers~419 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~419_regout ));

// Location: LCFF_X53_Y25_N21
cycloneii_lcell_ff \inst4|registers~451 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~451_regout ));

// Location: LCFF_X53_Y25_N31
cycloneii_lcell_ff \inst4|registers~387 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~387_regout ));

// Location: LCCOMB_X53_Y25_N20
cycloneii_lcell_comb \inst4|registers~2161 (
// Equation(s):
// \inst4|registers~2161_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~451_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~387_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~387_regout ),
	.datac(\inst4|registers~451_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2161 .lut_mask = 16'hFA44;
defparam \inst4|registers~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N29
cycloneii_lcell_ff \inst4|registers~483 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[3]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~483_regout ));

// Location: LCCOMB_X52_Y25_N2
cycloneii_lcell_comb \inst4|registers~2162 (
// Equation(s):
// \inst4|registers~2162_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2161_combout  & (\inst4|registers~483_regout )) # (!\inst4|registers~2161_combout  & ((\inst4|registers~419_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2161_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~483_regout ),
	.datac(\inst4|registers~419_regout ),
	.datad(\inst4|registers~2161_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2162 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneii_lcell_comb \inst4|registers~2163 (
// Equation(s):
// \inst4|registers~2163_combout  = (\inst4|registers~2160_combout  & (((\inst4|registers~2162_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~2160_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2155_combout )))

	.dataa(\inst4|registers~2160_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~2155_combout ),
	.datad(\inst4|registers~2162_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2163 .lut_mask = 16'hEA62;
defparam \inst4|registers~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \inst4|registers~2164 (
// Equation(s):
// \inst4|registers~2164_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~835_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~579_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~835_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~579_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2164_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2164 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneii_lcell_comb \inst4|registers~2166 (
// Equation(s):
// \inst4|registers~2166_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~675_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~547_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~547_regout ),
	.datad(\inst4|registers~675_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2166_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2166 .lut_mask = 16'hBA98;
defparam \inst4|registers~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N0
cycloneii_lcell_comb \inst4|registers~2167 (
// Equation(s):
// \inst4|registers~2167_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2166_combout  & (\inst4|registers~931_regout )) # (!\inst4|registers~2166_combout  & ((\inst4|registers~803_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~2166_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~2166_combout ),
	.datac(\inst4|registers~931_regout ),
	.datad(\inst4|registers~803_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2167_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2167 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneii_lcell_comb \inst4|registers~2168 (
// Equation(s):
// \inst4|registers~2168_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~771_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~515_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~515_regout ),
	.datad(\inst4|registers~771_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2168_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2168 .lut_mask = 16'hDC98;
defparam \inst4|registers~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneii_lcell_comb \inst4|registers~2169 (
// Equation(s):
// \inst4|registers~2169_combout  = (\inst4|registers~2168_combout  & (((\inst4|registers~899_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2168_combout  & (\inst4|registers~643_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~643_regout ),
	.datab(\inst4|registers~2168_combout ),
	.datac(\inst4|registers~899_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2169 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneii_lcell_comb \inst4|registers~2170 (
// Equation(s):
// \inst4|registers~2170_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~2167_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2169_combout )))))

	.dataa(\inst4|registers~2167_combout ),
	.datab(\inst4|registers~2169_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2170 .lut_mask = 16'hFA0C;
defparam \inst4|registers~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneii_lcell_comb \inst4|registers~2174 (
// Equation(s):
// \inst4|registers~2174_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~291_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~259_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~291_regout ),
	.datac(\inst4|registers~259_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2174_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2174 .lut_mask = 16'hEE50;
defparam \inst4|registers~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
cycloneii_lcell_comb \inst4|registers~2175 (
// Equation(s):
// \inst4|registers~2175_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2174_combout  & ((\inst4|registers~355_regout ))) # (!\inst4|registers~2174_combout  & (\inst4|registers~323_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2174_combout ))))

	.dataa(\inst4|registers~323_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~355_regout ),
	.datad(\inst4|registers~2174_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2175_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2175 .lut_mask = 16'hF388;
defparam \inst4|registers~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \inst4|registers~2176 (
// Equation(s):
// \inst4|registers~2176_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~195_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~131_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~195_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~131_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2176 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \inst4|registers~2177 (
// Equation(s):
// \inst4|registers~2177_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2176_combout  & ((\inst4|registers~227_regout ))) # (!\inst4|registers~2176_combout  & (\inst4|registers~163_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2176_combout ))))

	.dataa(\inst4|registers~163_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~227_regout ),
	.datad(\inst4|registers~2176_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2177 .lut_mask = 16'hF388;
defparam \inst4|registers~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneii_lcell_comb \inst4|registers~2178 (
// Equation(s):
// \inst4|registers~2178_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~35_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~3_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~35_regout ),
	.datac(\inst4|registers~3_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2178 .lut_mask = 16'hEE50;
defparam \inst4|registers~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
cycloneii_lcell_comb \inst4|registers~2179 (
// Equation(s):
// \inst4|registers~2179_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2178_combout  & (\inst4|registers~99_regout )) # (!\inst4|registers~2178_combout  & ((\inst4|registers~67_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~2178_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~2178_combout ),
	.datac(\inst4|registers~99_regout ),
	.datad(\inst4|registers~67_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2179 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneii_lcell_comb \inst4|registers~2180 (
// Equation(s):
// \inst4|registers~2180_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2177_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2179_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~2177_combout ),
	.datad(\inst4|registers~2179_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2180 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneii_lcell_comb \inst4|registers~2181 (
// Equation(s):
// \inst4|registers~2181_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~451_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~387_regout )))))

	.dataa(\inst4|registers~451_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~387_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2181_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2181 .lut_mask = 16'hEE30;
defparam \inst4|registers~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneii_lcell_comb \inst4|registers~2182 (
// Equation(s):
// \inst4|registers~2182_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2181_combout  & (\inst4|registers~483_regout )) # (!\inst4|registers~2181_combout  & ((\inst4|registers~419_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2181_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~483_regout ),
	.datac(\inst4|registers~419_regout ),
	.datad(\inst4|registers~2181_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2182 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneii_lcell_comb \inst4|registers~2183 (
// Equation(s):
// \inst4|registers~2183_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2180_combout  & (\inst4|registers~2182_combout )) # (!\inst4|registers~2180_combout  & ((\inst4|registers~2175_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2180_combout ))))

	.dataa(\inst4|registers~2182_combout ),
	.datab(\inst4|registers~2175_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~2180_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2183 .lut_mask = 16'hAFC0;
defparam \inst4|registers~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N11
cycloneii_lcell_ff \inst4|registers~674 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[2]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~674_regout ));

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \inst4|registers~2184 (
// Equation(s):
// \inst4|registers~2184_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~802_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~546_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~546_regout ),
	.datac(\inst4|registers~802_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2184_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2184 .lut_mask = 16'hFA44;
defparam \inst4|registers~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
cycloneii_lcell_comb \inst4|registers~2185 (
// Equation(s):
// \inst4|registers~2185_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2184_combout  & (\inst4|registers~930_regout )) # (!\inst4|registers~2184_combout  & ((\inst4|registers~674_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2184_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~2184_combout ),
	.datac(\inst4|registers~930_regout ),
	.datad(\inst4|registers~674_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2185_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2185 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N21
cycloneii_lcell_ff \inst4|registers~706 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~706_regout ));

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \inst4|registers~2186 (
// Equation(s):
// \inst4|registers~2186_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~706_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~578_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~578_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~706_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2186 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N31
cycloneii_lcell_ff \inst4|registers~770 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~770_regout ));

// Location: LCFF_X42_Y27_N13
cycloneii_lcell_ff \inst4|registers~642 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~642_regout ));

// Location: LCFF_X42_Y27_N7
cycloneii_lcell_ff \inst4|registers~514 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~514_regout ));

// Location: LCCOMB_X42_Y27_N12
cycloneii_lcell_comb \inst4|registers~2188 (
// Equation(s):
// \inst4|registers~2188_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~642_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~514_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~642_regout ),
	.datad(\inst4|registers~514_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2188_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2188 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N17
cycloneii_lcell_ff \inst4|registers~898 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~898_regout ));

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \inst4|registers~2189 (
// Equation(s):
// \inst4|registers~2189_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2188_combout  & (\inst4|registers~898_regout )) # (!\inst4|registers~2188_combout  & ((\inst4|registers~770_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~2188_combout ))))

	.dataa(\inst4|registers~898_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~770_regout ),
	.datad(\inst4|registers~2188_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2189 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N21
cycloneii_lcell_ff \inst4|registers~866 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~866_regout ));

// Location: LCFF_X44_Y25_N23
cycloneii_lcell_ff \inst4|registers~610 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~610_regout ));

// Location: LCCOMB_X44_Y25_N20
cycloneii_lcell_comb \inst4|registers~2191 (
// Equation(s):
// \inst4|registers~2191_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~866_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~610_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~866_regout ),
	.datad(\inst4|registers~610_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2191 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N17
cycloneii_lcell_ff \inst4|registers~354 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~354_regout ));

// Location: LCFF_X51_Y28_N11
cycloneii_lcell_ff \inst4|registers~98 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~98_regout ));

// Location: LCCOMB_X42_Y27_N6
cycloneii_lcell_comb \inst4|registers~2208 (
// Equation(s):
// \inst4|registers~2208_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~642_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~514_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~514_regout ),
	.datad(\inst4|registers~642_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2208_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2208 .lut_mask = 16'hDC98;
defparam \inst4|registers~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \inst4|registers~2209 (
// Equation(s):
// \inst4|registers~2209_combout  = (\inst4|registers~2208_combout  & (((\inst4|registers~898_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~2208_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~770_regout ))))

	.dataa(\inst4|registers~2208_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~898_regout ),
	.datad(\inst4|registers~770_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2209_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2209 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneii_lcell_comb \inst4|registers~2211 (
// Equation(s):
// \inst4|registers~2211_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~866_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~610_regout )))))

	.dataa(\inst4|registers~866_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~610_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2211_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2211 .lut_mask = 16'hEE30;
defparam \inst4|registers~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneii_lcell_comb \inst4|registers~2212 (
// Equation(s):
// \inst4|registers~2212_combout  = (\inst4|registers~2211_combout  & (((\inst4|registers~994_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2211_combout  & (\inst4|registers~738_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~2211_combout ),
	.datab(\inst4|registers~738_regout ),
	.datac(\inst4|registers~994_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2212_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2212 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \inst4|registers~2216 (
// Equation(s):
// \inst4|registers~2216_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~322_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~258_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~322_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~258_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2216_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2216 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneii_lcell_comb \inst4|registers~2217 (
// Equation(s):
// \inst4|registers~2217_combout  = (\inst4|registers~2216_combout  & (((\inst4|registers~354_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~2216_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~290_regout ))))

	.dataa(\inst4|registers~2216_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~354_regout ),
	.datad(\inst4|registers~290_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2217_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2217 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneii_lcell_comb \inst4|registers~2218 (
// Equation(s):
// \inst4|registers~2218_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~66_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~2_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~2_regout ),
	.datad(\inst4|registers~66_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2218_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2218 .lut_mask = 16'hBA98;
defparam \inst4|registers~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \inst4|registers~2219 (
// Equation(s):
// \inst4|registers~2219_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2218_combout  & ((\inst4|registers~98_regout ))) # (!\inst4|registers~2218_combout  & (\inst4|registers~34_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2218_combout ))))

	.dataa(\inst4|registers~34_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~98_regout ),
	.datad(\inst4|registers~2218_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2219_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2219 .lut_mask = 16'hF388;
defparam \inst4|registers~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneii_lcell_comb \inst4|registers~2220 (
// Equation(s):
// \inst4|registers~2220_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2217_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~2219_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~2219_combout ),
	.datab(\inst4|registers~2217_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2220_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2220 .lut_mask = 16'hF0CA;
defparam \inst4|registers~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N25
cycloneii_lcell_ff \inst4|registers~961 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~961_regout ));

// Location: LCFF_X53_Y31_N21
cycloneii_lcell_ff \inst4|registers~289 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~289_regout ));

// Location: LCFF_X53_Y31_N7
cycloneii_lcell_ff \inst4|registers~257 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~257_regout ));

// Location: LCCOMB_X53_Y31_N20
cycloneii_lcell_comb \inst4|registers~2234 (
// Equation(s):
// \inst4|registers~2234_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~289_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~257_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~289_regout ),
	.datad(\inst4|registers~257_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2234_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2234 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N13
cycloneii_lcell_ff \inst4|registers~161 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~161_regout ));

// Location: LCFF_X49_Y31_N3
cycloneii_lcell_ff \inst4|registers~193 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~193_regout ));

// Location: LCFF_X49_Y31_N21
cycloneii_lcell_ff \inst4|registers~129 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~129_regout ));

// Location: LCCOMB_X49_Y31_N2
cycloneii_lcell_comb \inst4|registers~2236 (
// Equation(s):
// \inst4|registers~2236_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~193_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~129_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~129_regout ),
	.datac(\inst4|registers~193_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2236_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2236 .lut_mask = 16'hFA44;
defparam \inst4|registers~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N15
cycloneii_lcell_ff \inst4|registers~225 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~225_regout ));

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \inst4|registers~2237 (
// Equation(s):
// \inst4|registers~2237_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2236_combout  & (\inst4|registers~225_regout )) # (!\inst4|registers~2236_combout  & ((\inst4|registers~161_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2236_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~225_regout ),
	.datac(\inst4|registers~161_regout ),
	.datad(\inst4|registers~2236_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2237_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2237 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N13
cycloneii_lcell_ff \inst4|registers~65 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~65_regout ));

// Location: LCFF_X52_Y29_N21
cycloneii_lcell_ff \inst4|registers~33 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~33_regout ));

// Location: LCFF_X52_Y29_N15
cycloneii_lcell_ff \inst4|registers~1 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1_regout ));

// Location: LCCOMB_X52_Y29_N20
cycloneii_lcell_comb \inst4|registers~2238 (
// Equation(s):
// \inst4|registers~2238_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~33_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1_regout ),
	.datac(\inst4|registers~33_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2238_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2238 .lut_mask = 16'hFA44;
defparam \inst4|registers~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N23
cycloneii_lcell_ff \inst4|registers~97 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~97_regout ));

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \inst4|registers~2239 (
// Equation(s):
// \inst4|registers~2239_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2238_combout  & (\inst4|registers~97_regout )) # (!\inst4|registers~2238_combout  & ((\inst4|registers~65_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2238_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~97_regout ),
	.datac(\inst4|registers~65_regout ),
	.datad(\inst4|registers~2238_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2239_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2239 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \inst4|registers~2240 (
// Equation(s):
// \inst4|registers~2240_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2237_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2239_combout )))))

	.dataa(\inst4|registers~2237_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~2239_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2240_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2240 .lut_mask = 16'hE3E0;
defparam \inst4|registers~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y33_N21
cycloneii_lcell_ff \inst4|registers~449 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~449_regout ));

// Location: LCFF_X50_Y33_N7
cycloneii_lcell_ff \inst4|registers~385 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~385_regout ));

// Location: LCCOMB_X50_Y33_N20
cycloneii_lcell_comb \inst4|registers~2241 (
// Equation(s):
// \inst4|registers~2241_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~449_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~385_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~385_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~449_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2241_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2241 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneii_lcell_comb \inst4|registers~2244 (
// Equation(s):
// \inst4|registers~2244_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~833_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~577_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~577_regout ),
	.datad(\inst4|registers~833_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2244_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2244 .lut_mask = 16'hBA98;
defparam \inst4|registers~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneii_lcell_comb \inst4|registers~2245 (
// Equation(s):
// \inst4|registers~2245_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2244_combout  & (\inst4|registers~961_regout )) # (!\inst4|registers~2244_combout  & ((\inst4|registers~705_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2244_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~2244_combout ),
	.datac(\inst4|registers~961_regout ),
	.datad(\inst4|registers~705_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2245_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2245 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneii_lcell_comb \inst4|registers~2248 (
// Equation(s):
// \inst4|registers~2248_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~769_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~513_regout )))))

	.dataa(\inst4|registers~769_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~513_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2248_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2248 .lut_mask = 16'hEE30;
defparam \inst4|registers~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneii_lcell_comb \inst4|registers~2249 (
// Equation(s):
// \inst4|registers~2249_combout  = (\inst4|registers~2248_combout  & (((\inst4|registers~897_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2248_combout  & (\inst4|registers~641_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~641_regout ),
	.datab(\inst4|registers~2248_combout ),
	.datac(\inst4|registers~897_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2249_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2249 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneii_lcell_comb \inst4|registers~2251 (
// Equation(s):
// \inst4|registers~2251_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~737_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~609_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~737_regout ),
	.datac(\inst4|registers~609_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2251_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2251 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneii_lcell_comb \inst4|registers~2254 (
// Equation(s):
// \inst4|registers~2254_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~289_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~257_regout )))))

	.dataa(\inst4|registers~289_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~257_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2254_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2254 .lut_mask = 16'hEE30;
defparam \inst4|registers~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneii_lcell_comb \inst4|registers~2255 (
// Equation(s):
// \inst4|registers~2255_combout  = (\inst4|registers~2254_combout  & (((\inst4|registers~353_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~2254_combout  & (\inst4|registers~321_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~2254_combout ),
	.datab(\inst4|registers~321_regout ),
	.datac(\inst4|registers~353_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2255_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2255 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneii_lcell_comb \inst4|registers~2256 (
// Equation(s):
// \inst4|registers~2256_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~193_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~129_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~193_regout ),
	.datac(\inst4|registers~129_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2256_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2256 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneii_lcell_comb \inst4|registers~2257 (
// Equation(s):
// \inst4|registers~2257_combout  = (\inst4|registers~2256_combout  & (((\inst4|registers~225_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2256_combout  & (\inst4|registers~161_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~161_regout ),
	.datab(\inst4|registers~2256_combout ),
	.datac(\inst4|registers~225_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2257_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2257 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneii_lcell_comb \inst4|registers~2258 (
// Equation(s):
// \inst4|registers~2258_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~33_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~33_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~1_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2258_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2258 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \inst4|registers~2259 (
// Equation(s):
// \inst4|registers~2259_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2258_combout  & ((\inst4|registers~97_regout ))) # (!\inst4|registers~2258_combout  & (\inst4|registers~65_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2258_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~65_regout ),
	.datac(\inst4|registers~97_regout ),
	.datad(\inst4|registers~2258_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2259_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2259 .lut_mask = 16'hF588;
defparam \inst4|registers~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneii_lcell_comb \inst4|registers~2260 (
// Equation(s):
// \inst4|registers~2260_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2257_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~2259_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~2257_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~2259_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2260_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2260 .lut_mask = 16'hADA8;
defparam \inst4|registers~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneii_lcell_comb \inst4|registers~2261 (
// Equation(s):
// \inst4|registers~2261_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~449_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~385_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~449_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~385_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2261_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2261 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneii_lcell_comb \inst4|registers~2262 (
// Equation(s):
// \inst4|registers~2262_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2261_combout  & ((\inst4|registers~481_regout ))) # (!\inst4|registers~2261_combout  & (\inst4|registers~417_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~2261_combout ))))

	.dataa(\inst4|registers~417_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~2261_combout ),
	.datad(\inst4|registers~481_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2262_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2262 .lut_mask = 16'hF838;
defparam \inst4|registers~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneii_lcell_comb \inst4|registers~2263 (
// Equation(s):
// \inst4|registers~2263_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2260_combout  & (\inst4|registers~2262_combout )) # (!\inst4|registers~2260_combout  & ((\inst4|registers~2255_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2260_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~2262_combout ),
	.datac(\inst4|registers~2260_combout ),
	.datad(\inst4|registers~2255_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2263_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2263 .lut_mask = 16'hDAD0;
defparam \inst4|registers~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N27
cycloneii_lcell_ff \inst4|registers~672 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~672_regout ));

// Location: LCCOMB_X44_Y31_N18
cycloneii_lcell_comb \inst4|registers~2264 (
// Equation(s):
// \inst4|registers~2264_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~800_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~544_regout ))))

	.dataa(\inst4|registers~544_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~800_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2264_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2264 .lut_mask = 16'hFC22;
defparam \inst4|registers~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneii_lcell_comb \inst4|registers~2265 (
// Equation(s):
// \inst4|registers~2265_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2264_combout  & (\inst4|registers~928_regout )) # (!\inst4|registers~2264_combout  & ((\inst4|registers~672_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2264_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~928_regout ),
	.datac(\inst4|registers~672_regout ),
	.datad(\inst4|registers~2264_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2265_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2265 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N9
cycloneii_lcell_ff \inst4|registers~832 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~832_regout ));

// Location: LCFF_X49_Y30_N29
cycloneii_lcell_ff \inst4|registers~704 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~704_regout ));

// Location: LCFF_X49_Y30_N31
cycloneii_lcell_ff \inst4|registers~576 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~576_regout ));

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \inst4|registers~2266 (
// Equation(s):
// \inst4|registers~2266_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~704_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~576_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~576_regout ),
	.datac(\inst4|registers~704_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2266_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2266 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N27
cycloneii_lcell_ff \inst4|registers~960 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~960_regout ));

// Location: LCCOMB_X50_Y30_N8
cycloneii_lcell_comb \inst4|registers~2267 (
// Equation(s):
// \inst4|registers~2267_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2266_combout  & ((\inst4|registers~960_regout ))) # (!\inst4|registers~2266_combout  & (\inst4|registers~832_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2266_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2266_combout ),
	.datac(\inst4|registers~832_regout ),
	.datad(\inst4|registers~960_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2267_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2267 .lut_mask = 16'hEC64;
defparam \inst4|registers~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \inst4|registers~768 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~768_regout ));

// Location: LCFF_X43_Y26_N3
cycloneii_lcell_ff \inst4|registers~640 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~640_regout ));

// Location: LCFF_X43_Y26_N13
cycloneii_lcell_ff \inst4|registers~512 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~512_regout ));

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \inst4|registers~2268 (
// Equation(s):
// \inst4|registers~2268_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~640_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~512_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~640_regout ),
	.datad(\inst4|registers~512_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2268_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2268 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \inst4|registers~896 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~896_regout ));

// Location: LCCOMB_X47_Y26_N20
cycloneii_lcell_comb \inst4|registers~2269 (
// Equation(s):
// \inst4|registers~2269_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2268_combout  & ((\inst4|registers~896_regout ))) # (!\inst4|registers~2268_combout  & (\inst4|registers~768_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2268_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2268_combout ),
	.datac(\inst4|registers~768_regout ),
	.datad(\inst4|registers~896_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2269_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2269 .lut_mask = 16'hEC64;
defparam \inst4|registers~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \inst4|registers~2270 (
// Equation(s):
// \inst4|registers~2270_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2267_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2269_combout )))))

	.dataa(\inst4|registers~2267_combout ),
	.datab(\inst4|registers~2269_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2270_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2270 .lut_mask = 16'hFA0C;
defparam \inst4|registers~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N23
cycloneii_lcell_ff \inst4|registers~864 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~864_regout ));

// Location: LCFF_X43_Y32_N9
cycloneii_lcell_ff \inst4|registers~608 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~608_regout ));

// Location: LCCOMB_X43_Y32_N22
cycloneii_lcell_comb \inst4|registers~2271 (
// Equation(s):
// \inst4|registers~2271_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~864_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~608_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~608_regout ),
	.datac(\inst4|registers~864_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2271_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2271 .lut_mask = 16'hFA44;
defparam \inst4|registers~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneii_lcell_comb \inst4|registers~2272 (
// Equation(s):
// \inst4|registers~2272_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2271_combout  & (\inst4|registers~992_regout )) # (!\inst4|registers~2271_combout  & ((\inst4|registers~736_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2271_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~992_regout ),
	.datac(\inst4|registers~736_regout ),
	.datad(\inst4|registers~2271_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2272_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2272 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \inst4|registers~2273 (
// Equation(s):
// \inst4|registers~2273_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2270_combout  & ((\inst4|registers~2272_combout ))) # (!\inst4|registers~2270_combout  & (\inst4|registers~2265_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2270_combout ))))

	.dataa(\inst4|registers~2265_combout ),
	.datab(\inst4|registers~2272_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~2270_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2273_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2273 .lut_mask = 16'hCFA0;
defparam \inst4|registers~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N29
cycloneii_lcell_ff \inst4|registers~192 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~192_regout ));

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \inst4|registers~2274 (
// Equation(s):
// \inst4|registers~2274_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~160_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~128_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~160_regout ),
	.datad(\inst4|registers~128_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2274_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2274 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \inst4|registers~2275 (
// Equation(s):
// \inst4|registers~2275_combout  = (\inst4|registers~2274_combout  & (((\inst4|registers~224_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~2274_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~192_regout )))

	.dataa(\inst4|registers~2274_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~192_regout ),
	.datad(\inst4|registers~224_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2275_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2275 .lut_mask = 16'hEA62;
defparam \inst4|registers~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N29
cycloneii_lcell_ff \inst4|registers~288 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~288_regout ));

// Location: LCFF_X54_Y29_N27
cycloneii_lcell_ff \inst4|registers~320 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~320_regout ));

// Location: LCFF_X54_Y29_N21
cycloneii_lcell_ff \inst4|registers~256 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~256_regout ));

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \inst4|registers~2276 (
// Equation(s):
// \inst4|registers~2276_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~320_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~256_regout ))))

	.dataa(\inst4|registers~256_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~320_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2276_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2276 .lut_mask = 16'hFC22;
defparam \inst4|registers~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N7
cycloneii_lcell_ff \inst4|registers~352 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~352_regout ));

// Location: LCCOMB_X49_Y26_N28
cycloneii_lcell_comb \inst4|registers~2277 (
// Equation(s):
// \inst4|registers~2277_combout  = (\inst4|registers~2276_combout  & ((\inst4|registers~352_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~2276_combout  & (((\inst4|registers~288_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~352_regout ),
	.datab(\inst4|registers~2276_combout ),
	.datac(\inst4|registers~288_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2277_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2277 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N29
cycloneii_lcell_ff \inst4|registers~64 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~64_regout ));

// Location: LCFF_X54_Y28_N15
cycloneii_lcell_ff \inst4|registers~0 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~0_regout ));

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \inst4|registers~2278 (
// Equation(s):
// \inst4|registers~2278_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~64_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~0_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~0_regout ),
	.datac(\inst4|registers~64_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2278_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2278 .lut_mask = 16'hFA44;
defparam \inst4|registers~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \inst4|registers~2286 (
// Equation(s):
// \inst4|registers~2286_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~704_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~576_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~576_regout ),
	.datad(\inst4|registers~704_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2286_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2286 .lut_mask = 16'hBA98;
defparam \inst4|registers~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneii_lcell_comb \inst4|registers~2287 (
// Equation(s):
// \inst4|registers~2287_combout  = (\inst4|registers~2286_combout  & (((\inst4|registers~960_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~2286_combout  & (\inst4|registers~832_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~2286_combout ),
	.datab(\inst4|registers~832_regout ),
	.datac(\inst4|registers~960_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2287_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2287 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \inst4|registers~2288 (
// Equation(s):
// \inst4|registers~2288_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~640_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~512_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~512_regout ),
	.datad(\inst4|registers~640_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2288_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2288 .lut_mask = 16'hDC98;
defparam \inst4|registers~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneii_lcell_comb \inst4|registers~2289 (
// Equation(s):
// \inst4|registers~2289_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2288_combout  & ((\inst4|registers~896_regout ))) # (!\inst4|registers~2288_combout  & (\inst4|registers~768_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2288_combout ))))

	.dataa(\inst4|registers~768_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~896_regout ),
	.datad(\inst4|registers~2288_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2289_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2289 .lut_mask = 16'hF388;
defparam \inst4|registers~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneii_lcell_comb \inst4|registers~2290 (
// Equation(s):
// \inst4|registers~2290_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2287_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2289_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2287_combout ),
	.datab(\inst4|registers~2289_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2290_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2290 .lut_mask = 16'hF0AC;
defparam \inst4|registers~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneii_lcell_comb \inst4|registers~2291 (
// Equation(s):
// \inst4|registers~2291_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~864_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~608_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~608_regout ),
	.datad(\inst4|registers~864_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2291_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2291 .lut_mask = 16'hDC98;
defparam \inst4|registers~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneii_lcell_comb \inst4|registers~2296 (
// Equation(s):
// \inst4|registers~2296_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~320_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~256_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~320_regout ),
	.datac(\inst4|registers~256_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2296_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2296 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneii_lcell_comb \inst4|registers~2297 (
// Equation(s):
// \inst4|registers~2297_combout  = (\inst4|registers~2296_combout  & (((\inst4|registers~352_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2296_combout  & (\inst4|registers~288_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2296_combout ),
	.datab(\inst4|registers~288_regout ),
	.datac(\inst4|registers~352_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2297_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2297 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneii_lcell_comb \inst4|registers~2298 (
// Equation(s):
// \inst4|registers~2298_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~64_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~0_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~64_regout ),
	.datac(\inst4|registers~0_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2298_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2298 .lut_mask = 16'hEE50;
defparam \inst4|registers~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 .lut_mask = 16'hEE30;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneii_lcell_comb \inst6|Mux3~2 (
// Equation(s):
// \inst6|Mux3~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~56_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux3~4_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux3~4_combout ),
	.datab(\inst6|Mux30~3_combout ),
	.datac(\inst6|Add1~56_combout ),
	.datad(\inst6|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~2 .lut_mask = 16'hC0BB;
defparam \inst6|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 .lut_mask = 16'hFC0A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneii_lcell_comb \inst6|Mux5~2 (
// Equation(s):
// \inst6|Mux5~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~52_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux5~4_combout ))))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Add1~52_combout ),
	.datab(\inst6|Mux5~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~2 .lut_mask = 16'hA0CF;
defparam \inst6|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneii_lcell_comb \inst6|Mux8~2 (
// Equation(s):
// \inst6|Mux8~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~46_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux8~4_combout ))))) # (!\inst6|Mux30~3_combout  & (!\inst6|Mux30~4_combout ))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~46_combout ),
	.datad(\inst6|Mux8~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~2 .lut_mask = 16'hB391;
defparam \inst6|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout  & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~18_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 .lut_mask = 16'hE6A2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 .lut_mask = 16'hAEA4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneii_lcell_comb \inst6|Mux10~2 (
// Equation(s):
// \inst6|Mux10~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~42_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux10~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux10~4_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~42_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~2 .lut_mask = 16'hE233;
defparam \inst6|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneii_lcell_comb \inst6|Mux14~2 (
// Equation(s):
// \inst6|Mux14~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Mux30~3_combout  & \inst6|Add1~34_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux14~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux14~4_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Add1~34_combout ),
	.cin(gnd),
	.combout(\inst6|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~2 .lut_mask = 16'hE323;
defparam \inst6|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \inst6|Mux18~2 (
// Equation(s):
// \inst6|Mux18~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~26_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux18~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~4_combout ),
	.datab(\inst6|Mux18~4_combout ),
	.datac(\inst6|Add1~26_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~2 .lut_mask = 16'hE455;
defparam \inst6|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneii_lcell_comb \inst6|Mux22~2 (
// Equation(s):
// \inst6|Mux22~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~18_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux22~4_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux22~4_combout ),
	.datac(\inst6|Add1~18_combout ),
	.datad(\inst6|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~2 .lut_mask = 16'hA0DD;
defparam \inst6|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout  & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~48_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 .lut_mask = 16'hBC8C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 .lut_mask = 16'hDC98;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \inst6|Mux25~2 (
// Equation(s):
// \inst6|Mux25~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~12_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux25~4_combout ))))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Add1~12_combout ),
	.datac(\inst6|Mux30~4_combout ),
	.datad(\inst6|Mux25~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~2 .lut_mask = 16'h8F85;
defparam \inst6|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 .lut_mask = 16'hFA44;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~54_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 .lut_mask = 16'hDAD0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneii_lcell_comb \inst6|Mux27~2 (
// Equation(s):
// \inst6|Mux27~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~8_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux27~4_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux27~4_combout ),
	.datac(\inst6|Mux30~4_combout ),
	.datad(\inst6|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst6|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~2 .lut_mask = 16'hAD0D;
defparam \inst6|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout ) # 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 .lut_mask = 16'hCCE2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \inst6|Mux29~2 (
// Equation(s):
// \inst6|Mux29~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~4_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux29~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~4_combout ),
	.datab(\inst6|Mux29~4_combout ),
	.datac(\inst6|Add1~4_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~2 .lut_mask = 16'hE455;
defparam \inst6|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~60_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 .lut_mask = 16'hDAD0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N9
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X38_Y23_N3
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X38_Y23_N13
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X39_Y22_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE04;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \inst36|WideOr6~0 (
// Equation(s):
// \inst36|WideOr6~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [26] & \50|altsyncram_component|auto_generated|altsyncram1|q_a [27])) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]) # 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr6~0 .lut_mask = 16'hF774;
defparam \inst36|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneii_lcell_comb \inst36|WideOr0~0 (
// Equation(s):
// \inst36|WideOr0~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [28])) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [29] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr0~0 .lut_mask = 16'hF670;
defparam \inst36|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2] = (\inst6|Mux17~3_combout  & (\inst36|EscreveMem~combout  & !\inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] .lut_mask = 16'h0088;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode834w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2] = (!\inst6|Mux17~3_combout  & (\inst36|EscreveMem~combout  & \inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] .lut_mask = 16'h4400;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode842w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2] = (!\inst6|Mux17~3_combout  & (\inst36|EscreveMem~combout  & !\inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] .lut_mask = 16'h0044;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode821w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2] = (\inst6|Mux17~3_combout  & (\inst36|EscreveMem~combout  & \inst6|Mux16~3_combout ))

	.dataa(\inst6|Mux17~3_combout ),
	.datab(\inst36|EscreveMem~combout ),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] .lut_mask = 16'h8800;
defparam \inst2|altsyncram_component|auto_generated|decode3|w_anode850w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneii_lcell_comb \inst36|WideOr11~0 (
// Equation(s):
// \inst36|WideOr11~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # (\inst36|WideOr6~0_combout ))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(\inst36|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr11~0 .lut_mask = 16'hFFFC;
defparam \inst36|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \inst36|WideOr2~0 (
// Equation(s):
// \inst36|WideOr2~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [27])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.cin(gnd),
	.combout(\inst36|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr2~0 .lut_mask = 16'hFEFA;
defparam \inst36|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneii_lcell_comb \inst36|WideOr2~1 (
// Equation(s):
// \inst36|WideOr2~1_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # (\inst36|WideOr2~0_combout ))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(\inst36|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr2~1 .lut_mask = 16'hFFFC;
defparam \inst36|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneii_lcell_comb \inst36|Decoder0~2 (
// Equation(s):
// \inst36|Decoder0~2_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [29] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [30] & 
// !\50|altsyncram_component|auto_generated|altsyncram1|q_a [31])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.cin(gnd),
	.combout(\inst36|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~2 .lut_mask = 16'h0001;
defparam \inst36|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \inst36|Decoder0~3 (
// Equation(s):
// \inst36|Decoder0~3_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & \inst36|Decoder0~2_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst36|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst36|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~3 .lut_mask = 16'h5000;
defparam \inst36|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \inst36|Decoder0~4 (
// Equation(s):
// \inst36|Decoder0~4_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [29] & (\inst36|Decoder0~0_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(\inst36|Decoder0~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst36|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~4 .lut_mask = 16'h0404;
defparam \inst36|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneii_lcell_comb \inst8~0 (
// Equation(s):
// \inst8~0_combout  = ((\inst6|Add1~60_combout ) # ((\inst6|Add1~62_combout ) # (\inst6|Add1~58_combout ))) # (!\inst36|OpULA [0])

	.dataa(\inst36|OpULA [0]),
	.datab(\inst6|Add1~60_combout ),
	.datac(\inst6|Add1~62_combout ),
	.datad(\inst6|Add1~58_combout ),
	.cin(gnd),
	.combout(\inst8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~0 .lut_mask = 16'hFFFD;
defparam \inst8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \inst8~3 (
// Equation(s):
// \inst8~3_combout  = (\inst6|Add1~38_combout ) # ((\inst6|Add1~36_combout ) # ((\inst6|Add1~40_combout ) # (\inst6|Add1~34_combout )))

	.dataa(\inst6|Add1~38_combout ),
	.datab(\inst6|Add1~36_combout ),
	.datac(\inst6|Add1~40_combout ),
	.datad(\inst6|Add1~34_combout ),
	.cin(gnd),
	.combout(\inst8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~3 .lut_mask = 16'hFFFE;
defparam \inst8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h2C08;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0800;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \inst36|WideOr7~0 (
// Equation(s):
// \inst36|WideOr7~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]) # ((!\inst36|Decoder0~1_combout  & ((\inst36|WideOr0~0_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]))))

	.dataa(\inst36|WideOr0~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(\inst36|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr7~0 .lut_mask = 16'hF0FE;
defparam \inst36|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \inst36|Decoder0~5 (
// Equation(s):
// \inst36|Decoder0~5_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & \inst36|Decoder0~2_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst36|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst36|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~5 .lut_mask = 16'h0500;
defparam \inst36|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneii_lcell_comb \inst36|Decoder0~6 (
// Equation(s):
// \inst36|Decoder0~6_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & \inst36|Decoder0~2_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\inst36|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst36|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~6 .lut_mask = 16'h0A00;
defparam \inst36|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'h00D8;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneii_lcell_comb \inst6|Mux3~4 (
// Equation(s):
// \inst6|Mux3~4_combout  = (\inst6|Add0~56_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst6|Add0~56_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~4 .lut_mask = 16'h0C4C;
defparam \inst6|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneii_lcell_comb \inst6|Mux4~4 (
// Equation(s):
// \inst6|Mux4~4_combout  = (\inst6|Add0~54_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst6|Add0~54_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~4 .lut_mask = 16'h0C4C;
defparam \inst6|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneii_lcell_comb \inst6|Mux5~4 (
// Equation(s):
// \inst6|Mux5~4_combout  = (\inst6|Add0~52_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst6|Add0~52_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~4 .lut_mask = 16'h3070;
defparam \inst6|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneii_lcell_comb \inst6|Mux8~4 (
// Equation(s):
// \inst6|Mux8~4_combout  = (\inst6|Add0~46_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~46_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~4 .lut_mask = 16'h444C;
defparam \inst6|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneii_lcell_comb \inst6|Mux9~4 (
// Equation(s):
// \inst6|Mux9~4_combout  = (\inst6|Add0~44_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~44_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~4 .lut_mask = 16'h444C;
defparam \inst6|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneii_lcell_comb \inst6|Mux10~4 (
// Equation(s):
// \inst6|Mux10~4_combout  = (\inst6|Add0~42_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~42_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~4 .lut_mask = 16'h444C;
defparam \inst6|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneii_lcell_comb \inst6|Mux14~4 (
// Equation(s):
// \inst6|Mux14~4_combout  = (\inst6|Add0~34_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~34_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~4 .lut_mask = 16'h444C;
defparam \inst6|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneii_lcell_comb \inst6|Mux18~4 (
// Equation(s):
// \inst6|Mux18~4_combout  = (\inst6|Add0~26_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~26_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~4 .lut_mask = 16'h444C;
defparam \inst6|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneii_lcell_comb \inst6|Mux21~4 (
// Equation(s):
// \inst6|Mux21~4_combout  = (\inst6|Add0~20_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~20_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~4 .lut_mask = 16'h444C;
defparam \inst6|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneii_lcell_comb \inst6|Mux22~4 (
// Equation(s):
// \inst6|Mux22~4_combout  = (\inst6|Add0~18_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~18_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~4 .lut_mask = 16'h444C;
defparam \inst6|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \inst6|Mux25~4 (
// Equation(s):
// \inst6|Mux25~4_combout  = (\inst6|Add0~12_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~12_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneii_lcell_comb \inst6|Mux27~4 (
// Equation(s):
// \inst6|Mux27~4_combout  = (\inst6|Add0~8_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~8_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneii_lcell_comb \inst6|Mux29~4 (
// Equation(s):
// \inst6|Mux29~4_combout  = (\inst6|Add0~4_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst6|Add0~4_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst36|OpULA [1]),
	.cin(gnd),
	.combout(\inst6|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~4 .lut_mask = 16'h04CC;
defparam \inst6|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \inst36|OpULA[0] (
// Equation(s):
// \inst36|OpULA [0] = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~3_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OpULA [0])))

	.dataa(vcc),
	.datab(\inst36|Decoder0~3_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OpULA [0]),
	.cin(gnd),
	.combout(\inst36|OpULA [0]),
	.cout());
// synopsys translate_off
defparam \inst36|OpULA[0] .lut_mask = 16'hCFC0;
defparam \inst36|OpULA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \inst36|EscreveMem (
// Equation(s):
// \inst36|EscreveMem~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr7~0_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|EscreveMem~combout )))

	.dataa(vcc),
	.datab(\inst36|WideOr7~0_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|EscreveMem~combout ),
	.cin(gnd),
	.combout(\inst36|EscreveMem~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|EscreveMem .lut_mask = 16'hCFC0;
defparam \inst36|EscreveMem .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCFF_X36_Y23_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCFF_X38_Y20_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X36_Y23_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y23_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCFF_X36_Y23_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h12DE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF4FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hE2AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hCCE0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCF03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 .lut_mask = 16'hDE18;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h88B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hCCCD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hDC10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0032;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'h0F08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h5F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .lut_mask = 16'h5F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .lut_mask = 16'h55AA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~32 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .lut_mask = 16'hC30C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~34 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .lut_mask = 16'h5A5A;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X39_Y22_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G0
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X34_Y23_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X34_Y23_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X34_Y23_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X39_Y22_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h00D8;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'h00D8;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'h00D8;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .lut_mask = 16'h00D8;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hC000;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h3210;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h0800;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 .lut_mask = 16'hFFEE;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~35_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]));

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]));

// Location: LCFF_X41_Y22_N25
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X41_Y22_N19
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X41_Y22_N15
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout ),
	.sdata(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N15
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X39_Y23_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hE040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCFF_X39_Y22_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X39_Y22_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X39_Y23_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X39_Y23_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X39_Y23_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X39_Y23_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X39_Y23_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X39_Y23_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G2
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X38_Y22_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.sdata(\~QIC_CREATED_GND~I_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h50C2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h020A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X38_Y22_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .lut_mask = 16'hD2F0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'hFFBF;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .lut_mask = 16'hF111;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h2A00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .lut_mask = 16'h1EF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0005;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h4100;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h5540;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h9900;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h5540;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hCE02;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3F00;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X39_Y22_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hCACA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hF222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h8081;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h00A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFA0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h0D04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'hF0F4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h7D44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'h05F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hC0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h267C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'hE444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h7467;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h5D20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hEE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X35_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1353;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCFF_X39_Y22_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneii_lcell_comb \inst11|inst2|Add0~0 (
// Equation(s):
// \inst11|inst2|Add0~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\inst24|PC [2] $ (VCC))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [0] & (\inst24|PC [2] & VCC))
// \inst11|inst2|Add0~1  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [0] & \inst24|PC [2]))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst24|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|inst2|Add0~0_combout ),
	.cout(\inst11|inst2|Add0~1 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~0 .lut_mask = 16'h6688;
defparam \inst11|inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneii_lcell_comb \inst11|inst2|Add0~2 (
// Equation(s):
// \inst11|inst2|Add0~2_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((\inst24|PC [3] & (\inst11|inst2|Add0~1  & VCC)) # (!\inst24|PC [3] & (!\inst11|inst2|Add0~1 )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [1] & ((\inst24|PC [3] & (!\inst11|inst2|Add0~1 )) # (!\inst24|PC [3] & ((\inst11|inst2|Add0~1 ) # (GND)))))
// \inst11|inst2|Add0~3  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [1] & (!\inst24|PC [3] & !\inst11|inst2|Add0~1 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [1] & ((!\inst11|inst2|Add0~1 ) # (!\inst24|PC [3]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.datab(\inst24|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~1 ),
	.combout(\inst11|inst2|Add0~2_combout ),
	.cout(\inst11|inst2|Add0~3 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~2 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneii_lcell_comb \inst9|out[3]~30 (
// Equation(s):
// \inst9|out[3]~30_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~2_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~2_combout )))

	.dataa(\inst12|inst|Add0~2_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst9|out[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[3]~30 .lut_mask = 16'hBB88;
defparam \inst9|out[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneii_lcell_comb \inst11|inst2|Add0~4 (
// Equation(s):
// \inst11|inst2|Add0~4_combout  = ((\inst24|PC [4] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [2] $ (!\inst11|inst2|Add0~3 )))) # (GND)
// \inst11|inst2|Add0~5  = CARRY((\inst24|PC [4] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]) # (!\inst11|inst2|Add0~3 ))) # (!\inst24|PC [4] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [2] & !\inst11|inst2|Add0~3 )))

	.dataa(\inst24|PC [4]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~3 ),
	.combout(\inst11|inst2|Add0~4_combout ),
	.cout(\inst11|inst2|Add0~5 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~4 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneii_lcell_comb \inst11|inst2|Add0~6 (
// Equation(s):
// \inst11|inst2|Add0~6_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((\inst24|PC [5] & (\inst11|inst2|Add0~5  & VCC)) # (!\inst24|PC [5] & (!\inst11|inst2|Add0~5 )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [3] & ((\inst24|PC [5] & (!\inst11|inst2|Add0~5 )) # (!\inst24|PC [5] & ((\inst11|inst2|Add0~5 ) # (GND)))))
// \inst11|inst2|Add0~7  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & (!\inst24|PC [5] & !\inst11|inst2|Add0~5 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & ((!\inst11|inst2|Add0~5 ) # (!\inst24|PC [5]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst24|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~5 ),
	.combout(\inst11|inst2|Add0~6_combout ),
	.cout(\inst11|inst2|Add0~7 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~6 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneii_lcell_comb \inst9|out[5]~28 (
// Equation(s):
// \inst9|out[5]~28_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~6_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~6_combout )))

	.dataa(\inst12|inst|Add0~6_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst9|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[5]~28 .lut_mask = 16'hBB88;
defparam \inst9|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneii_lcell_comb \inst12|inst|Add0~8 (
// Equation(s):
// \inst12|inst|Add0~8_combout  = (\inst24|PC [6] & (\inst12|inst|Add0~7  $ (GND))) # (!\inst24|PC [6] & (!\inst12|inst|Add0~7  & VCC))
// \inst12|inst|Add0~9  = CARRY((\inst24|PC [6] & !\inst12|inst|Add0~7 ))

	.dataa(vcc),
	.datab(\inst24|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~7 ),
	.combout(\inst12|inst|Add0~8_combout ),
	.cout(\inst12|inst|Add0~9 ));
// synopsys translate_off
defparam \inst12|inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneii_lcell_comb \inst9|out[6]~27 (
// Equation(s):
// \inst9|out[6]~27_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~8_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~8_combout ))

	.dataa(\inst11|inst2|Add0~8_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst9|out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[6]~27 .lut_mask = 16'hEE22;
defparam \inst9|out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneii_lcell_comb \inst12|inst|Add0~12 (
// Equation(s):
// \inst12|inst|Add0~12_combout  = (\inst24|PC [8] & (\inst12|inst|Add0~11  $ (GND))) # (!\inst24|PC [8] & (!\inst12|inst|Add0~11  & VCC))
// \inst12|inst|Add0~13  = CARRY((\inst24|PC [8] & !\inst12|inst|Add0~11 ))

	.dataa(\inst24|PC [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~11 ),
	.combout(\inst12|inst|Add0~12_combout ),
	.cout(\inst12|inst|Add0~13 ));
// synopsys translate_off
defparam \inst12|inst|Add0~12 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneii_lcell_comb \inst9|out[8]~25 (
// Equation(s):
// \inst9|out[8]~25_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~12_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~12_combout ))

	.dataa(\inst11|inst2|Add0~12_combout ),
	.datab(\inst12|inst|Add0~12_combout ),
	.datac(vcc),
	.datad(\inst8~11_combout ),
	.cin(gnd),
	.combout(\inst9|out[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[8]~25 .lut_mask = 16'hCCAA;
defparam \inst9|out[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneii_lcell_comb \inst11|inst2|Add0~10 (
// Equation(s):
// \inst11|inst2|Add0~10_combout  = (\inst24|PC [7] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (\inst11|inst2|Add0~9  & VCC)) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\inst11|inst2|Add0~9 )))) # (!\inst24|PC 
// [7] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [5] & (!\inst11|inst2|Add0~9 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [5] & ((\inst11|inst2|Add0~9 ) # (GND)))))
// \inst11|inst2|Add0~11  = CARRY((\inst24|PC [7] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [5] & !\inst11|inst2|Add0~9 )) # (!\inst24|PC [7] & ((!\inst11|inst2|Add0~9 ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]))))

	.dataa(\inst24|PC [7]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~9 ),
	.combout(\inst11|inst2|Add0~10_combout ),
	.cout(\inst11|inst2|Add0~11 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~10 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneii_lcell_comb \inst11|inst2|Add0~14 (
// Equation(s):
// \inst11|inst2|Add0~14_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\inst24|PC [9] & (\inst11|inst2|Add0~13  & VCC)) # (!\inst24|PC [9] & (!\inst11|inst2|Add0~13 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((\inst24|PC [9] & (!\inst11|inst2|Add0~13 )) # (!\inst24|PC [9] & ((\inst11|inst2|Add0~13 ) # (GND)))))
// \inst11|inst2|Add0~15  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [7] & (!\inst24|PC [9] & !\inst11|inst2|Add0~13 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [7] & ((!\inst11|inst2|Add0~13 ) # (!\inst24|PC [9]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.datab(\inst24|PC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~13 ),
	.combout(\inst11|inst2|Add0~14_combout ),
	.cout(\inst11|inst2|Add0~15 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~14 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneii_lcell_comb \inst9|out[9]~24 (
// Equation(s):
// \inst9|out[9]~24_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~14_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~14_combout )))

	.dataa(\inst12|inst|Add0~14_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst9|out[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[9]~24 .lut_mask = 16'hBB88;
defparam \inst9|out[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneii_lcell_comb \inst11|inst2|Add0~16 (
// Equation(s):
// \inst11|inst2|Add0~16_combout  = ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [8] $ (\inst24|PC [10] $ (!\inst11|inst2|Add0~15 )))) # (GND)
// \inst11|inst2|Add0~17  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [8] & ((\inst24|PC [10]) # (!\inst11|inst2|Add0~15 ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [8] & (\inst24|PC [10] & !\inst11|inst2|Add0~15 )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.datab(\inst24|PC [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~15 ),
	.combout(\inst11|inst2|Add0~16_combout ),
	.cout(\inst11|inst2|Add0~17 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~16 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneii_lcell_comb \inst12|inst|Add0~16 (
// Equation(s):
// \inst12|inst|Add0~16_combout  = (\inst24|PC [10] & (\inst12|inst|Add0~15  $ (GND))) # (!\inst24|PC [10] & (!\inst12|inst|Add0~15  & VCC))
// \inst12|inst|Add0~17  = CARRY((\inst24|PC [10] & !\inst12|inst|Add0~15 ))

	.dataa(vcc),
	.datab(\inst24|PC [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~15 ),
	.combout(\inst12|inst|Add0~16_combout ),
	.cout(\inst12|inst|Add0~17 ));
// synopsys translate_off
defparam \inst12|inst|Add0~16 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneii_lcell_comb \inst9|out[10]~23 (
// Equation(s):
// \inst9|out[10]~23_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~16_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~16_combout ))

	.dataa(\inst8~11_combout ),
	.datab(\inst11|inst2|Add0~16_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst9|out[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[10]~23 .lut_mask = 16'hEE44;
defparam \inst9|out[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneii_lcell_comb \inst12|inst|Add0~18 (
// Equation(s):
// \inst12|inst|Add0~18_combout  = (\inst24|PC [11] & (!\inst12|inst|Add0~17 )) # (!\inst24|PC [11] & ((\inst12|inst|Add0~17 ) # (GND)))
// \inst12|inst|Add0~19  = CARRY((!\inst12|inst|Add0~17 ) # (!\inst24|PC [11]))

	.dataa(vcc),
	.datab(\inst24|PC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~17 ),
	.combout(\inst12|inst|Add0~18_combout ),
	.cout(\inst12|inst|Add0~19 ));
// synopsys translate_off
defparam \inst12|inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneii_lcell_comb \inst9|out[11]~22 (
// Equation(s):
// \inst9|out[11]~22_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~18_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~18_combout ))

	.dataa(\inst11|inst2|Add0~18_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst9|out[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[11]~22 .lut_mask = 16'hEE22;
defparam \inst9|out[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneii_lcell_comb \inst11|inst2|Add0~20 (
// Equation(s):
// \inst11|inst2|Add0~20_combout  = ((\inst24|PC [12] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [10] $ (!\inst11|inst2|Add0~19 )))) # (GND)
// \inst11|inst2|Add0~21  = CARRY((\inst24|PC [12] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]) # (!\inst11|inst2|Add0~19 ))) # (!\inst24|PC [12] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [10] & !\inst11|inst2|Add0~19 
// )))

	.dataa(\inst24|PC [12]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~19 ),
	.combout(\inst11|inst2|Add0~20_combout ),
	.cout(\inst11|inst2|Add0~21 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~20 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneii_lcell_comb \inst11|inst2|Add0~22 (
// Equation(s):
// \inst11|inst2|Add0~22_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ((\inst24|PC [13] & (\inst11|inst2|Add0~21  & VCC)) # (!\inst24|PC [13] & (!\inst11|inst2|Add0~21 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ((\inst24|PC [13] & (!\inst11|inst2|Add0~21 )) # (!\inst24|PC [13] & ((\inst11|inst2|Add0~21 ) # (GND)))))
// \inst11|inst2|Add0~23  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [11] & (!\inst24|PC [13] & !\inst11|inst2|Add0~21 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [11] & ((!\inst11|inst2|Add0~21 ) # (!\inst24|PC 
// [13]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\inst24|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~21 ),
	.combout(\inst11|inst2|Add0~22_combout ),
	.cout(\inst11|inst2|Add0~23 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~22 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneii_lcell_comb \inst12|inst|Add0~22 (
// Equation(s):
// \inst12|inst|Add0~22_combout  = (\inst24|PC [13] & (!\inst12|inst|Add0~21 )) # (!\inst24|PC [13] & ((\inst12|inst|Add0~21 ) # (GND)))
// \inst12|inst|Add0~23  = CARRY((!\inst12|inst|Add0~21 ) # (!\inst24|PC [13]))

	.dataa(vcc),
	.datab(\inst24|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~21 ),
	.combout(\inst12|inst|Add0~22_combout ),
	.cout(\inst12|inst|Add0~23 ));
// synopsys translate_off
defparam \inst12|inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneii_lcell_comb \inst9|out[13]~20 (
// Equation(s):
// \inst9|out[13]~20_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~22_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~22_combout ))

	.dataa(\inst8~11_combout ),
	.datab(\inst11|inst2|Add0~22_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst9|out[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[13]~20 .lut_mask = 16'hEE44;
defparam \inst9|out[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X39_Y22_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECEC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y21
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hFA0A;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .lut_mask = 16'h8880;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1 .lut_mask = 16'hFFEC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N3
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hAAF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N1
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]));

// Location: M4K_X37_Y21
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]));

// Location: M4K_X37_Y20
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M4K_X37_Y19
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N29
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]));

// Location: M4K_X37_Y22
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]));

// Location: M4K_X37_Y18
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]));

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hCCF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N27
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]));

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \inst36|Decoder0~0 (
// Equation(s):
// \inst36|Decoder0~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [27] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [26] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [28] & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [31])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.cin(gnd),
	.combout(\inst36|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~0 .lut_mask = 16'h0800;
defparam \inst36|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneii_lcell_comb \inst36|WideOr0~1 (
// Equation(s):
// \inst36|WideOr0~1_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\inst36|Decoder0~0_combout ) # ((!\inst36|WideOr0~0_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]))))

	.dataa(\inst36|WideOr0~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datac(\inst36|Decoder0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.cin(gnd),
	.combout(\inst36|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr0~1 .lut_mask = 16'h3031;
defparam \inst36|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \inst36|WideOr0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst36|WideOr0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst36|WideOr0~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst36|WideOr0~1clkctrl .clock_type = "global clock";
defparam \inst36|WideOr0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneii_lcell_comb \inst36|Jump (
// Equation(s):
// \inst36|Jump~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~6_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|Jump~combout )))

	.dataa(\inst36|Decoder0~6_combout ),
	.datab(\inst36|WideOr0~1clkctrl_outclk ),
	.datac(vcc),
	.datad(\inst36|Jump~combout ),
	.cin(gnd),
	.combout(\inst36|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Jump .lut_mask = 16'hBB88;
defparam \inst36|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N27
cycloneii_lcell_ff \inst24|PC[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[13]~20_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [13]));

// Location: M4K_X64_Y19
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N21
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X66_Y32_N4
cycloneii_lcell_comb \inst9|out[12]~21 (
// Equation(s):
// \inst9|out[12]~21_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~20_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~20_combout )))

	.dataa(\inst12|inst|Add0~20_combout ),
	.datab(\inst11|inst2|Add0~20_combout ),
	.datac(vcc),
	.datad(\inst8~11_combout ),
	.cin(gnd),
	.combout(\inst9|out[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[12]~21 .lut_mask = 16'hAACC;
defparam \inst9|out[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N5
cycloneii_lcell_ff \inst24|PC[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[12]~21_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [12]));

// Location: M4K_X64_Y18
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hCACA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N15
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCFF_X66_Y32_N23
cycloneii_lcell_ff \inst24|PC[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[11]~22_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [11]));

// Location: LCCOMB_X65_Y21_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hACAC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N9
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCFF_X66_Y32_N25
cycloneii_lcell_ff \inst24|PC[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[10]~23_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [10]));

// Location: M4K_X84_Y22
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N26
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hFC0C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N27
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCFF_X66_Y32_N19
cycloneii_lcell_ff \inst24|PC[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[9]~24_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [9]));

// Location: LCCOMB_X65_Y21_N28
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hAFA0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N29
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCFF_X66_Y32_N21
cycloneii_lcell_ff \inst24|PC[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[8]~25_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [8]));

// Location: M4K_X84_Y25
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N22
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hFC0C;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N23
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X66_Y32_N14
cycloneii_lcell_comb \inst9|out[7]~26 (
// Equation(s):
// \inst9|out[7]~26_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~10_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~10_combout )))

	.dataa(\inst12|inst|Add0~10_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst9|out[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[7]~26 .lut_mask = 16'hBB88;
defparam \inst9|out[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N15
cycloneii_lcell_ff \inst24|PC[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[7]~26_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [7]));

// Location: M4K_X64_Y28
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N24
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N25
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCFF_X63_Y32_N17
cycloneii_lcell_ff \inst24|PC[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[6]~27_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [6]));

// Location: M4K_X64_Y17
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hCACA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N11
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCFF_X63_Y31_N15
cycloneii_lcell_ff \inst24|PC[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[5]~28_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [5]));

// Location: M4K_X64_Y16
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N13
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X66_Y32_N8
cycloneii_lcell_comb \inst9|out[4]~29 (
// Equation(s):
// \inst9|out[4]~29_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~4_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~4_combout )))

	.dataa(\inst12|inst|Add0~4_combout ),
	.datab(\inst11|inst2|Add0~4_combout ),
	.datac(vcc),
	.datad(\inst8~11_combout ),
	.cin(gnd),
	.combout(\inst9|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[4]~29 .lut_mask = 16'hAACC;
defparam \inst9|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N9
cycloneii_lcell_ff \inst24|PC[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[4]~29_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [4]));

// Location: M4K_X64_Y22
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N7
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X66_Y31_N13
cycloneii_lcell_ff \inst24|PC[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[3]~30_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [3]));

// Location: M4K_X37_Y24
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCCAA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N7
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]));

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hAAF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]));

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hCCF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N11
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]));

// Location: M4K_X37_Y17
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hCCAA;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N21
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]));

// Location: LCCOMB_X50_Y32_N8
cycloneii_lcell_comb \inst36|MemparaReg (
// Equation(s):
// \inst36|MemparaReg~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~4_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|MemparaReg~combout )))

	.dataa(\inst36|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst36|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst36|MemparaReg~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|MemparaReg .lut_mask = 16'hAAF0;
defparam \inst36|MemparaReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y25
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N0
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N1
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X59_Y28_N26
cycloneii_lcell_comb \inst6|Mux30~2 (
// Equation(s):
// \inst6|Mux30~2_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~2 .lut_mask = 16'h000F;
defparam \inst6|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \inst36|OpULA[1] (
// Equation(s):
// \inst36|OpULA [1] = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (!\inst36|WideOr11~0_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OpULA [1])))

	.dataa(\inst36|WideOr11~0_combout ),
	.datab(vcc),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OpULA [1]),
	.cin(gnd),
	.combout(\inst36|OpULA [1]),
	.cout());
// synopsys translate_off
defparam \inst36|OpULA[1] .lut_mask = 16'h5F50;
defparam \inst36|OpULA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneii_lcell_comb \inst6|Mux30~3 (
// Equation(s):
// \inst6|Mux30~3_combout  = ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [2] & ((\inst6|Mux30~2_combout ) # (!\inst5|ULAopcode [2])))) # (!\inst36|OpULA [1])

	.dataa(\inst5|ULAopcode [2]),
	.datab(\inst6|Mux30~2_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~3 .lut_mask = 16'h0FDF;
defparam \inst6|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \inst5|ULAopcode[2] (
// Equation(s):
// \inst5|ULAopcode [2] = (\inst36|OpULA [0]) # ((\inst36|OpULA [1] & \50|altsyncram_component|auto_generated|altsyncram1|q_a [1]))

	.dataa(\inst36|OpULA [0]),
	.datab(vcc),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst5|ULAopcode [2]),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[2] .lut_mask = 16'hFAAA;
defparam \inst5|ULAopcode[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneii_lcell_comb \inst5|ULAopcode[0]~1 (
// Equation(s):
// \inst5|ULAopcode[0]~1_combout  = (\inst36|OpULA [1] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])))

	.dataa(vcc),
	.datab(\inst36|OpULA [1]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst5|ULAopcode[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[0]~1 .lut_mask = 16'hCCC0;
defparam \inst5|ULAopcode[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneii_lcell_comb \inst6|Mux30~4 (
// Equation(s):
// \inst6|Mux30~4_combout  = (\inst5|ULAopcode [2]) # ((\inst5|ULAopcode[0]~1_combout  & \50|altsyncram_component|auto_generated|altsyncram1|q_a [2]))

	.dataa(vcc),
	.datab(\inst5|ULAopcode [2]),
	.datac(\inst5|ULAopcode[0]~1_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst6|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~4 .lut_mask = 16'hFCCC;
defparam \inst6|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \inst6|Mux4~2 (
// Equation(s):
// \inst6|Mux4~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~54_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux4~4_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux4~4_combout ),
	.datab(\inst6|Add1~54_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~2 .lut_mask = 16'hC0AF;
defparam \inst6|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \inst6|Mux0~1 (
// Equation(s):
// \inst6|Mux0~1_combout  = (!\inst36|OpULA [0] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [2] & (\inst36|OpULA [1] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [1])))

	.dataa(\inst36|OpULA [0]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst6|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~1 .lut_mask = 16'h0040;
defparam \inst6|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N5
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]));

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAAF0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N15
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]));

// Location: M4K_X37_Y28
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N9
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]));

// Location: M4K_X64_Y26
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: M4K_X55_Y17
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hFC30;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]));

// Location: M4K_X84_Y17
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N18
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hFA50;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N19
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X65_Y21_N4
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datac(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hCFC0;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N5
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: M4K_X64_Y23
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N30
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hE4E4;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N31
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \inst36|RegDst (
// Equation(s):
// \inst36|RegDst~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|Decoder0~5_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|RegDst~combout )))

	.dataa(\inst36|Decoder0~5_combout ),
	.datab(vcc),
	.datac(\inst36|RegDst~combout ),
	.datad(\inst36|WideOr0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst36|RegDst~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|RegDst .lut_mask = 16'hAAF0;
defparam \inst36|RegDst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \inst33|out[2]~2 (
// Equation(s):
// \inst33|out[2]~2_combout  = (\inst36|RegDst~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [13])) # (!\inst36|RegDst~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datac(\inst36|RegDst~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst33|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[2]~2 .lut_mask = 16'hCFC0;
defparam \inst33|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y20
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X65_Y21_N16
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hDD88;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y21_N17
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \inst33|out[1]~1 (
// Equation(s):
// \inst33|out[1]~1_combout  = (\inst36|RegDst~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]))) # (!\inst36|RegDst~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst36|RegDst~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst33|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[1]~1 .lut_mask = 16'hFC0C;
defparam \inst33|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \inst33|out[0]~0 (
// Equation(s):
// \inst33|out[0]~0_combout  = (\inst36|RegDst~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]))) # (!\inst36|RegDst~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(vcc),
	.datac(\inst36|RegDst~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\inst33|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[0]~0 .lut_mask = 16'hFA0A;
defparam \inst33|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
cycloneii_lcell_comb \inst4|registers~2315 (
// Equation(s):
// \inst4|registers~2315_combout  = (!\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2315_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2315 .lut_mask = 16'h0400;
defparam \inst4|registers~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \inst4|registers~2305 (
// Equation(s):
// \inst4|registers~2305_combout  = (\inst36|EscreveReg~combout  & ((\inst36|RegDst~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|RegDst~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst36|RegDst~combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst36|EscreveReg~combout ),
	.cin(gnd),
	.combout(\inst4|registers~2305_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2305 .lut_mask = 16'hE200;
defparam \inst4|registers~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneii_lcell_comb \inst4|registers~2316 (
// Equation(s):
// \inst4|registers~2316_combout  = (\inst4|registers~2315_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2315_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2316_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2316 .lut_mask = 16'hF000;
defparam \inst4|registers~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N1
cycloneii_lcell_ff \inst4|registers~699 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~699_regout ));

// Location: LCCOMB_X51_Y26_N18
cycloneii_lcell_comb \inst4|registers~2317 (
// Equation(s):
// \inst4|registers~2317_combout  = (!\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2317_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2317 .lut_mask = 16'h0100;
defparam \inst4|registers~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneii_lcell_comb \inst4|registers~2318 (
// Equation(s):
// \inst4|registers~2318_combout  = (\inst4|registers~2317_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2317_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2318_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2318 .lut_mask = 16'hF000;
defparam \inst4|registers~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N19
cycloneii_lcell_ff \inst4|registers~571 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~571_regout ));

// Location: LCCOMB_X47_Y29_N0
cycloneii_lcell_comb \inst4|registers~1186 (
// Equation(s):
// \inst4|registers~1186_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~699_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~571_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~699_regout ),
	.datad(\inst4|registers~571_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1186_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1186 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \inst4|registers~2313 (
// Equation(s):
// \inst4|registers~2313_combout  = (\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2313_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2313 .lut_mask = 16'h0200;
defparam \inst4|registers~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneii_lcell_comb \inst4|registers~2314 (
// Equation(s):
// \inst4|registers~2314_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2313_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2313_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2314_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2314 .lut_mask = 16'hAA00;
defparam \inst4|registers~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \inst4|registers~827 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~827_regout ));

// Location: LCCOMB_X51_Y26_N4
cycloneii_lcell_comb \inst4|registers~2319 (
// Equation(s):
// \inst4|registers~2319_combout  = (\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2319_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2319 .lut_mask = 16'h0800;
defparam \inst4|registers~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneii_lcell_comb \inst4|registers~2320 (
// Equation(s):
// \inst4|registers~2320_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2319_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2319_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2320_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2320 .lut_mask = 16'hAA00;
defparam \inst4|registers~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N3
cycloneii_lcell_ff \inst4|registers~955 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~955_regout ));

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \inst4|registers~1187 (
// Equation(s):
// \inst4|registers~1187_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1186_combout  & ((\inst4|registers~955_regout ))) # (!\inst4|registers~1186_combout  & (\inst4|registers~827_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1186_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1186_combout ),
	.datac(\inst4|registers~827_regout ),
	.datad(\inst4|registers~955_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1187 .lut_mask = 16'hEC64;
defparam \inst4|registers~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
cycloneii_lcell_comb \inst4|registers~2321 (
// Equation(s):
// \inst4|registers~2321_combout  = (!\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2321_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2321 .lut_mask = 16'h0004;
defparam \inst4|registers~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneii_lcell_comb \inst4|registers~2322 (
// Equation(s):
// \inst4|registers~2322_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2321_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2321_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2322_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2322 .lut_mask = 16'hAA00;
defparam \inst4|registers~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N9
cycloneii_lcell_ff \inst4|registers~667 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~667_regout ));

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \inst4|registers~2327 (
// Equation(s):
// \inst4|registers~2327_combout  = (\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2327_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2327 .lut_mask = 16'h0008;
defparam \inst4|registers~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \inst4|registers~2328 (
// Equation(s):
// \inst4|registers~2328_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2327_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2327_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2328_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2328 .lut_mask = 16'hAA00;
defparam \inst4|registers~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N27
cycloneii_lcell_ff \inst4|registers~923 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~923_regout ));

// Location: LCCOMB_X42_Y29_N8
cycloneii_lcell_comb \inst4|registers~1189 (
// Equation(s):
// \inst4|registers~1189_combout  = (\inst4|registers~1188_combout  & (((\inst4|registers~923_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1188_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~667_regout )))

	.dataa(\inst4|registers~1188_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~667_regout ),
	.datad(\inst4|registers~923_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1189_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1189 .lut_mask = 16'hEA62;
defparam \inst4|registers~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\50|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\inst24|PC [13],\inst24|PC [12],\inst24|PC [11],\inst24|PC [10],\inst24|PC [9],\inst24|PC [8],\inst24|PC [7],\inst24|PC [6],\inst24|PC [5],\inst24|PC [4],\inst24|PC [3],\inst24|PC [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "TEXT.mif";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "MemInstrucaoF:50|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|altsyncram_sve2:altsyncram1|ALTSYNCRAM";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_byte_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 4096;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_write_enable_clear = "none";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M4K";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .safe_write = "err_on_2clk";
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \50|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF0CC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N3
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]));

// Location: LCCOMB_X43_Y30_N8
cycloneii_lcell_comb \inst4|registers~1190 (
// Equation(s):
// \inst4|registers~1190_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1187_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1189_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1187_combout ),
	.datac(\inst4|registers~1189_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1190 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneii_lcell_comb \inst4|registers~2335 (
// Equation(s):
// \inst4|registers~2335_combout  = (\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2335_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2335 .lut_mask = 16'h8000;
defparam \inst4|registers~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneii_lcell_comb \inst4|registers~2336 (
// Equation(s):
// \inst4|registers~2336_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2335_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2335_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2336_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2336 .lut_mask = 16'hAA00;
defparam \inst4|registers~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N19
cycloneii_lcell_ff \inst4|registers~1019 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1019_regout ));

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \inst4|registers~2329 (
// Equation(s):
// \inst4|registers~2329_combout  = (\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2329_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2329 .lut_mask = 16'h2000;
defparam \inst4|registers~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneii_lcell_comb \inst4|registers~2330 (
// Equation(s):
// \inst4|registers~2330_combout  = (\inst4|registers~2329_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2329_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2330_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2330 .lut_mask = 16'hF000;
defparam \inst4|registers~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N1
cycloneii_lcell_ff \inst4|registers~891 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~891_regout ));

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \inst4|registers~2333 (
// Equation(s):
// \inst4|registers~2333_combout  = (!\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2333_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2333 .lut_mask = 16'h1000;
defparam \inst4|registers~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneii_lcell_comb \inst4|registers~2334 (
// Equation(s):
// \inst4|registers~2334_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2333_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2333_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2334_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2334 .lut_mask = 16'hAA00;
defparam \inst4|registers~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N21
cycloneii_lcell_ff \inst4|registers~635 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~635_regout ));

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \inst4|registers~2331 (
// Equation(s):
// \inst4|registers~2331_combout  = (!\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & \inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2331_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2331 .lut_mask = 16'h4000;
defparam \inst4|registers~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneii_lcell_comb \inst4|registers~2332 (
// Equation(s):
// \inst4|registers~2332_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2331_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2331_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2332_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2332 .lut_mask = 16'hAA00;
defparam \inst4|registers~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N13
cycloneii_lcell_ff \inst4|registers~763 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~763_regout ));

// Location: LCCOMB_X43_Y29_N12
cycloneii_lcell_comb \inst4|registers~1191 (
// Equation(s):
// \inst4|registers~1191_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~763_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~635_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~635_regout ),
	.datac(\inst4|registers~763_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1191_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1191 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneii_lcell_comb \inst4|registers~1192 (
// Equation(s):
// \inst4|registers~1192_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1191_combout  & (\inst4|registers~1019_regout )) # (!\inst4|registers~1191_combout  & ((\inst4|registers~891_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1191_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1019_regout ),
	.datac(\inst4|registers~891_regout ),
	.datad(\inst4|registers~1191_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1192_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1192 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneii_lcell_comb \inst4|registers~1193 (
// Equation(s):
// \inst4|registers~1193_combout  = (\inst4|registers~1190_combout  & (((\inst4|registers~1192_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1190_combout  & (\inst4|registers~1185_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1185_combout ),
	.datab(\inst4|registers~1190_combout ),
	.datac(\inst4|registers~1192_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1193_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1193 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datab(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hAACC;
defparam \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N13
cycloneii_lcell_ff \50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\50|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]));

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// !\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0001;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneii_lcell_comb \inst4|data1[27]~4 (
// Equation(s):
// \inst4|data1[27]~4_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1193_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1203_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1203_combout ),
	.datab(\inst4|registers~1193_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[27]~4 .lut_mask = 16'hC0CA;
defparam \inst4|data1[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneii_lcell_comb \inst6|Mux4~3 (
// Equation(s):
// \inst6|Mux4~3_combout  = (\inst6|Mux4~2_combout  & (((\inst30|out[27]~4_combout  & \inst4|data1[27]~4_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux4~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[27]~4_combout ) # 
// (\inst4|data1[27]~4_combout ))))

	.dataa(\inst30|out[27]~4_combout ),
	.datab(\inst6|Mux4~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[27]~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \inst36|OrigUla (
// Equation(s):
// \inst36|OrigUla~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr2~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|OrigUla~combout )))

	.dataa(\inst36|WideOr2~1_combout ),
	.datab(vcc),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|OrigUla~combout ),
	.cin(gnd),
	.combout(\inst36|OrigUla~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|OrigUla .lut_mask = 16'hAFA0;
defparam \inst36|OrigUla .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \inst30|out[15]~16 (
// Equation(s):
// \inst30|out[15]~16_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[15]~16_combout ))

	.dataa(\inst4|data2[15]~16_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[15]~16 .lut_mask = 16'hEE22;
defparam \inst30|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \inst4|registers~2311 (
// Equation(s):
// \inst4|registers~2311_combout  = (\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2311_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2311 .lut_mask = 16'h0080;
defparam \inst4|registers~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneii_lcell_comb \inst4|registers~2312 (
// Equation(s):
// \inst4|registers~2312_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2311_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2311_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2312_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2312 .lut_mask = 16'hAA00;
defparam \inst4|registers~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N23
cycloneii_lcell_ff \inst4|registers~973 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~973_regout ));

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \inst4|registers~2304 (
// Equation(s):
// \inst4|registers~2304_combout  = (!\inst33|out[3]~3_combout  & (\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2304_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2304 .lut_mask = 16'h0040;
defparam \inst4|registers~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneii_lcell_comb \inst4|registers~2306 (
// Equation(s):
// \inst4|registers~2306_combout  = (\inst4|registers~2304_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2304_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2306_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2306 .lut_mask = 16'hF000;
defparam \inst4|registers~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N23
cycloneii_lcell_ff \inst4|registers~717 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~717_regout ));

// Location: LCCOMB_X45_Y30_N22
cycloneii_lcell_comb \inst4|registers~1765 (
// Equation(s):
// \inst4|registers~1765_combout  = (\inst4|registers~1764_combout  & (((\inst4|registers~973_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1764_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~717_regout ))))

	.dataa(\inst4|registers~1764_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~973_regout ),
	.datad(\inst4|registers~717_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1765_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1765 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N15
cycloneii_lcell_ff \inst4|registers~877 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~877_regout ));

// Location: LCFF_X44_Y32_N23
cycloneii_lcell_ff \inst4|registers~1005 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1005_regout ));

// Location: LCCOMB_X44_Y32_N22
cycloneii_lcell_comb \inst4|registers~1772 (
// Equation(s):
// \inst4|registers~1772_combout  = (\inst4|registers~1771_combout  & (((\inst4|registers~1005_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1771_combout  & (\inst4|registers~877_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1771_combout ),
	.datab(\inst4|registers~877_regout ),
	.datac(\inst4|registers~1005_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1772_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1772 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N25
cycloneii_lcell_ff \inst4|registers~941 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~941_regout ));

// Location: LCFF_X43_Y31_N15
cycloneii_lcell_ff \inst4|registers~685 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~685_regout ));

// Location: LCFF_X43_Y31_N25
cycloneii_lcell_ff \inst4|registers~557 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~557_regout ));

// Location: LCCOMB_X43_Y31_N24
cycloneii_lcell_comb \inst4|registers~1766 (
// Equation(s):
// \inst4|registers~1766_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~685_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~557_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~685_regout ),
	.datac(\inst4|registers~557_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1766_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1766 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \inst4|registers~1767 (
// Equation(s):
// \inst4|registers~1767_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1766_combout  & ((\inst4|registers~941_regout ))) # (!\inst4|registers~1766_combout  & (\inst4|registers~813_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1766_combout ))))

	.dataa(\inst4|registers~813_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~941_regout ),
	.datad(\inst4|registers~1766_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1767_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1767 .lut_mask = 16'hF388;
defparam \inst4|registers~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N21
cycloneii_lcell_ff \inst4|registers~909 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~909_regout ));

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \inst4|registers~1769 (
// Equation(s):
// \inst4|registers~1769_combout  = (\inst4|registers~1768_combout  & (((\inst4|registers~909_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1768_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~653_regout ))))

	.dataa(\inst4|registers~1768_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~909_regout ),
	.datad(\inst4|registers~653_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1769_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1769 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneii_lcell_comb \inst4|registers~1770 (
// Equation(s):
// \inst4|registers~1770_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1767_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1769_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1767_combout ),
	.datac(\inst4|registers~1769_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1770_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1770 .lut_mask = 16'hEE50;
defparam \inst4|registers~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneii_lcell_comb \inst4|registers~1773 (
// Equation(s):
// \inst4|registers~1773_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1770_combout  & ((\inst4|registers~1772_combout ))) # (!\inst4|registers~1770_combout  & (\inst4|registers~1765_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1770_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1765_combout ),
	.datac(\inst4|registers~1772_combout ),
	.datad(\inst4|registers~1770_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1773_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1773 .lut_mask = 16'hF588;
defparam \inst4|registers~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneii_lcell_comb \inst4|Equal1~0 (
// Equation(s):
// \inst4|Equal1~0_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~0 .lut_mask = 16'h0001;
defparam \inst4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \inst4|data2[13]~18 (
// Equation(s):
// \inst4|data2[13]~18_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1773_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1783_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|registers~1783_combout ),
	.datab(\inst4|registers~1773_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[13]~18 .lut_mask = 16'hCC0A;
defparam \inst4|data2[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \inst30|out[13]~18 (
// Equation(s):
// \inst30|out[13]~18_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[13]~18_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[13]~18_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datad(\inst36|OrigUla~combout ),
	.cin(gnd),
	.combout(\inst30|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[13]~18 .lut_mask = 16'hF0CC;
defparam \inst30|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \inst6|Mux18~3 (
// Equation(s):
// \inst6|Mux18~3_combout  = (\inst6|Mux18~2_combout  & (((\inst30|out[13]~18_combout  & \inst4|data1[13]~18_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux18~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[13]~18_combout ) # 
// (\inst4|data1[13]~18_combout ))))

	.dataa(\inst6|Mux18~2_combout ),
	.datab(\inst30|out[13]~18_combout ),
	.datac(\inst4|data1[13]~18_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux18~3 .lut_mask = 16'hD4AA;
defparam \inst6|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout  = (!\inst6|Mux17~3_combout  & \inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 .lut_mask = 16'h5500;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout  = (\inst6|Mux17~3_combout  & \inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 .lut_mask = 16'hAA00;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N19
cycloneii_lcell_ff \inst4|registers~962 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~962_regout ));

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \inst33|out[3]~3 (
// Equation(s):
// \inst33|out[3]~3_combout  = (\inst36|RegDst~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\inst36|RegDst~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))

	.dataa(\inst36|RegDst~combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst33|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[3]~3 .lut_mask = 16'hEE44;
defparam \inst33|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneii_lcell_comb \inst4|registers~2309 (
// Equation(s):
// \inst4|registers~2309_combout  = (\inst33|out[1]~1_combout  & (!\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[1]~1_combout ),
	.datab(\inst33|out[3]~3_combout ),
	.datac(\inst33|out[2]~2_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2309_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2309 .lut_mask = 16'h0002;
defparam \inst4|registers~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneii_lcell_comb \inst4|registers~2310 (
// Equation(s):
// \inst4|registers~2310_combout  = (\inst4|registers~2309_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2309_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2310_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2310 .lut_mask = 16'hF000;
defparam \inst4|registers~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N7
cycloneii_lcell_ff \inst4|registers~578 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~578_regout ));

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \inst4|registers~2206 (
// Equation(s):
// \inst4|registers~2206_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~706_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~578_regout )))))

	.dataa(\inst4|registers~706_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~578_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2206_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2206 .lut_mask = 16'hEE30;
defparam \inst4|registers~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneii_lcell_comb \inst4|registers~2207 (
// Equation(s):
// \inst4|registers~2207_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2206_combout  & ((\inst4|registers~962_regout ))) # (!\inst4|registers~2206_combout  & (\inst4|registers~834_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2206_combout ))))

	.dataa(\inst4|registers~834_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~962_regout ),
	.datad(\inst4|registers~2206_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2207_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2207 .lut_mask = 16'hF388;
defparam \inst4|registers~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
cycloneii_lcell_comb \inst4|registers~2210 (
// Equation(s):
// \inst4|registers~2210_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2207_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~2209_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2209_combout ),
	.datab(\inst4|registers~2207_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2210_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2210 .lut_mask = 16'hF0CA;
defparam \inst4|registers~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N21
cycloneii_lcell_ff \inst4|registers~930 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~930_regout ));

// Location: LCFF_X42_Y33_N5
cycloneii_lcell_ff \inst4|registers~546 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~546_regout ));

// Location: LCFF_X42_Y33_N3
cycloneii_lcell_ff \inst4|registers~802 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~802_regout ));

// Location: LCCOMB_X42_Y33_N4
cycloneii_lcell_comb \inst4|registers~2204 (
// Equation(s):
// \inst4|registers~2204_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~802_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~546_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~546_regout ),
	.datad(\inst4|registers~802_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2204_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2204 .lut_mask = 16'hDC98;
defparam \inst4|registers~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N16
cycloneii_lcell_comb \inst4|registers~2205 (
// Equation(s):
// \inst4|registers~2205_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2204_combout  & ((\inst4|registers~930_regout ))) # (!\inst4|registers~2204_combout  & (\inst4|registers~674_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2204_combout ))))

	.dataa(\inst4|registers~674_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~930_regout ),
	.datad(\inst4|registers~2204_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2205_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2205 .lut_mask = 16'hF388;
defparam \inst4|registers~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
cycloneii_lcell_comb \inst4|registers~2213 (
// Equation(s):
// \inst4|registers~2213_combout  = (\inst4|registers~2210_combout  & ((\inst4|registers~2212_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2210_combout  & (((\inst4|registers~2205_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2212_combout ),
	.datab(\inst4|registers~2210_combout ),
	.datac(\inst4|registers~2205_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2213_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2213 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \inst4|registers~2337 (
// Equation(s):
// \inst4|registers~2337_combout  = (\inst36|EscreveReg~combout  & ((\inst36|RegDst~combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|RegDst~combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst36|RegDst~combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst36|EscreveReg~combout ),
	.cin(gnd),
	.combout(\inst4|registers~2337_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2337 .lut_mask = 16'h1D00;
defparam \inst4|registers~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneii_lcell_comb \inst4|registers~2345 (
// Equation(s):
// \inst4|registers~2345_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2331_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2331_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2345_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2345 .lut_mask = 16'hF000;
defparam \inst4|registers~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N7
cycloneii_lcell_ff \inst4|registers~226 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~226_regout ));

// Location: LCCOMB_X50_Y26_N30
cycloneii_lcell_comb \inst4|registers~2342 (
// Equation(s):
// \inst4|registers~2342_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2315_combout )

	.dataa(\inst4|registers~2337_combout ),
	.datab(vcc),
	.datac(\inst4|registers~2315_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2342_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2342 .lut_mask = 16'hA0A0;
defparam \inst4|registers~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N17
cycloneii_lcell_ff \inst4|registers~162 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~162_regout ));

// Location: LCCOMB_X50_Y26_N26
cycloneii_lcell_comb \inst4|registers~2344 (
// Equation(s):
// \inst4|registers~2344_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2321_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2321_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2344_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2344 .lut_mask = 16'hF000;
defparam \inst4|registers~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N27
cycloneii_lcell_ff \inst4|registers~130 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~130_regout ));

// Location: LCCOMB_X47_Y31_N26
cycloneii_lcell_comb \inst4|registers~2214 (
// Equation(s):
// \inst4|registers~2214_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~162_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~130_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~162_regout ),
	.datac(\inst4|registers~130_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2214_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2214 .lut_mask = 16'hEE50;
defparam \inst4|registers~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneii_lcell_comb \inst4|registers~2215 (
// Equation(s):
// \inst4|registers~2215_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2214_combout  & ((\inst4|registers~226_regout ))) # (!\inst4|registers~2214_combout  & (\inst4|registers~194_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2214_combout ))))

	.dataa(\inst4|registers~194_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~226_regout ),
	.datad(\inst4|registers~2214_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2215_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2215 .lut_mask = 16'hF388;
defparam \inst4|registers~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneii_lcell_comb \inst4|registers~2351 (
// Equation(s):
// \inst4|registers~2351_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2311_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2311_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2351_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2351 .lut_mask = 16'hF000;
defparam \inst4|registers~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N9
cycloneii_lcell_ff \inst4|registers~450 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~450_regout ));

// Location: LCCOMB_X52_Y26_N26
cycloneii_lcell_comb \inst4|registers~2353 (
// Equation(s):
// \inst4|registers~2353_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2335_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2335_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2353_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2353 .lut_mask = 16'hF000;
defparam \inst4|registers~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N11
cycloneii_lcell_ff \inst4|registers~482 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~482_regout ));

// Location: LCCOMB_X52_Y26_N0
cycloneii_lcell_comb \inst4|registers~2352 (
// Equation(s):
// \inst4|registers~2352_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2327_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2327_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2352_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2352 .lut_mask = 16'hF000;
defparam \inst4|registers~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N31
cycloneii_lcell_ff \inst4|registers~386 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~386_regout ));

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \inst4|registers~2221 (
// Equation(s):
// \inst4|registers~2221_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~418_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~386_regout )))))

	.dataa(\inst4|registers~418_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~386_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2221_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2221 .lut_mask = 16'hEE30;
defparam \inst4|registers~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
cycloneii_lcell_comb \inst4|registers~2222 (
// Equation(s):
// \inst4|registers~2222_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2221_combout  & ((\inst4|registers~482_regout ))) # (!\inst4|registers~2221_combout  & (\inst4|registers~450_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2221_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~450_regout ),
	.datac(\inst4|registers~482_regout ),
	.datad(\inst4|registers~2221_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2222_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2222 .lut_mask = 16'hF588;
defparam \inst4|registers~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneii_lcell_comb \inst4|registers~2223 (
// Equation(s):
// \inst4|registers~2223_combout  = (\inst4|registers~2220_combout  & (((\inst4|registers~2222_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2220_combout  & (\inst4|registers~2215_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~2220_combout ),
	.datab(\inst4|registers~2215_combout ),
	.datac(\inst4|registers~2222_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2223_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2223 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneii_lcell_comb \inst4|data2[2]~29 (
// Equation(s):
// \inst4|data2[2]~29_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2213_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|registers~2223_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\inst4|registers~2213_combout ),
	.datad(\inst4|registers~2223_combout ),
	.cin(gnd),
	.combout(\inst4|data2[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[2]~29 .lut_mask = 16'hB1A0;
defparam \inst4|data2[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \inst30|out[4]~27 (
// Equation(s):
// \inst30|out[4]~27_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[4]~27_combout ))

	.dataa(\inst4|data2[4]~27_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.cin(gnd),
	.combout(\inst30|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[4]~27 .lut_mask = 16'hFA0A;
defparam \inst30|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \inst3|out[4]~27 (
// Equation(s):
// \inst3|out[4]~27_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux27~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[4]~55_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux27~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[4]~27 .lut_mask = 16'hAFA0;
defparam \inst3|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \inst4|registers~228 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~228_regout ));

// Location: LCCOMB_X50_Y26_N8
cycloneii_lcell_comb \inst4|registers~2343 (
// Equation(s):
// \inst4|registers~2343_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2304_combout )

	.dataa(\inst4|registers~2337_combout ),
	.datab(vcc),
	.datac(\inst4|registers~2304_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2343_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2343 .lut_mask = 16'hA0A0;
defparam \inst4|registers~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N13
cycloneii_lcell_ff \inst4|registers~196 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~196_regout ));

// Location: LCFF_X48_Y32_N11
cycloneii_lcell_ff \inst4|registers~164 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~164_regout ));

// Location: LCFF_X47_Y32_N23
cycloneii_lcell_ff \inst4|registers~132 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~132_regout ));

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \inst4|registers~2114 (
// Equation(s):
// \inst4|registers~2114_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~164_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~132_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~164_regout ),
	.datad(\inst4|registers~132_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2114 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \inst4|registers~2115 (
// Equation(s):
// \inst4|registers~2115_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2114_combout  & (\inst4|registers~228_regout )) # (!\inst4|registers~2114_combout  & ((\inst4|registers~196_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2114_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~228_regout ),
	.datac(\inst4|registers~196_regout ),
	.datad(\inst4|registers~2114_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2115 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \inst4|registers~2350 (
// Equation(s):
// \inst4|registers~2350_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2319_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2319_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2350_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2350 .lut_mask = 16'hF000;
defparam \inst4|registers~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N9
cycloneii_lcell_ff \inst4|registers~420 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~420_regout ));

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \inst4|registers~2121 (
// Equation(s):
// \inst4|registers~2121_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~420_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~388_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~388_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~420_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2121_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2121 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N3
cycloneii_lcell_ff \inst4|registers~452 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~452_regout ));

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \inst4|registers~2122 (
// Equation(s):
// \inst4|registers~2122_combout  = (\inst4|registers~2121_combout  & ((\inst4|registers~484_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2121_combout  & (((\inst4|registers~452_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~484_regout ),
	.datab(\inst4|registers~2121_combout ),
	.datac(\inst4|registers~452_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2122_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2122 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \inst4|registers~2123 (
// Equation(s):
// \inst4|registers~2123_combout  = (\inst4|registers~2120_combout  & (((\inst4|registers~2122_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~2120_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2115_combout )))

	.dataa(\inst4|registers~2120_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~2115_combout ),
	.datad(\inst4|registers~2122_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2123 .lut_mask = 16'hEA62;
defparam \inst4|registers~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N31
cycloneii_lcell_ff \inst4|registers~868 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~868_regout ));

// Location: LCFF_X44_Y28_N25
cycloneii_lcell_ff \inst4|registers~612 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~612_regout ));

// Location: LCCOMB_X43_Y27_N30
cycloneii_lcell_comb \inst4|registers~2111 (
// Equation(s):
// \inst4|registers~2111_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~868_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~612_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~868_regout ),
	.datad(\inst4|registers~612_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2111_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2111 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N21
cycloneii_lcell_ff \inst4|registers~740 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~740_regout ));

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \inst4|registers~2112 (
// Equation(s):
// \inst4|registers~2112_combout  = (\inst4|registers~2111_combout  & ((\inst4|registers~996_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~2111_combout  & (((\inst4|registers~740_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~996_regout ),
	.datab(\inst4|registers~2111_combout ),
	.datac(\inst4|registers~740_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2112_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2112 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \inst4|registers~2307 (
// Equation(s):
// \inst4|registers~2307_combout  = (\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2307_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2307 .lut_mask = 16'h0020;
defparam \inst4|registers~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneii_lcell_comb \inst4|registers~2308 (
// Equation(s):
// \inst4|registers~2308_combout  = (\inst4|registers~2307_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2307_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2308_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2308 .lut_mask = 16'hF000;
defparam \inst4|registers~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N27
cycloneii_lcell_ff \inst4|registers~836 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~836_regout ));

// Location: LCFF_X49_Y30_N3
cycloneii_lcell_ff \inst4|registers~580 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~580_regout ));

// Location: LCFF_X49_Y30_N1
cycloneii_lcell_ff \inst4|registers~708 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[4]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~708_regout ));

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \inst4|registers~2106 (
// Equation(s):
// \inst4|registers~2106_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~708_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~580_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~580_regout ),
	.datac(\inst4|registers~708_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2106_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2106 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneii_lcell_comb \inst4|registers~2107 (
// Equation(s):
// \inst4|registers~2107_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2106_combout  & (\inst4|registers~964_regout )) # (!\inst4|registers~2106_combout  & ((\inst4|registers~836_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~2106_combout ))))

	.dataa(\inst4|registers~964_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~836_regout ),
	.datad(\inst4|registers~2106_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2107_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2107 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \inst4|registers~2110 (
// Equation(s):
// \inst4|registers~2110_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2107_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2109_combout ))))

	.dataa(\inst4|registers~2109_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~2107_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2110 .lut_mask = 16'hFC22;
defparam \inst4|registers~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneii_lcell_comb \inst4|registers~2113 (
// Equation(s):
// \inst4|registers~2113_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2110_combout  & ((\inst4|registers~2112_combout ))) # (!\inst4|registers~2110_combout  & (\inst4|registers~2105_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2110_combout ))))

	.dataa(\inst4|registers~2105_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~2112_combout ),
	.datad(\inst4|registers~2110_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2113 .lut_mask = 16'hF388;
defparam \inst4|registers~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \inst4|data1[4]~27 (
// Equation(s):
// \inst4|data1[4]~27_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2113_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|registers~2123_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~2123_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|registers~2113_combout ),
	.cin(gnd),
	.combout(\inst4|data1[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[4]~27 .lut_mask = 16'hF404;
defparam \inst4|data1[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \inst6|Mux27~3 (
// Equation(s):
// \inst6|Mux27~3_combout  = (\inst6|Mux27~2_combout  & (((\inst30|out[4]~27_combout  & \inst4|data1[4]~27_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux27~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[4]~27_combout ) # 
// (\inst4|data1[4]~27_combout ))))

	.dataa(\inst6|Mux27~2_combout ),
	.datab(\inst30|out[4]~27_combout ),
	.datac(\inst4|data1[4]~27_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux27~3 .lut_mask = 16'hD4AA;
defparam \inst6|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \inst30|out[6]~25 (
// Equation(s):
// \inst30|out[6]~25_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[6]~25_combout ))

	.dataa(\inst4|data2[6]~25_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.datac(\inst36|OrigUla~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst30|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[6]~25 .lut_mask = 16'hCACA;
defparam \inst30|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N23
cycloneii_lcell_ff \inst4|registers~966 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~966_regout ));

// Location: LCFF_X49_Y30_N5
cycloneii_lcell_ff \inst4|registers~710 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~710_regout ));

// Location: LCFF_X49_Y30_N23
cycloneii_lcell_ff \inst4|registers~582 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~582_regout ));

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \inst4|registers~2046 (
// Equation(s):
// \inst4|registers~2046_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~710_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~582_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~710_regout ),
	.datac(\inst4|registers~582_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2046_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2046 .lut_mask = 16'hAAD8;
defparam \inst4|registers~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \inst4|registers~2047 (
// Equation(s):
// \inst4|registers~2047_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2046_combout  & ((\inst4|registers~966_regout ))) # (!\inst4|registers~2046_combout  & (\inst4|registers~838_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2046_combout ))))

	.dataa(\inst4|registers~838_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~966_regout ),
	.datad(\inst4|registers~2046_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2047_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2047 .lut_mask = 16'hF388;
defparam \inst4|registers~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneii_lcell_comb \inst4|registers~2050 (
// Equation(s):
// \inst4|registers~2050_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2047_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~2049_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2049_combout ),
	.datab(\inst4|registers~2047_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2050_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2050 .lut_mask = 16'hF0CA;
defparam \inst4|registers~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N5
cycloneii_lcell_ff \inst4|registers~742 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~742_regout ));

// Location: LCFF_X42_Y30_N21
cycloneii_lcell_ff \inst4|registers~998 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~998_regout ));

// Location: LCCOMB_X42_Y30_N20
cycloneii_lcell_comb \inst4|registers~2052 (
// Equation(s):
// \inst4|registers~2052_combout  = (\inst4|registers~2051_combout  & (((\inst4|registers~998_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~2051_combout  & (\inst4|registers~742_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~2051_combout ),
	.datab(\inst4|registers~742_regout ),
	.datac(\inst4|registers~998_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~2052_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2052 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneii_lcell_comb \inst4|registers~2053 (
// Equation(s):
// \inst4|registers~2053_combout  = (\inst4|registers~2050_combout  & (((\inst4|registers~2052_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2050_combout  & (\inst4|registers~2045_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2045_combout ),
	.datab(\inst4|registers~2050_combout ),
	.datac(\inst4|registers~2052_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2053_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2053 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \inst4|data2[6]~25 (
// Equation(s):
// \inst4|data2[6]~25_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2053_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~2063_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|registers~2063_combout ),
	.datab(\inst4|registers~2053_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[6]~25 .lut_mask = 16'hCC0A;
defparam \inst4|data2[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \inst6|Mux24~4 (
// Equation(s):
// \inst6|Mux24~4_combout  = (\inst6|Add0~14_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~14_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \inst6|Mux24~2 (
// Equation(s):
// \inst6|Mux24~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~14_combout  & (\inst6|Mux30~3_combout ))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux24~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~14_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux24~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~2 .lut_mask = 16'hB383;
defparam \inst6|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \inst30|out[7]~24 (
// Equation(s):
// \inst30|out[7]~24_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[7]~24_combout ))

	.dataa(\inst4|data2[7]~24_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.cin(gnd),
	.combout(\inst30|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[7]~24 .lut_mask = 16'hFA0A;
defparam \inst30|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \inst6|Mux24~3 (
// Equation(s):
// \inst6|Mux24~3_combout  = (\inst6|Mux24~2_combout  & (((\inst4|data1[7]~24_combout  & \inst30|out[7]~24_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux24~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[7]~24_combout ) # 
// (\inst30|out[7]~24_combout ))))

	.dataa(\inst4|data1[7]~24_combout ),
	.datab(\inst6|Mux24~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst30|out[7]~24_combout ),
	.cin(gnd),
	.combout(\inst6|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux24~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneii_lcell_comb \inst6|Mux23~4 (
// Equation(s):
// \inst6|Mux23~4_combout  = (\inst6|Add0~16_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~16_combout ),
	.datab(\inst36|OpULA [1]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~4 .lut_mask = 16'h222A;
defparam \inst6|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \inst30|out[8]~23 (
// Equation(s):
// \inst30|out[8]~23_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[8]~23_combout ))

	.dataa(\inst4|data2[8]~23_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\inst30|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[8]~23 .lut_mask = 16'hFA0A;
defparam \inst30|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N15
cycloneii_lcell_ff \inst4|registers~579 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~579_regout ));

// Location: LCFF_X49_Y32_N29
cycloneii_lcell_ff \inst4|registers~835 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~835_regout ));

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \inst4|registers~2144 (
// Equation(s):
// \inst4|registers~2144_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~835_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~579_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~579_regout ),
	.datac(\inst4|registers~835_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2144_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2144 .lut_mask = 16'hFA44;
defparam \inst4|registers~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N29
cycloneii_lcell_ff \inst4|registers~707 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~707_regout ));

// Location: LCCOMB_X50_Y32_N28
cycloneii_lcell_comb \inst4|registers~2145 (
// Equation(s):
// \inst4|registers~2145_combout  = (\inst4|registers~2144_combout  & ((\inst4|registers~963_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~2144_combout  & (((\inst4|registers~707_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~963_regout ),
	.datab(\inst4|registers~2144_combout ),
	.datac(\inst4|registers~707_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2145_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2145 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N21
cycloneii_lcell_ff \inst4|registers~643 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~643_regout ));

// Location: LCFF_X42_Y29_N23
cycloneii_lcell_ff \inst4|registers~899 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~899_regout ));

// Location: LCCOMB_X42_Y29_N20
cycloneii_lcell_comb \inst4|registers~2149 (
// Equation(s):
// \inst4|registers~2149_combout  = (\inst4|registers~2148_combout  & (((\inst4|registers~899_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~2148_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~643_regout )))

	.dataa(\inst4|registers~2148_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~643_regout ),
	.datad(\inst4|registers~899_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2149_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2149 .lut_mask = 16'hEA62;
defparam \inst4|registers~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N19
cycloneii_lcell_ff \inst4|registers~675 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~675_regout ));

// Location: LCCOMB_X43_Y31_N18
cycloneii_lcell_comb \inst4|registers~2146 (
// Equation(s):
// \inst4|registers~2146_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~675_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~547_regout ))))

	.dataa(\inst4|registers~547_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~675_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2146 .lut_mask = 16'hFC22;
defparam \inst4|registers~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N31
cycloneii_lcell_ff \inst4|registers~803 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~803_regout ));

// Location: LCFF_X49_Y23_N1
cycloneii_lcell_ff \inst4|registers~931 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~931_regout ));

// Location: LCCOMB_X49_Y23_N30
cycloneii_lcell_comb \inst4|registers~2147 (
// Equation(s):
// \inst4|registers~2147_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2146_combout  & ((\inst4|registers~931_regout ))) # (!\inst4|registers~2146_combout  & (\inst4|registers~803_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2146_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2146_combout ),
	.datac(\inst4|registers~803_regout ),
	.datad(\inst4|registers~931_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2147 .lut_mask = 16'hEC64;
defparam \inst4|registers~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneii_lcell_comb \inst4|registers~2150 (
// Equation(s):
// \inst4|registers~2150_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~2147_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2149_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~2149_combout ),
	.datad(\inst4|registers~2147_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2150 .lut_mask = 16'hBA98;
defparam \inst4|registers~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneii_lcell_comb \inst4|registers~2153 (
// Equation(s):
// \inst4|registers~2153_combout  = (\inst4|registers~2150_combout  & ((\inst4|registers~2152_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2150_combout  & (((\inst4|registers~2145_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~2152_combout ),
	.datab(\inst4|registers~2145_combout ),
	.datac(\inst4|registers~2150_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2153 .lut_mask = 16'hACF0;
defparam \inst4|registers~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneii_lcell_comb \inst4|data1[3]~28 (
// Equation(s):
// \inst4|data1[3]~28_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2153_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~2163_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~2163_combout ),
	.datab(\inst4|registers~2153_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[3]~28 .lut_mask = 16'hCC0A;
defparam \inst4|data1[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \inst30|out[2]~29 (
// Equation(s):
// \inst30|out[2]~29_combout  = (\inst36|OrigUla~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [2])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[2]~29_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.datad(\inst4|data2[2]~29_combout ),
	.cin(gnd),
	.combout(\inst30|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[2]~29 .lut_mask = 16'hF3C0;
defparam \inst30|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N29
cycloneii_lcell_ff \inst4|registers~993 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~993_regout ));

// Location: LCFF_X45_Y29_N11
cycloneii_lcell_ff \inst4|registers~865 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~865_regout ));

// Location: LCCOMB_X45_Y29_N28
cycloneii_lcell_comb \inst4|registers~2252 (
// Equation(s):
// \inst4|registers~2252_combout  = (\inst4|registers~2251_combout  & (((\inst4|registers~993_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~2251_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~865_regout ))))

	.dataa(\inst4|registers~2251_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~993_regout ),
	.datad(\inst4|registers~865_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2252_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2252 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N5
cycloneii_lcell_ff \inst4|registers~801 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~801_regout ));

// Location: LCFF_X48_Y27_N31
cycloneii_lcell_ff \inst4|registers~929 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~929_regout ));

// Location: LCFF_X48_Y23_N23
cycloneii_lcell_ff \inst4|registers~545 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~545_regout ));

// Location: LCCOMB_X48_Y23_N22
cycloneii_lcell_comb \inst4|registers~2246 (
// Equation(s):
// \inst4|registers~2246_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~673_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~545_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~673_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~545_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2246_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2246 .lut_mask = 16'hCCB8;
defparam \inst4|registers~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \inst4|registers~2247 (
// Equation(s):
// \inst4|registers~2247_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2246_combout  & ((\inst4|registers~929_regout ))) # (!\inst4|registers~2246_combout  & (\inst4|registers~801_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2246_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~801_regout ),
	.datac(\inst4|registers~929_regout ),
	.datad(\inst4|registers~2246_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2247_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2247 .lut_mask = 16'hF588;
defparam \inst4|registers~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneii_lcell_comb \inst4|registers~2250 (
// Equation(s):
// \inst4|registers~2250_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2247_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~2249_combout ))))

	.dataa(\inst4|registers~2249_combout ),
	.datab(\inst4|registers~2247_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2250_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2250 .lut_mask = 16'hFC0A;
defparam \inst4|registers~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneii_lcell_comb \inst4|registers~2253 (
// Equation(s):
// \inst4|registers~2253_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2250_combout  & ((\inst4|registers~2252_combout ))) # (!\inst4|registers~2250_combout  & (\inst4|registers~2245_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2250_combout ))))

	.dataa(\inst4|registers~2245_combout ),
	.datab(\inst4|registers~2252_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~2250_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2253_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2253 .lut_mask = 16'hCFA0;
defparam \inst4|registers~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneii_lcell_comb \inst4|data2[1]~30 (
// Equation(s):
// \inst4|data2[1]~30_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2253_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~2263_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~2263_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~2253_combout ),
	.cin(gnd),
	.combout(\inst4|data2[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[1]~30 .lut_mask = 16'hCE02;
defparam \inst4|data2[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \inst30|out[1]~30 (
// Equation(s):
// \inst30|out[1]~30_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[1]~30_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[1]~30_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.cin(gnd),
	.combout(\inst30|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[1]~30 .lut_mask = 16'hFC0C;
defparam \inst30|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \inst30|out[0]~31 (
// Equation(s):
// \inst30|out[0]~31_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[0]~31_combout ))

	.dataa(\inst4|data2[0]~31_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst30|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[0]~31 .lut_mask = 16'hEE22;
defparam \inst30|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneii_lcell_comb \inst5|ULAopcode[1]~0 (
// Equation(s):
// \inst5|ULAopcode[1]~0_combout  = (\inst36|OpULA [1] & \50|altsyncram_component|auto_generated|altsyncram1|q_a [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\inst5|ULAopcode[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|ULAopcode[1]~0 .lut_mask = 16'hF000;
defparam \inst5|ULAopcode[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneii_lcell_comb \inst6|Mux31~0 (
// Equation(s):
// \inst6|Mux31~0_combout  = (\inst5|ULAopcode[0]~1_combout  & ((\inst30|out[0]~31_combout ) # ((\inst4|data1[0]~31_combout ) # (!\inst5|ULAopcode[1]~0_combout )))) # (!\inst5|ULAopcode[0]~1_combout  & (\inst30|out[0]~31_combout  & 
// (\inst5|ULAopcode[1]~0_combout  & \inst4|data1[0]~31_combout )))

	.dataa(\inst5|ULAopcode[0]~1_combout ),
	.datab(\inst30|out[0]~31_combout ),
	.datac(\inst5|ULAopcode[1]~0_combout ),
	.datad(\inst4|data1[0]~31_combout ),
	.cin(gnd),
	.combout(\inst6|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux31~0 .lut_mask = 16'hEA8A;
defparam \inst6|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \inst6|Add1~0 (
// Equation(s):
// \inst6|Add1~0_combout  = (\inst4|data1[0]~31_combout  & ((GND) # (!\inst30|out[0]~31_combout ))) # (!\inst4|data1[0]~31_combout  & (\inst30|out[0]~31_combout  $ (GND)))
// \inst6|Add1~1  = CARRY((\inst4|data1[0]~31_combout ) # (!\inst30|out[0]~31_combout ))

	.dataa(\inst4|data1[0]~31_combout ),
	.datab(\inst30|out[0]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add1~0_combout ),
	.cout(\inst6|Add1~1 ));
// synopsys translate_off
defparam \inst6|Add1~0 .lut_mask = 16'h66BB;
defparam \inst6|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N27
cycloneii_lcell_ff \inst4|registers~255 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~255_regout ));

// Location: LCFF_X48_Y28_N25
cycloneii_lcell_ff \inst4|registers~191 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~191_regout ));

// Location: LCFF_X47_Y28_N25
cycloneii_lcell_ff \inst4|registers~223 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~223_regout ));

// Location: LCFF_X48_Y28_N19
cycloneii_lcell_ff \inst4|registers~159 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~159_regout ));

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \inst4|registers~1036 (
// Equation(s):
// \inst4|registers~1036_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~223_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~159_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~223_regout ),
	.datad(\inst4|registers~159_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1036_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1036 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \inst4|registers~1037 (
// Equation(s):
// \inst4|registers~1037_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1036_combout  & (\inst4|registers~255_regout )) # (!\inst4|registers~1036_combout  & ((\inst4|registers~191_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1036_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~255_regout ),
	.datac(\inst4|registers~191_regout ),
	.datad(\inst4|registers~1036_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1037_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1037 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneii_lcell_comb \inst4|registers~2346 (
// Equation(s):
// \inst4|registers~2346_combout  = (\inst4|registers~2309_combout  & \inst4|registers~2337_combout )

	.dataa(vcc),
	.datab(\inst4|registers~2309_combout ),
	.datac(\inst4|registers~2337_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2346_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2346 .lut_mask = 16'hC0C0;
defparam \inst4|registers~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N17
cycloneii_lcell_ff \inst4|registers~95 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~95_regout ));

// Location: LCCOMB_X52_Y26_N22
cycloneii_lcell_comb \inst4|registers~2349 (
// Equation(s):
// \inst4|registers~2349_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2333_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2333_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2349_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2349 .lut_mask = 16'hF000;
defparam \inst4|registers~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N19
cycloneii_lcell_ff \inst4|registers~127 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~127_regout ));

// Location: LCCOMB_X45_Y26_N16
cycloneii_lcell_comb \inst4|registers~1039 (
// Equation(s):
// \inst4|registers~1039_combout  = (\inst4|registers~1038_combout  & (((\inst4|registers~127_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1038_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~95_regout )))

	.dataa(\inst4|registers~1038_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~95_regout ),
	.datad(\inst4|registers~127_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1039_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1039 .lut_mask = 16'hEA62;
defparam \inst4|registers~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneii_lcell_comb \inst4|registers~1040 (
// Equation(s):
// \inst4|registers~1040_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1037_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1039_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1037_combout ),
	.datad(\inst4|registers~1039_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1040_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1040 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y33_N1
cycloneii_lcell_ff \inst4|registers~479 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~479_regout ));

// Location: LCFF_X52_Y33_N3
cycloneii_lcell_ff \inst4|registers~415 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~415_regout ));

// Location: LCCOMB_X52_Y33_N0
cycloneii_lcell_comb \inst4|registers~1041 (
// Equation(s):
// \inst4|registers~1041_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~479_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~415_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~479_regout ),
	.datad(\inst4|registers~415_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1041_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1041 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N25
cycloneii_lcell_ff \inst4|registers~447 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~447_regout ));

// Location: LCFF_X51_Y33_N3
cycloneii_lcell_ff \inst4|registers~511 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~511_regout ));

// Location: LCCOMB_X51_Y33_N24
cycloneii_lcell_comb \inst4|registers~1042 (
// Equation(s):
// \inst4|registers~1042_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1041_combout  & ((\inst4|registers~511_regout ))) # (!\inst4|registers~1041_combout  & (\inst4|registers~447_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1041_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1041_combout ),
	.datac(\inst4|registers~447_regout ),
	.datad(\inst4|registers~511_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1042_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1042 .lut_mask = 16'hEC64;
defparam \inst4|registers~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \inst4|registers~2339 (
// Equation(s):
// \inst4|registers~2339_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2313_combout )

	.dataa(vcc),
	.datab(\inst4|registers~2337_combout ),
	.datac(vcc),
	.datad(\inst4|registers~2313_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2339_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2339 .lut_mask = 16'hCC00;
defparam \inst4|registers~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N1
cycloneii_lcell_ff \inst4|registers~319 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~319_regout ));

// Location: LCCOMB_X49_Y26_N0
cycloneii_lcell_comb \inst4|registers~1034 (
// Equation(s):
// \inst4|registers~1034_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~319_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~287_regout ))))

	.dataa(\inst4|registers~287_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~319_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1034_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1034 .lut_mask = 16'hFC22;
defparam \inst4|registers~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneii_lcell_comb \inst4|registers~2338 (
// Equation(s):
// \inst4|registers~2338_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2307_combout )

	.dataa(\inst4|registers~2337_combout ),
	.datab(vcc),
	.datac(\inst4|registers~2307_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2338_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2338 .lut_mask = 16'hA0A0;
defparam \inst4|registers~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N9
cycloneii_lcell_ff \inst4|registers~351 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~351_regout ));

// Location: LCCOMB_X53_Y30_N8
cycloneii_lcell_comb \inst4|registers~1035 (
// Equation(s):
// \inst4|registers~1035_combout  = (\inst4|registers~1034_combout  & ((\inst4|registers~383_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1034_combout  & (((\inst4|registers~351_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~383_regout ),
	.datab(\inst4|registers~1034_combout ),
	.datac(\inst4|registers~351_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1035_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1035 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \inst4|registers~1043 (
// Equation(s):
// \inst4|registers~1043_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1040_combout  & (\inst4|registers~1042_combout )) # (!\inst4|registers~1040_combout  & ((\inst4|registers~1035_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1040_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1040_combout ),
	.datac(\inst4|registers~1042_combout ),
	.datad(\inst4|registers~1035_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1043_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1043 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneii_lcell_comb \inst4|data1[31]~0 (
// Equation(s):
// \inst4|data1[31]~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1033_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1043_combout  & !\inst4|Equal0~0_combout 
// ))))

	.dataa(\inst4|registers~1033_combout ),
	.datab(\inst4|registers~1043_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[31]~0 .lut_mask = 16'hAA0C;
defparam \inst4|data1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneii_lcell_comb \inst6|Mux0~2 (
// Equation(s):
// \inst6|Mux0~2_combout  = (\inst6|Mux0~1_combout  & ((\inst30|out[31]~0_combout  & ((\inst4|data1[31]~0_combout ) # (\inst5|ULAopcode[0]~1_combout ))) # (!\inst30|out[31]~0_combout  & (\inst4|data1[31]~0_combout  & \inst5|ULAopcode[0]~1_combout ))))

	.dataa(\inst30|out[31]~0_combout ),
	.datab(\inst4|data1[31]~0_combout ),
	.datac(\inst5|ULAopcode[0]~1_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~2 .lut_mask = 16'hE800;
defparam \inst6|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N13
cycloneii_lcell_ff \inst4|registers~94 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~94_regout ));

// Location: LCCOMB_X45_Y26_N14
cycloneii_lcell_comb \inst4|registers~1098 (
// Equation(s):
// \inst4|registers~1098_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~94_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~30_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~30_regout ),
	.datad(\inst4|registers~94_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1098_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1098 .lut_mask = 16'hDC98;
defparam \inst4|registers~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N9
cycloneii_lcell_ff \inst4|registers~126 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~126_regout ));

// Location: LCCOMB_X51_Y31_N8
cycloneii_lcell_comb \inst4|registers~1099 (
// Equation(s):
// \inst4|registers~1099_combout  = (\inst4|registers~1098_combout  & (((\inst4|registers~126_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1098_combout  & (\inst4|registers~62_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~62_regout ),
	.datab(\inst4|registers~1098_combout ),
	.datac(\inst4|registers~126_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1099_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1099 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneii_lcell_comb \inst4|registers~2341 (
// Equation(s):
// \inst4|registers~2341_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2329_combout )

	.dataa(\inst4|registers~2337_combout ),
	.datab(vcc),
	.datac(\inst4|registers~2329_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2341_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2341 .lut_mask = 16'hA0A0;
defparam \inst4|registers~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N1
cycloneii_lcell_ff \inst4|registers~382 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~382_regout ));

// Location: LCFF_X48_Y26_N25
cycloneii_lcell_ff \inst4|registers~318 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~318_regout ));

// Location: LCCOMB_X52_Y32_N0
cycloneii_lcell_comb \inst4|registers~1097 (
// Equation(s):
// \inst4|registers~1097_combout  = (\inst4|registers~1096_combout  & (((\inst4|registers~382_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1096_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~318_regout ))))

	.dataa(\inst4|registers~1096_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~382_regout ),
	.datad(\inst4|registers~318_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1097_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1097 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \inst4|registers~1100 (
// Equation(s):
// \inst4|registers~1100_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1097_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1099_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1099_combout ),
	.datac(\inst4|registers~1097_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1100_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1100 .lut_mask = 16'hFA44;
defparam \inst4|registers~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N23
cycloneii_lcell_ff \inst4|registers~510 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~510_regout ));

// Location: LCFF_X50_Y33_N17
cycloneii_lcell_ff \inst4|registers~478 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~478_regout ));

// Location: LCCOMB_X51_Y33_N22
cycloneii_lcell_comb \inst4|registers~1102 (
// Equation(s):
// \inst4|registers~1102_combout  = (\inst4|registers~1101_combout  & (((\inst4|registers~510_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1101_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~478_regout ))))

	.dataa(\inst4|registers~1101_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~510_regout ),
	.datad(\inst4|registers~478_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1102 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \inst4|registers~1103 (
// Equation(s):
// \inst4|registers~1103_combout  = (\inst4|registers~1100_combout  & (((\inst4|registers~1102_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1100_combout  & (\inst4|registers~1095_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~1095_combout ),
	.datab(\inst4|registers~1100_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1102_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1103 .lut_mask = 16'hEC2C;
defparam \inst4|registers~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \inst4|data2[30]~1 (
// Equation(s):
// \inst4|data2[30]~1_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1093_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1103_combout  & !\inst4|Equal1~0_combout 
// ))))

	.dataa(\inst4|registers~1093_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|registers~1103_combout ),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[30]~1 .lut_mask = 16'h88B8;
defparam \inst4|data2[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \inst4|registers~2323 (
// Equation(s):
// \inst4|registers~2323_combout  = (\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2323_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2323 .lut_mask = 16'h0002;
defparam \inst4|registers~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneii_lcell_comb \inst4|registers~2340 (
// Equation(s):
// \inst4|registers~2340_combout  = (\inst4|registers~2337_combout  & \inst4|registers~2323_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2337_combout ),
	.datad(\inst4|registers~2323_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2340_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2340 .lut_mask = 16'hF000;
defparam \inst4|registers~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N27
cycloneii_lcell_ff \inst4|registers~266 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~266_regout ));

// Location: LCFF_X53_Y30_N1
cycloneii_lcell_ff \inst4|registers~330 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~330_regout ));

// Location: LCCOMB_X53_Y30_N26
cycloneii_lcell_comb \inst4|registers~1896 (
// Equation(s):
// \inst4|registers~1896_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~330_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~266_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~266_regout ),
	.datad(\inst4|registers~330_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1896_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1896 .lut_mask = 16'hDC98;
defparam \inst4|registers~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N11
cycloneii_lcell_ff \inst4|registers~362 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~362_regout ));

// Location: LCCOMB_X54_Y30_N10
cycloneii_lcell_comb \inst4|registers~1897 (
// Equation(s):
// \inst4|registers~1897_combout  = (\inst4|registers~1896_combout  & (((\inst4|registers~362_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1896_combout  & (\inst4|registers~298_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~298_regout ),
	.datab(\inst4|registers~1896_combout ),
	.datac(\inst4|registers~362_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1897_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1897 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
cycloneii_lcell_comb \inst4|registers~1900 (
// Equation(s):
// \inst4|registers~1900_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1897_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1899_combout ))))

	.dataa(\inst4|registers~1899_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1897_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1900_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1900 .lut_mask = 16'hF2C2;
defparam \inst4|registers~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N9
cycloneii_lcell_ff \inst4|registers~234 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~234_regout ));

// Location: LCFF_X48_Y29_N21
cycloneii_lcell_ff \inst4|registers~202 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~202_regout ));

// Location: LCCOMB_X47_Y25_N8
cycloneii_lcell_comb \inst4|registers~1895 (
// Equation(s):
// \inst4|registers~1895_combout  = (\inst4|registers~1894_combout  & (((\inst4|registers~234_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1894_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~202_regout ))))

	.dataa(\inst4|registers~1894_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~234_regout ),
	.datad(\inst4|registers~202_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1895_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1895 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneii_lcell_comb \inst4|registers~1903 (
// Equation(s):
// \inst4|registers~1903_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1900_combout  & (\inst4|registers~1902_combout )) # (!\inst4|registers~1900_combout  & ((\inst4|registers~1895_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1900_combout ))))

	.dataa(\inst4|registers~1902_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1900_combout ),
	.datad(\inst4|registers~1895_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1903_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1903 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N7
cycloneii_lcell_ff \inst4|registers~1002 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1002_regout ));

// Location: LCFF_X44_Y27_N29
cycloneii_lcell_ff \inst4|registers~746 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~746_regout ));

// Location: LCCOMB_X44_Y27_N6
cycloneii_lcell_comb \inst4|registers~1892 (
// Equation(s):
// \inst4|registers~1892_combout  = (\inst4|registers~1891_combout  & (((\inst4|registers~1002_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1891_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~746_regout ))))

	.dataa(\inst4|registers~1891_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1002_regout ),
	.datad(\inst4|registers~746_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1892_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1892 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N1
cycloneii_lcell_ff \inst4|registers~842 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~842_regout ));

// Location: LCFF_X45_Y30_N11
cycloneii_lcell_ff \inst4|registers~970 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~970_regout ));

// Location: LCFF_X45_Y32_N11
cycloneii_lcell_ff \inst4|registers~586 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~586_regout ));

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \inst4|registers~1886 (
// Equation(s):
// \inst4|registers~1886_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~714_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~586_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~714_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~586_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1886_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1886 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
cycloneii_lcell_comb \inst4|registers~1887 (
// Equation(s):
// \inst4|registers~1887_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1886_combout  & ((\inst4|registers~970_regout ))) # (!\inst4|registers~1886_combout  & (\inst4|registers~842_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1886_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~842_regout ),
	.datac(\inst4|registers~970_regout ),
	.datad(\inst4|registers~1886_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1887_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1887 .lut_mask = 16'hF588;
defparam \inst4|registers~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneii_lcell_comb \inst4|registers~1890 (
// Equation(s):
// \inst4|registers~1890_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # (\inst4|registers~1887_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1889_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|registers~1889_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1887_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1890_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1890 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \inst4|registers~1893 (
// Equation(s):
// \inst4|registers~1893_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1890_combout  & ((\inst4|registers~1892_combout ))) # (!\inst4|registers~1890_combout  & (\inst4|registers~1885_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1890_combout ))))

	.dataa(\inst4|registers~1885_combout ),
	.datab(\inst4|registers~1892_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1890_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1893_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1893 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \inst4|data2[10]~21 (
// Equation(s):
// \inst4|data2[10]~21_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1893_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1903_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1903_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1893_combout ),
	.cin(gnd),
	.combout(\inst4|data2[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[10]~21 .lut_mask = 16'hAE04;
defparam \inst4|data2[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|Mux17~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X56_Y27_N17
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCFF_X45_Y30_N31
cycloneii_lcell_ff \inst4|registers~971 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~971_regout ));

// Location: LCFF_X45_Y32_N29
cycloneii_lcell_ff \inst4|registers~715 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~715_regout ));

// Location: LCCOMB_X45_Y30_N30
cycloneii_lcell_comb \inst4|registers~1845 (
// Equation(s):
// \inst4|registers~1845_combout  = (\inst4|registers~1844_combout  & (((\inst4|registers~971_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1844_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~715_regout ))))

	.dataa(\inst4|registers~1844_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~971_regout ),
	.datad(\inst4|registers~715_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1845_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1845 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \inst4|registers~939 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~939_regout ));

// Location: LCFF_X43_Y31_N13
cycloneii_lcell_ff \inst4|registers~555 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~555_regout ));

// Location: LCFF_X43_Y31_N27
cycloneii_lcell_ff \inst4|registers~683 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~683_regout ));

// Location: LCCOMB_X43_Y31_N12
cycloneii_lcell_comb \inst4|registers~1846 (
// Equation(s):
// \inst4|registers~1846_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~683_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~555_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~555_regout ),
	.datad(\inst4|registers~683_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1846_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1846 .lut_mask = 16'hBA98;
defparam \inst4|registers~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \inst4|registers~1847 (
// Equation(s):
// \inst4|registers~1847_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1846_combout  & ((\inst4|registers~939_regout ))) # (!\inst4|registers~1846_combout  & (\inst4|registers~811_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1846_combout ))))

	.dataa(\inst4|registers~811_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~939_regout ),
	.datad(\inst4|registers~1846_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1847_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1847 .lut_mask = 16'hF388;
defparam \inst4|registers~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \inst4|registers~1850 (
// Equation(s):
// \inst4|registers~1850_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1847_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1849_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1849_combout ),
	.datab(\inst4|registers~1847_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1850_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1850 .lut_mask = 16'hF0CA;
defparam \inst4|registers~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneii_lcell_comb \inst4|registers~1853 (
// Equation(s):
// \inst4|registers~1853_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1850_combout  & (\inst4|registers~1852_combout )) # (!\inst4|registers~1850_combout  & ((\inst4|registers~1845_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1850_combout ))))

	.dataa(\inst4|registers~1852_combout ),
	.datab(\inst4|registers~1845_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1850_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1853_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1853 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N9
cycloneii_lcell_ff \inst4|registers~459 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~459_regout ));

// Location: LCFF_X53_Y25_N27
cycloneii_lcell_ff \inst4|registers~395 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~395_regout ));

// Location: LCCOMB_X53_Y25_N26
cycloneii_lcell_comb \inst4|registers~1861 (
// Equation(s):
// \inst4|registers~1861_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~459_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~395_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~459_regout ),
	.datac(\inst4|registers~395_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1861_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1861 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N17
cycloneii_lcell_ff \inst4|registers~491 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[11]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~491_regout ));

// Location: LCCOMB_X45_Y25_N22
cycloneii_lcell_comb \inst4|registers~1862 (
// Equation(s):
// \inst4|registers~1862_combout  = (\inst4|registers~1861_combout  & (((\inst4|registers~491_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1861_combout  & (\inst4|registers~427_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~427_regout ),
	.datab(\inst4|registers~1861_combout ),
	.datac(\inst4|registers~491_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1862_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1862 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N29
cycloneii_lcell_ff \inst4|registers~331 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~331_regout ));

// Location: LCFF_X54_Y30_N31
cycloneii_lcell_ff \inst4|registers~363 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~363_regout ));

// Location: LCFF_X53_Y30_N15
cycloneii_lcell_ff \inst4|registers~267 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~267_regout ));

// Location: LCFF_X53_Y29_N1
cycloneii_lcell_ff \inst4|registers~299 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~299_regout ));

// Location: LCCOMB_X53_Y30_N14
cycloneii_lcell_comb \inst4|registers~1854 (
// Equation(s):
// \inst4|registers~1854_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~299_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~267_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~267_regout ),
	.datad(\inst4|registers~299_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1854_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1854 .lut_mask = 16'hBA98;
defparam \inst4|registers~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneii_lcell_comb \inst4|registers~1855 (
// Equation(s):
// \inst4|registers~1855_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1854_combout  & ((\inst4|registers~363_regout ))) # (!\inst4|registers~1854_combout  & (\inst4|registers~331_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1854_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~331_regout ),
	.datac(\inst4|registers~363_regout ),
	.datad(\inst4|registers~1854_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1855_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1855 .lut_mask = 16'hF588;
defparam \inst4|registers~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneii_lcell_comb \inst4|registers~1863 (
// Equation(s):
// \inst4|registers~1863_combout  = (\inst4|registers~1860_combout  & ((\inst4|registers~1862_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1860_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~1855_combout ))))

	.dataa(\inst4|registers~1860_combout ),
	.datab(\inst4|registers~1862_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1855_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1863_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1863 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \inst4|data2[11]~20 (
// Equation(s):
// \inst4|data2[11]~20_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1853_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|registers~1863_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|registers~1853_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~1863_combout ),
	.cin(gnd),
	.combout(\inst4|data2[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[11]~20 .lut_mask = 16'hC5C0;
defparam \inst4|data2[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N21
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst6|Mux16~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCFF_X56_Y27_N19
cycloneii_lcell_ff \inst2|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|altsyncram_component|auto_generated|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \inst4|registers~2325 (
// Equation(s):
// \inst4|registers~2325_combout  = (!\inst33|out[3]~3_combout  & (!\inst33|out[2]~2_combout  & (!\inst33|out[1]~1_combout  & !\inst33|out[0]~0_combout )))

	.dataa(\inst33|out[3]~3_combout ),
	.datab(\inst33|out[2]~2_combout ),
	.datac(\inst33|out[1]~1_combout ),
	.datad(\inst33|out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2325_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2325 .lut_mask = 16'h0001;
defparam \inst4|registers~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneii_lcell_comb \inst4|registers~2348 (
// Equation(s):
// \inst4|registers~2348_combout  = (\inst4|registers~2325_combout  & \inst4|registers~2337_combout )

	.dataa(vcc),
	.datab(\inst4|registers~2325_combout ),
	.datac(\inst4|registers~2337_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|registers~2348_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2348 .lut_mask = 16'hC0C0;
defparam \inst4|registers~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N19
cycloneii_lcell_ff \inst4|registers~12 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~12_regout ));

// Location: LCCOMB_X52_Y29_N18
cycloneii_lcell_comb \inst4|registers~1818 (
// Equation(s):
// \inst4|registers~1818_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~76_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~12_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~76_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~12_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1818_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1818 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N27
cycloneii_lcell_ff \inst4|registers~108 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~108_regout ));

// Location: LCCOMB_X51_Y29_N26
cycloneii_lcell_comb \inst4|registers~1819 (
// Equation(s):
// \inst4|registers~1819_combout  = (\inst4|registers~1818_combout  & (((\inst4|registers~108_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1818_combout  & (\inst4|registers~44_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~44_regout ),
	.datab(\inst4|registers~1818_combout ),
	.datac(\inst4|registers~108_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1819_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1819 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N3
cycloneii_lcell_ff \inst4|registers~332 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~332_regout ));

// Location: LCFF_X54_Y29_N5
cycloneii_lcell_ff \inst4|registers~268 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~268_regout ));

// Location: LCCOMB_X54_Y29_N4
cycloneii_lcell_comb \inst4|registers~1816 (
// Equation(s):
// \inst4|registers~1816_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~332_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~268_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~332_regout ),
	.datac(\inst4|registers~268_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1816_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1816 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N17
cycloneii_lcell_ff \inst4|registers~364 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~364_regout ));

// Location: LCCOMB_X51_Y29_N16
cycloneii_lcell_comb \inst4|registers~1817 (
// Equation(s):
// \inst4|registers~1817_combout  = (\inst4|registers~1816_combout  & (((\inst4|registers~364_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1816_combout  & (\inst4|registers~300_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~300_regout ),
	.datab(\inst4|registers~1816_combout ),
	.datac(\inst4|registers~364_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1817_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1817 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \inst4|registers~1820 (
// Equation(s):
// \inst4|registers~1820_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1817_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1819_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1819_combout ),
	.datad(\inst4|registers~1817_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1820_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1820 .lut_mask = 16'hDC98;
defparam \inst4|registers~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N11
cycloneii_lcell_ff \inst4|registers~204 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~204_regout ));

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \inst4|registers~1815 (
// Equation(s):
// \inst4|registers~1815_combout  = (\inst4|registers~1814_combout  & (((\inst4|registers~236_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1814_combout  & (\inst4|registers~204_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1814_combout ),
	.datab(\inst4|registers~204_regout ),
	.datac(\inst4|registers~236_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1815_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1815 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N9
cycloneii_lcell_ff \inst4|registers~492 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[12]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~492_regout ));

// Location: LCFF_X51_Y27_N1
cycloneii_lcell_ff \inst4|registers~428 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~428_regout ));

// Location: LCFF_X51_Y27_N3
cycloneii_lcell_ff \inst4|registers~396 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~396_regout ));

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \inst4|registers~1821 (
// Equation(s):
// \inst4|registers~1821_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~428_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~396_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~428_regout ),
	.datac(\inst4|registers~396_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1821_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1821 .lut_mask = 16'hEE50;
defparam \inst4|registers~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N31
cycloneii_lcell_ff \inst4|registers~460 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~460_regout ));

// Location: LCCOMB_X51_Y30_N6
cycloneii_lcell_comb \inst4|registers~1822 (
// Equation(s):
// \inst4|registers~1822_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1821_combout  & (\inst4|registers~492_regout )) # (!\inst4|registers~1821_combout  & ((\inst4|registers~460_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1821_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~492_regout ),
	.datac(\inst4|registers~1821_combout ),
	.datad(\inst4|registers~460_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1822_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1822 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \inst4|registers~1823 (
// Equation(s):
// \inst4|registers~1823_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1820_combout  & ((\inst4|registers~1822_combout ))) # (!\inst4|registers~1820_combout  & (\inst4|registers~1815_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1820_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1820_combout ),
	.datac(\inst4|registers~1815_combout ),
	.datad(\inst4|registers~1822_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1823_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1823 .lut_mask = 16'hEC64;
defparam \inst4|registers~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \inst4|data2[12]~19 (
// Equation(s):
// \inst4|data2[12]~19_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1813_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|registers~1823_combout ))))

	.dataa(\inst4|registers~1813_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1823_combout ),
	.cin(gnd),
	.combout(\inst4|data2[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[12]~19 .lut_mask = 16'h8B88;
defparam \inst4|data2[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~19_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 .lut_mask = 16'hCBC8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y46
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[12]~19_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~38_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
cycloneii_lcell_comb \inst3|out[12]~19 (
// Equation(s):
// \inst3|out[12]~19_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux19~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[12]~39_combout ),
	.datad(\inst6|Mux19~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[12]~19 .lut_mask = 16'hF5A0;
defparam \inst3|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N27
cycloneii_lcell_ff \inst4|registers~236 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~236_regout ));

// Location: LCFF_X47_Y31_N25
cycloneii_lcell_ff \inst4|registers~172 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~172_regout ));

// Location: LCCOMB_X47_Y31_N24
cycloneii_lcell_comb \inst4|registers~1794 (
// Equation(s):
// \inst4|registers~1794_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~172_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~140_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~140_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~172_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1794_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1794 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \inst4|registers~1795 (
// Equation(s):
// \inst4|registers~1795_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1794_combout  & (\inst4|registers~236_regout )) # (!\inst4|registers~1794_combout  & ((\inst4|registers~204_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1794_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~236_regout ),
	.datac(\inst4|registers~204_regout ),
	.datad(\inst4|registers~1794_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1795_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1795 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
cycloneii_lcell_comb \inst4|registers~1802 (
// Equation(s):
// \inst4|registers~1802_combout  = (\inst4|registers~1801_combout  & ((\inst4|registers~492_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1801_combout  & (((\inst4|registers~460_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1801_combout ),
	.datab(\inst4|registers~492_regout ),
	.datac(\inst4|registers~460_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1802_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1802 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \inst4|registers~2347 (
// Equation(s):
// \inst4|registers~2347_combout  = (\inst4|registers~2317_combout  & \inst4|registers~2337_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2317_combout ),
	.datad(\inst4|registers~2337_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2347_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2347 .lut_mask = 16'hF000;
defparam \inst4|registers~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N1
cycloneii_lcell_ff \inst4|registers~44 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~44_regout ));

// Location: LCFF_X53_Y29_N31
cycloneii_lcell_ff \inst4|registers~76 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~76_regout ));

// Location: LCCOMB_X53_Y29_N30
cycloneii_lcell_comb \inst4|registers~1798 (
// Equation(s):
// \inst4|registers~1798_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~76_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~12_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~76_regout ),
	.datad(\inst4|registers~12_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1798_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1798 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneii_lcell_comb \inst4|registers~1799 (
// Equation(s):
// \inst4|registers~1799_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1798_combout  & (\inst4|registers~108_regout )) # (!\inst4|registers~1798_combout  & ((\inst4|registers~44_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1798_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~108_regout ),
	.datac(\inst4|registers~44_regout ),
	.datad(\inst4|registers~1798_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1799_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1799 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N21
cycloneii_lcell_ff \inst4|registers~300 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[12]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~300_regout ));

// Location: LCCOMB_X54_Y29_N2
cycloneii_lcell_comb \inst4|registers~1796 (
// Equation(s):
// \inst4|registers~1796_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~332_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~268_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~268_regout ),
	.datac(\inst4|registers~332_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1796_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1796 .lut_mask = 16'hFA44;
defparam \inst4|registers~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \inst4|registers~1797 (
// Equation(s):
// \inst4|registers~1797_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1796_combout  & (\inst4|registers~364_regout )) # (!\inst4|registers~1796_combout  & ((\inst4|registers~300_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1796_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~364_regout ),
	.datac(\inst4|registers~300_regout ),
	.datad(\inst4|registers~1796_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1797_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1797 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
cycloneii_lcell_comb \inst4|registers~1800 (
// Equation(s):
// \inst4|registers~1800_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1797_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1799_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1799_combout ),
	.datac(\inst4|registers~1797_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1800_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1800 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
cycloneii_lcell_comb \inst4|registers~1803 (
// Equation(s):
// \inst4|registers~1803_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1800_combout  & ((\inst4|registers~1802_combout ))) # (!\inst4|registers~1800_combout  & (\inst4|registers~1795_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1800_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1795_combout ),
	.datac(\inst4|registers~1802_combout ),
	.datad(\inst4|registers~1800_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1803_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1803 .lut_mask = 16'hF588;
defparam \inst4|registers~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
cycloneii_lcell_comb \inst4|data1[12]~19 (
// Equation(s):
// \inst4|data1[12]~19_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1793_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1803_combout  & 
// !\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1793_combout ),
	.datab(\inst4|registers~1803_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[12]~19 .lut_mask = 16'hAA0C;
defparam \inst4|data1[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \inst3|out[7]~24 (
// Equation(s):
// \inst3|out[7]~24_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux24~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[7]~49_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux24~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[7]~24 .lut_mask = 16'hAFA0;
defparam \inst3|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N21
cycloneii_lcell_ff \inst4|registers~167 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~167_regout ));

// Location: LCFF_X49_Y25_N7
cycloneii_lcell_ff \inst4|registers~231 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~231_regout ));

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \inst4|registers~1997 (
// Equation(s):
// \inst4|registers~1997_combout  = (\inst4|registers~1996_combout  & (((\inst4|registers~231_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1996_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~167_regout )))

	.dataa(\inst4|registers~1996_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~167_regout ),
	.datad(\inst4|registers~231_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1997_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1997 .lut_mask = 16'hEA62;
defparam \inst4|registers~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N17
cycloneii_lcell_ff \inst4|registers~103 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~103_regout ));

// Location: LCFF_X52_Y28_N23
cycloneii_lcell_ff \inst4|registers~71 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~71_regout ));

// Location: LCCOMB_X52_Y28_N22
cycloneii_lcell_comb \inst4|registers~1999 (
// Equation(s):
// \inst4|registers~1999_combout  = (\inst4|registers~1998_combout  & ((\inst4|registers~103_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1998_combout  & (((\inst4|registers~71_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1998_combout ),
	.datab(\inst4|registers~103_regout ),
	.datac(\inst4|registers~71_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1999_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1999 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \inst4|registers~2000 (
// Equation(s):
// \inst4|registers~2000_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~1997_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1999_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1997_combout ),
	.datad(\inst4|registers~1999_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2000_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2000 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N31
cycloneii_lcell_ff \inst4|registers~359 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~359_regout ));

// Location: LCFF_X54_Y32_N13
cycloneii_lcell_ff \inst4|registers~327 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[7]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~327_regout ));

// Location: LCCOMB_X54_Y32_N12
cycloneii_lcell_comb \inst4|registers~1995 (
// Equation(s):
// \inst4|registers~1995_combout  = (\inst4|registers~1994_combout  & ((\inst4|registers~359_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1994_combout  & (((\inst4|registers~327_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1994_combout ),
	.datab(\inst4|registers~359_regout ),
	.datac(\inst4|registers~327_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1995_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1995 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \inst4|registers~2003 (
// Equation(s):
// \inst4|registers~2003_combout  = (\inst4|registers~2000_combout  & ((\inst4|registers~2002_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~2000_combout  & (((\inst4|registers~1995_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~2002_combout ),
	.datab(\inst4|registers~2000_combout ),
	.datac(\inst4|registers~1995_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2003_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2003 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \inst4|data1[7]~24 (
// Equation(s):
// \inst4|data1[7]~24_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1993_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2003_combout  & !\inst4|Equal0~0_combout 
// ))))

	.dataa(\inst4|registers~1993_combout ),
	.datab(\inst4|registers~2003_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[7]~24 .lut_mask = 16'hAA0C;
defparam \inst4|data1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneii_lcell_comb \inst6|Add0~2 (
// Equation(s):
// \inst6|Add0~2_combout  = (\inst4|data1[1]~30_combout  & ((\inst30|out[1]~30_combout  & (\inst6|Add0~1  & VCC)) # (!\inst30|out[1]~30_combout  & (!\inst6|Add0~1 )))) # (!\inst4|data1[1]~30_combout  & ((\inst30|out[1]~30_combout  & (!\inst6|Add0~1 )) # 
// (!\inst30|out[1]~30_combout  & ((\inst6|Add0~1 ) # (GND)))))
// \inst6|Add0~3  = CARRY((\inst4|data1[1]~30_combout  & (!\inst30|out[1]~30_combout  & !\inst6|Add0~1 )) # (!\inst4|data1[1]~30_combout  & ((!\inst6|Add0~1 ) # (!\inst30|out[1]~30_combout ))))

	.dataa(\inst4|data1[1]~30_combout ),
	.datab(\inst30|out[1]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~1 ),
	.combout(\inst6|Add0~2_combout ),
	.cout(\inst6|Add0~3 ));
// synopsys translate_off
defparam \inst6|Add0~2 .lut_mask = 16'h9617;
defparam \inst6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneii_lcell_comb \inst6|Add0~6 (
// Equation(s):
// \inst6|Add0~6_combout  = (\inst4|data1[3]~28_combout  & ((\inst30|out[3]~28_combout  & (\inst6|Add0~5  & VCC)) # (!\inst30|out[3]~28_combout  & (!\inst6|Add0~5 )))) # (!\inst4|data1[3]~28_combout  & ((\inst30|out[3]~28_combout  & (!\inst6|Add0~5 )) # 
// (!\inst30|out[3]~28_combout  & ((\inst6|Add0~5 ) # (GND)))))
// \inst6|Add0~7  = CARRY((\inst4|data1[3]~28_combout  & (!\inst30|out[3]~28_combout  & !\inst6|Add0~5 )) # (!\inst4|data1[3]~28_combout  & ((!\inst6|Add0~5 ) # (!\inst30|out[3]~28_combout ))))

	.dataa(\inst4|data1[3]~28_combout ),
	.datab(\inst30|out[3]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~5 ),
	.combout(\inst6|Add0~6_combout ),
	.cout(\inst6|Add0~7 ));
// synopsys translate_off
defparam \inst6|Add0~6 .lut_mask = 16'h9617;
defparam \inst6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneii_lcell_comb \inst6|Add0~22 (
// Equation(s):
// \inst6|Add0~22_combout  = (\inst30|out[11]~20_combout  & ((\inst4|data1[11]~20_combout  & (\inst6|Add0~21  & VCC)) # (!\inst4|data1[11]~20_combout  & (!\inst6|Add0~21 )))) # (!\inst30|out[11]~20_combout  & ((\inst4|data1[11]~20_combout  & (!\inst6|Add0~21 
// )) # (!\inst4|data1[11]~20_combout  & ((\inst6|Add0~21 ) # (GND)))))
// \inst6|Add0~23  = CARRY((\inst30|out[11]~20_combout  & (!\inst4|data1[11]~20_combout  & !\inst6|Add0~21 )) # (!\inst30|out[11]~20_combout  & ((!\inst6|Add0~21 ) # (!\inst4|data1[11]~20_combout ))))

	.dataa(\inst30|out[11]~20_combout ),
	.datab(\inst4|data1[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~21 ),
	.combout(\inst6|Add0~22_combout ),
	.cout(\inst6|Add0~23 ));
// synopsys translate_off
defparam \inst6|Add0~22 .lut_mask = 16'h9617;
defparam \inst6|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneii_lcell_comb \inst6|Add0~24 (
// Equation(s):
// \inst6|Add0~24_combout  = ((\inst30|out[12]~19_combout  $ (\inst4|data1[12]~19_combout  $ (!\inst6|Add0~23 )))) # (GND)
// \inst6|Add0~25  = CARRY((\inst30|out[12]~19_combout  & ((\inst4|data1[12]~19_combout ) # (!\inst6|Add0~23 ))) # (!\inst30|out[12]~19_combout  & (\inst4|data1[12]~19_combout  & !\inst6|Add0~23 )))

	.dataa(\inst30|out[12]~19_combout ),
	.datab(\inst4|data1[12]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~23 ),
	.combout(\inst6|Add0~24_combout ),
	.cout(\inst6|Add0~25 ));
// synopsys translate_off
defparam \inst6|Add0~24 .lut_mask = 16'h698E;
defparam \inst6|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneii_lcell_comb \inst6|Mux19~4 (
// Equation(s):
// \inst6|Mux19~4_combout  = (\inst6|Add0~24_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~24_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~4 .lut_mask = 16'h444C;
defparam \inst6|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneii_lcell_comb \inst6|Mux19~2 (
// Equation(s):
// \inst6|Mux19~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~24_combout  & ((\inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux19~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~24_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux19~4_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~2 .lut_mask = 16'hB833;
defparam \inst6|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \inst30|out[12]~19 (
// Equation(s):
// \inst30|out[12]~19_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[12]~19_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[12]~19_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\inst30|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[12]~19 .lut_mask = 16'hFC0C;
defparam \inst30|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneii_lcell_comb \inst6|Mux19~3 (
// Equation(s):
// \inst6|Mux19~3_combout  = (\inst6|Mux0~1_combout  & ((\inst6|Mux19~2_combout  & (\inst30|out[12]~19_combout  & \inst4|data1[12]~19_combout )) # (!\inst6|Mux19~2_combout  & ((\inst30|out[12]~19_combout ) # (\inst4|data1[12]~19_combout ))))) # 
// (!\inst6|Mux0~1_combout  & (\inst6|Mux19~2_combout ))

	.dataa(\inst6|Mux0~1_combout ),
	.datab(\inst6|Mux19~2_combout ),
	.datac(\inst30|out[12]~19_combout ),
	.datad(\inst4|data1[12]~19_combout ),
	.cin(gnd),
	.combout(\inst6|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux19~3 .lut_mask = 16'hE664;
defparam \inst6|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y41
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 .lut_mask = 16'hEE30;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[11]~20_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~40_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 .lut_mask = 16'hE2CC;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneii_lcell_comb \inst3|out[11]~20 (
// Equation(s):
// \inst3|out[11]~20_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux20~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux20~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[11]~41_combout ),
	.cin(gnd),
	.combout(\inst3|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[11]~20 .lut_mask = 16'hFC30;
defparam \inst3|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N27
cycloneii_lcell_ff \inst4|registers~875 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~875_regout ));

// Location: LCFF_X45_Y27_N9
cycloneii_lcell_ff \inst4|registers~747 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~747_regout ));

// Location: LCFF_X45_Y27_N3
cycloneii_lcell_ff \inst4|registers~619 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[11]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~619_regout ));

// Location: LCCOMB_X45_Y27_N8
cycloneii_lcell_comb \inst4|registers~1831 (
// Equation(s):
// \inst4|registers~1831_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~747_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~619_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~747_regout ),
	.datad(\inst4|registers~619_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1831_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1831 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneii_lcell_comb \inst4|registers~1832 (
// Equation(s):
// \inst4|registers~1832_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1831_combout  & (\inst4|registers~1003_regout )) # (!\inst4|registers~1831_combout  & ((\inst4|registers~875_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1831_combout ))))

	.dataa(\inst4|registers~1003_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~875_regout ),
	.datad(\inst4|registers~1831_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1832_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1832 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \inst4|registers~1825 (
// Equation(s):
// \inst4|registers~1825_combout  = (\inst4|registers~1824_combout  & ((\inst4|registers~971_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1824_combout  & (((\inst4|registers~715_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1824_combout ),
	.datab(\inst4|registers~971_regout ),
	.datac(\inst4|registers~715_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1825_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1825 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneii_lcell_comb \inst4|registers~1833 (
// Equation(s):
// \inst4|registers~1833_combout  = (\inst4|registers~1830_combout  & ((\inst4|registers~1832_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1830_combout  & (((\inst4|registers~1825_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1830_combout ),
	.datab(\inst4|registers~1832_combout ),
	.datac(\inst4|registers~1825_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1833_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1833 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneii_lcell_comb \inst4|data1[11]~20 (
// Equation(s):
// \inst4|data1[11]~20_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1833_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1843_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1843_combout ),
	.datab(\inst4|registers~1833_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[11]~20 .lut_mask = 16'hC0CA;
defparam \inst4|data1[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneii_lcell_comb \inst6|Mux20~4 (
// Equation(s):
// \inst6|Mux20~4_combout  = (\inst6|Add0~22_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [0] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [3])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.datab(\inst6|Add0~22_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\inst36|OpULA [1]),
	.cin(gnd),
	.combout(\inst6|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~4 .lut_mask = 16'h04CC;
defparam \inst6|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneii_lcell_comb \inst6|Mux20~2 (
// Equation(s):
// \inst6|Mux20~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~22_combout  & ((\inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux20~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~22_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux20~4_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~2 .lut_mask = 16'hB833;
defparam \inst6|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneii_lcell_comb \inst6|Mux20~3 (
// Equation(s):
// \inst6|Mux20~3_combout  = (\inst6|Mux20~2_combout  & (((\inst30|out[11]~20_combout  & \inst4|data1[11]~20_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux20~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[11]~20_combout ) # 
// (\inst4|data1[11]~20_combout ))))

	.dataa(\inst30|out[11]~20_combout ),
	.datab(\inst6|Mux20~2_combout ),
	.datac(\inst4|data1[11]~20_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux20~3 .lut_mask = 16'hB2CC;
defparam \inst6|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y7
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~21_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y12
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~21_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~21_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout  = (\inst6|Mux17~3_combout  & !\inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 .lut_mask = 16'h00AA;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y10
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[10]~21_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 .lut_mask = 16'hFA44;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~42_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneii_lcell_comb \inst3|out[10]~21 (
// Equation(s):
// \inst3|out[10]~21_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux21~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux21~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[10]~43_combout ),
	.cin(gnd),
	.combout(\inst3|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[10]~21 .lut_mask = 16'hFA50;
defparam \inst3|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N31
cycloneii_lcell_ff \inst4|registers~458 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~458_regout ));

// Location: LCFF_X51_Y27_N15
cycloneii_lcell_ff \inst4|registers~394 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~394_regout ));

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \inst4|registers~426 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~426_regout ));

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \inst4|registers~1881 (
// Equation(s):
// \inst4|registers~1881_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~426_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~394_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~394_regout ),
	.datac(\inst4|registers~426_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1881_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1881 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneii_lcell_comb \inst4|registers~1882 (
// Equation(s):
// \inst4|registers~1882_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1881_combout  & (\inst4|registers~490_regout )) # (!\inst4|registers~1881_combout  & ((\inst4|registers~458_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1881_combout ))))

	.dataa(\inst4|registers~490_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~458_regout ),
	.datad(\inst4|registers~1881_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1882_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1882 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \inst4|registers~1875 (
// Equation(s):
// \inst4|registers~1875_combout  = (\inst4|registers~1874_combout  & (((\inst4|registers~234_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1874_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~202_regout )))

	.dataa(\inst4|registers~1874_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~202_regout ),
	.datad(\inst4|registers~234_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1875_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1875 .lut_mask = 16'hEA62;
defparam \inst4|registers~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N25
cycloneii_lcell_ff \inst4|registers~298 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~298_regout ));

// Location: LCCOMB_X54_Y30_N24
cycloneii_lcell_comb \inst4|registers~1877 (
// Equation(s):
// \inst4|registers~1877_combout  = (\inst4|registers~1876_combout  & (((\inst4|registers~362_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1876_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~298_regout )))

	.dataa(\inst4|registers~1876_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~298_regout ),
	.datad(\inst4|registers~362_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1877_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1877 .lut_mask = 16'hEA62;
defparam \inst4|registers~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N25
cycloneii_lcell_ff \inst4|registers~42 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~42_regout ));

// Location: LCFF_X52_Y28_N17
cycloneii_lcell_ff \inst4|registers~74 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~74_regout ));

// Location: LCFF_X52_Y29_N27
cycloneii_lcell_ff \inst4|registers~10 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~10_regout ));

// Location: LCCOMB_X52_Y28_N16
cycloneii_lcell_comb \inst4|registers~1878 (
// Equation(s):
// \inst4|registers~1878_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~74_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~10_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~74_regout ),
	.datad(\inst4|registers~10_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1878_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1878 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneii_lcell_comb \inst4|registers~1879 (
// Equation(s):
// \inst4|registers~1879_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1878_combout  & (\inst4|registers~106_regout )) # (!\inst4|registers~1878_combout  & ((\inst4|registers~42_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1878_combout ))))

	.dataa(\inst4|registers~106_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~42_regout ),
	.datad(\inst4|registers~1878_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1879_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1879 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneii_lcell_comb \inst4|registers~1880 (
// Equation(s):
// \inst4|registers~1880_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1877_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1879_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1877_combout ),
	.datad(\inst4|registers~1879_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1880_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1880 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneii_lcell_comb \inst4|registers~1883 (
// Equation(s):
// \inst4|registers~1883_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1880_combout  & (\inst4|registers~1882_combout )) # (!\inst4|registers~1880_combout  & ((\inst4|registers~1875_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1880_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1882_combout ),
	.datac(\inst4|registers~1875_combout ),
	.datad(\inst4|registers~1880_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1883_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1883 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N25
cycloneii_lcell_ff \inst4|registers~810 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~810_regout ));

// Location: LCFF_X42_Y33_N11
cycloneii_lcell_ff \inst4|registers~554 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~554_regout ));

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \inst4|registers~1864 (
// Equation(s):
// \inst4|registers~1864_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~810_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~554_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~810_regout ),
	.datad(\inst4|registers~554_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1864_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1864 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \inst4|registers~682 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~682_regout ));

// Location: LCFF_X43_Y33_N19
cycloneii_lcell_ff \inst4|registers~938 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~938_regout ));

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \inst4|registers~1865 (
// Equation(s):
// \inst4|registers~1865_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1864_combout  & ((\inst4|registers~938_regout ))) # (!\inst4|registers~1864_combout  & (\inst4|registers~682_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1864_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1864_combout ),
	.datac(\inst4|registers~682_regout ),
	.datad(\inst4|registers~938_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1865_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1865 .lut_mask = 16'hEC64;
defparam \inst4|registers~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N25
cycloneii_lcell_ff \inst4|registers~714 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~714_regout ));

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \inst4|registers~1866 (
// Equation(s):
// \inst4|registers~1866_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~714_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~586_regout ))))

	.dataa(\inst4|registers~586_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~714_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1866_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1866 .lut_mask = 16'hFC22;
defparam \inst4|registers~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
cycloneii_lcell_comb \inst4|registers~1867 (
// Equation(s):
// \inst4|registers~1867_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1866_combout  & ((\inst4|registers~970_regout ))) # (!\inst4|registers~1866_combout  & (\inst4|registers~842_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1866_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1866_combout ),
	.datac(\inst4|registers~842_regout ),
	.datad(\inst4|registers~970_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1867_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1867 .lut_mask = 16'hEC64;
defparam \inst4|registers~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneii_lcell_comb \inst4|registers~1870 (
// Equation(s):
// \inst4|registers~1870_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst4|registers~1867_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1869_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\inst4|registers~1869_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1867_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1870_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1870 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N15
cycloneii_lcell_ff \inst4|registers~618 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~618_regout ));

// Location: LCFF_X44_Y25_N29
cycloneii_lcell_ff \inst4|registers~874 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[10]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~874_regout ));

// Location: LCCOMB_X44_Y25_N28
cycloneii_lcell_comb \inst4|registers~1871 (
// Equation(s):
// \inst4|registers~1871_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~874_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~618_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~618_regout ),
	.datac(\inst4|registers~874_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1871_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1871 .lut_mask = 16'hFA44;
defparam \inst4|registers~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneii_lcell_comb \inst4|registers~1872 (
// Equation(s):
// \inst4|registers~1872_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1871_combout  & (\inst4|registers~1002_regout )) # (!\inst4|registers~1871_combout  & ((\inst4|registers~746_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1871_combout ))))

	.dataa(\inst4|registers~1002_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~746_regout ),
	.datad(\inst4|registers~1871_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1872_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1872 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneii_lcell_comb \inst4|registers~1873 (
// Equation(s):
// \inst4|registers~1873_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1870_combout  & ((\inst4|registers~1872_combout ))) # (!\inst4|registers~1870_combout  & (\inst4|registers~1865_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1870_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1865_combout ),
	.datac(\inst4|registers~1870_combout ),
	.datad(\inst4|registers~1872_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1873_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1873 .lut_mask = 16'hF858;
defparam \inst4|registers~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneii_lcell_comb \inst4|data1[10]~21 (
// Equation(s):
// \inst4|data1[10]~21_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1873_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1883_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|registers~1883_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|registers~1873_combout ),
	.cin(gnd),
	.combout(\inst4|data1[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[10]~21 .lut_mask = 16'hAE04;
defparam \inst4|data1[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneii_lcell_comb \inst30|out[10]~21 (
// Equation(s):
// \inst30|out[10]~21_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[10]~21_combout ))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[10]~21_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.cin(gnd),
	.combout(\inst30|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[10]~21 .lut_mask = 16'hFC30;
defparam \inst30|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N1
cycloneii_lcell_ff \inst4|registers~713 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~713_regout ));

// Location: LCFF_X50_Y32_N27
cycloneii_lcell_ff \inst4|registers~969 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~969_regout ));

// Location: LCCOMB_X50_Y32_N0
cycloneii_lcell_comb \inst4|registers~1905 (
// Equation(s):
// \inst4|registers~1905_combout  = (\inst4|registers~1904_combout  & (((\inst4|registers~969_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1904_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~713_regout )))

	.dataa(\inst4|registers~1904_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~713_regout ),
	.datad(\inst4|registers~969_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1905_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1905 .lut_mask = 16'hEA62;
defparam \inst4|registers~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N13
cycloneii_lcell_ff \inst4|registers~809 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~809_regout ));

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \inst4|registers~1907 (
// Equation(s):
// \inst4|registers~1907_combout  = (\inst4|registers~1906_combout  & (((\inst4|registers~937_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1906_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~809_regout )))

	.dataa(\inst4|registers~1906_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~809_regout ),
	.datad(\inst4|registers~937_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1907_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1907 .lut_mask = 16'hEA62;
defparam \inst4|registers~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneii_lcell_comb \inst4|registers~1910 (
// Equation(s):
// \inst4|registers~1910_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1907_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1909_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1909_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1907_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1910_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1910 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneii_lcell_comb \inst4|registers~1913 (
// Equation(s):
// \inst4|registers~1913_combout  = (\inst4|registers~1910_combout  & ((\inst4|registers~1912_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1910_combout  & (((\inst4|registers~1905_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1912_combout ),
	.datab(\inst4|registers~1905_combout ),
	.datac(\inst4|registers~1910_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1913_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1913 .lut_mask = 16'hACF0;
defparam \inst4|registers~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N15
cycloneii_lcell_ff \inst4|registers~105 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~105_regout ));

// Location: LCFF_X52_Y26_N13
cycloneii_lcell_ff \inst4|registers~73 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~73_regout ));

// Location: LCCOMB_X52_Y26_N12
cycloneii_lcell_comb \inst4|registers~1919 (
// Equation(s):
// \inst4|registers~1919_combout  = (\inst4|registers~1918_combout  & ((\inst4|registers~105_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1918_combout  & (((\inst4|registers~73_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1918_combout ),
	.datab(\inst4|registers~105_regout ),
	.datac(\inst4|registers~73_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1919_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1919 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \inst4|registers~1920 (
// Equation(s):
// \inst4|registers~1920_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1917_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1919_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1917_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1919_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1920_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1920 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y33_N17
cycloneii_lcell_ff \inst4|registers~457 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~457_regout ));

// Location: LCFF_X52_Y33_N11
cycloneii_lcell_ff \inst4|registers~393 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~393_regout ));

// Location: LCCOMB_X52_Y33_N16
cycloneii_lcell_comb \inst4|registers~1921 (
// Equation(s):
// \inst4|registers~1921_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~457_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~393_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~457_regout ),
	.datad(\inst4|registers~393_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1921_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1921 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N9
cycloneii_lcell_ff \inst4|registers~425 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~425_regout ));

// Location: LCFF_X53_Y26_N11
cycloneii_lcell_ff \inst4|registers~489 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~489_regout ));

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \inst4|registers~1922 (
// Equation(s):
// \inst4|registers~1922_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1921_combout  & ((\inst4|registers~489_regout ))) # (!\inst4|registers~1921_combout  & (\inst4|registers~425_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1921_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1921_combout ),
	.datac(\inst4|registers~425_regout ),
	.datad(\inst4|registers~489_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1922_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1922 .lut_mask = 16'hEC64;
defparam \inst4|registers~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \inst4|registers~1923 (
// Equation(s):
// \inst4|registers~1923_combout  = (\inst4|registers~1920_combout  & (((\inst4|registers~1922_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1920_combout  & (\inst4|registers~1915_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1915_combout ),
	.datab(\inst4|registers~1920_combout ),
	.datac(\inst4|registers~1922_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1923_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1923 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneii_lcell_comb \inst4|data1[9]~22 (
// Equation(s):
// \inst4|data1[9]~22_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1913_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1923_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|registers~1913_combout ),
	.datad(\inst4|registers~1923_combout ),
	.cin(gnd),
	.combout(\inst4|data1[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[9]~22 .lut_mask = 16'hD1C0;
defparam \inst4|data1[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \inst6|Add1~16 (
// Equation(s):
// \inst6|Add1~16_combout  = ((\inst4|data1[8]~23_combout  $ (\inst30|out[8]~23_combout  $ (\inst6|Add1~15 )))) # (GND)
// \inst6|Add1~17  = CARRY((\inst4|data1[8]~23_combout  & ((!\inst6|Add1~15 ) # (!\inst30|out[8]~23_combout ))) # (!\inst4|data1[8]~23_combout  & (!\inst30|out[8]~23_combout  & !\inst6|Add1~15 )))

	.dataa(\inst4|data1[8]~23_combout ),
	.datab(\inst30|out[8]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~15 ),
	.combout(\inst6|Add1~16_combout ),
	.cout(\inst6|Add1~17 ));
// synopsys translate_off
defparam \inst6|Add1~16 .lut_mask = 16'h962B;
defparam \inst6|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneii_lcell_comb \inst6|Add1~18 (
// Equation(s):
// \inst6|Add1~18_combout  = (\inst30|out[9]~22_combout  & ((\inst4|data1[9]~22_combout  & (!\inst6|Add1~17 )) # (!\inst4|data1[9]~22_combout  & ((\inst6|Add1~17 ) # (GND))))) # (!\inst30|out[9]~22_combout  & ((\inst4|data1[9]~22_combout  & (\inst6|Add1~17  
// & VCC)) # (!\inst4|data1[9]~22_combout  & (!\inst6|Add1~17 ))))
// \inst6|Add1~19  = CARRY((\inst30|out[9]~22_combout  & ((!\inst6|Add1~17 ) # (!\inst4|data1[9]~22_combout ))) # (!\inst30|out[9]~22_combout  & (!\inst4|data1[9]~22_combout  & !\inst6|Add1~17 )))

	.dataa(\inst30|out[9]~22_combout ),
	.datab(\inst4|data1[9]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~17 ),
	.combout(\inst6|Add1~18_combout ),
	.cout(\inst6|Add1~19 ));
// synopsys translate_off
defparam \inst6|Add1~18 .lut_mask = 16'h692B;
defparam \inst6|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneii_lcell_comb \inst6|Add1~20 (
// Equation(s):
// \inst6|Add1~20_combout  = ((\inst4|data1[10]~21_combout  $ (\inst30|out[10]~21_combout  $ (\inst6|Add1~19 )))) # (GND)
// \inst6|Add1~21  = CARRY((\inst4|data1[10]~21_combout  & ((!\inst6|Add1~19 ) # (!\inst30|out[10]~21_combout ))) # (!\inst4|data1[10]~21_combout  & (!\inst30|out[10]~21_combout  & !\inst6|Add1~19 )))

	.dataa(\inst4|data1[10]~21_combout ),
	.datab(\inst30|out[10]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~19 ),
	.combout(\inst6|Add1~20_combout ),
	.cout(\inst6|Add1~21 ));
// synopsys translate_off
defparam \inst6|Add1~20 .lut_mask = 16'h962B;
defparam \inst6|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneii_lcell_comb \inst6|Mux21~2 (
// Equation(s):
// \inst6|Mux21~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~20_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux21~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux21~4_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~20_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~2 .lut_mask = 16'hE233;
defparam \inst6|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneii_lcell_comb \inst6|Mux21~3 (
// Equation(s):
// \inst6|Mux21~3_combout  = (\inst6|Mux21~2_combout  & (((\inst30|out[10]~21_combout  & \inst4|data1[10]~21_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux21~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[10]~21_combout ) # 
// (\inst4|data1[10]~21_combout ))))

	.dataa(\inst30|out[10]~21_combout ),
	.datab(\inst4|data1[10]~21_combout ),
	.datac(\inst6|Mux21~2_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux21~3 .lut_mask = 16'h8EF0;
defparam \inst6|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y44
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~22_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y41
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~22_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y44
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~22_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[9]~22_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~44_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 .lut_mask = 16'hDAD0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \inst3|out[9]~22 (
// Equation(s):
// \inst3|out[9]~22_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux22~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux22~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[9]~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[9]~22 .lut_mask = 16'hE4E4;
defparam \inst3|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \inst4|registers~937 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~937_regout ));

// Location: LCFF_X43_Y31_N1
cycloneii_lcell_ff \inst4|registers~553 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~553_regout ));

// Location: LCFF_X43_Y31_N23
cycloneii_lcell_ff \inst4|registers~681 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~681_regout ));

// Location: LCCOMB_X43_Y31_N0
cycloneii_lcell_comb \inst4|registers~1926 (
// Equation(s):
// \inst4|registers~1926_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~681_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~553_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~553_regout ),
	.datad(\inst4|registers~681_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1926_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1926 .lut_mask = 16'hBA98;
defparam \inst4|registers~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \inst4|registers~1927 (
// Equation(s):
// \inst4|registers~1927_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1926_combout  & ((\inst4|registers~937_regout ))) # (!\inst4|registers~1926_combout  & (\inst4|registers~809_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1926_combout ))))

	.dataa(\inst4|registers~809_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~937_regout ),
	.datad(\inst4|registers~1926_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1927_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1927 .lut_mask = 16'hF388;
defparam \inst4|registers~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneii_lcell_comb \inst4|registers~1930 (
// Equation(s):
// \inst4|registers~1930_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1927_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1929_combout ))))

	.dataa(\inst4|registers~1929_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1927_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1930_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1930 .lut_mask = 16'hF2C2;
defparam \inst4|registers~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N9
cycloneii_lcell_ff \inst4|registers~1001 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1001_regout ));

// Location: LCFF_X45_Y29_N31
cycloneii_lcell_ff \inst4|registers~873 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[9]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~873_regout ));

// Location: LCCOMB_X45_Y29_N8
cycloneii_lcell_comb \inst4|registers~1932 (
// Equation(s):
// \inst4|registers~1932_combout  = (\inst4|registers~1931_combout  & (((\inst4|registers~1001_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1931_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~873_regout ))))

	.dataa(\inst4|registers~1931_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1001_regout ),
	.datad(\inst4|registers~873_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1932_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1932 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \inst4|registers~1933 (
// Equation(s):
// \inst4|registers~1933_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1930_combout  & ((\inst4|registers~1932_combout ))) # (!\inst4|registers~1930_combout  & (\inst4|registers~1925_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1930_combout ))))

	.dataa(\inst4|registers~1925_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~1930_combout ),
	.datad(\inst4|registers~1932_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1933_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1933 .lut_mask = 16'hF838;
defparam \inst4|registers~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \inst4|data2[9]~22 (
// Equation(s):
// \inst4|data2[9]~22_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1933_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1943_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~1943_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\inst4|registers~1933_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[9]~22 .lut_mask = 16'hF022;
defparam \inst4|data2[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneii_lcell_comb \inst30|out[9]~22 (
// Equation(s):
// \inst30|out[9]~22_combout  = (\inst36|OrigUla~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [9])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[9]~22_combout )))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.datad(\inst4|data2[9]~22_combout ),
	.cin(gnd),
	.combout(\inst30|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[9]~22 .lut_mask = 16'hF3C0;
defparam \inst30|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneii_lcell_comb \inst6|Mux22~3 (
// Equation(s):
// \inst6|Mux22~3_combout  = (\inst6|Mux22~2_combout  & (((\inst30|out[9]~22_combout  & \inst4|data1[9]~22_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux22~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[9]~22_combout ) # 
// (\inst4|data1[9]~22_combout ))))

	.dataa(\inst6|Mux22~2_combout ),
	.datab(\inst30|out[9]~22_combout ),
	.datac(\inst4|data1[9]~22_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux22~3 .lut_mask = 16'hD4AA;
defparam \inst6|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y6
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~1_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y8
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~1_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[30]~1_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~2_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 .lut_mask = 16'hCAF0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneii_lcell_comb \inst6|Mux1~4 (
// Equation(s):
// \inst6|Mux1~4_combout  = (\inst6|Add0~60_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~60_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \inst6|Mux1~2 (
// Equation(s):
// \inst6|Mux1~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~60_combout  & (\inst6|Mux30~3_combout ))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux1~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~60_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux1~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~2 .lut_mask = 16'hB383;
defparam \inst6|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \inst30|out[30]~1 (
// Equation(s):
// \inst30|out[30]~1_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[30]~1_combout ))

	.dataa(\inst4|data2[30]~1_combout ),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[30]~1 .lut_mask = 16'hEE22;
defparam \inst30|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \inst6|Mux1~3 (
// Equation(s):
// \inst6|Mux1~3_combout  = (\inst6|Mux1~2_combout  & (((\inst4|data1[30]~1_combout  & \inst30|out[30]~1_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux1~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[30]~1_combout ) # 
// (\inst30|out[30]~1_combout ))))

	.dataa(\inst4|data1[30]~1_combout ),
	.datab(\inst6|Mux1~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst30|out[30]~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneii_lcell_comb \inst3|out[30]~1 (
// Equation(s):
// \inst3|out[30]~1_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux1~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[30]~3_combout ),
	.datac(vcc),
	.datad(\inst6|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[30]~1 .lut_mask = 16'hDD88;
defparam \inst3|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N15
cycloneii_lcell_ff \inst4|registers~30 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~30_regout ));

// Location: LCCOMB_X45_Y26_N12
cycloneii_lcell_comb \inst4|registers~1078 (
// Equation(s):
// \inst4|registers~1078_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~94_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~30_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~30_regout ),
	.datac(\inst4|registers~94_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1078_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1078 .lut_mask = 16'hFA44;
defparam \inst4|registers~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N27
cycloneii_lcell_ff \inst4|registers~62 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~62_regout ));

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \inst4|registers~1079 (
// Equation(s):
// \inst4|registers~1079_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1078_combout  & ((\inst4|registers~126_regout ))) # (!\inst4|registers~1078_combout  & (\inst4|registers~62_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1078_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1078_combout ),
	.datac(\inst4|registers~62_regout ),
	.datad(\inst4|registers~126_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1079_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1079 .lut_mask = 16'hEC64;
defparam \inst4|registers~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N31
cycloneii_lcell_ff \inst4|registers~286 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~286_regout ));

// Location: LCFF_X53_Y30_N5
cycloneii_lcell_ff \inst4|registers~350 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~350_regout ));

// Location: LCCOMB_X53_Y30_N4
cycloneii_lcell_comb \inst4|registers~1076 (
// Equation(s):
// \inst4|registers~1076_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~350_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~286_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~286_regout ),
	.datac(\inst4|registers~350_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1076_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1076 .lut_mask = 16'hFA44;
defparam \inst4|registers~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \inst4|registers~1077 (
// Equation(s):
// \inst4|registers~1077_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1076_combout  & (\inst4|registers~382_regout )) # (!\inst4|registers~1076_combout  & ((\inst4|registers~318_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1076_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~382_regout ),
	.datac(\inst4|registers~318_regout ),
	.datad(\inst4|registers~1076_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1077_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1077 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \inst4|registers~1080 (
// Equation(s):
// \inst4|registers~1080_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1077_combout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1079_combout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1079_combout ),
	.datac(\inst4|registers~1077_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1080_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1080 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y33_N19
cycloneii_lcell_ff \inst4|registers~414 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~414_regout ));

// Location: LCFF_X51_Y33_N29
cycloneii_lcell_ff \inst4|registers~446 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[30]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~446_regout ));

// Location: LCCOMB_X51_Y33_N28
cycloneii_lcell_comb \inst4|registers~1081 (
// Equation(s):
// \inst4|registers~1081_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~446_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~414_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~414_regout ),
	.datac(\inst4|registers~446_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1081_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1081 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneii_lcell_comb \inst4|registers~1082 (
// Equation(s):
// \inst4|registers~1082_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1081_combout  & (\inst4|registers~510_regout )) # (!\inst4|registers~1081_combout  & ((\inst4|registers~478_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1081_combout ))))

	.dataa(\inst4|registers~510_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~478_regout ),
	.datad(\inst4|registers~1081_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1082_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1082 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneii_lcell_comb \inst4|registers~1083 (
// Equation(s):
// \inst4|registers~1083_combout  = (\inst4|registers~1080_combout  & (((\inst4|registers~1082_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1080_combout  & (\inst4|registers~1075_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))

	.dataa(\inst4|registers~1075_combout ),
	.datab(\inst4|registers~1080_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1082_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1083_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1083 .lut_mask = 16'hEC2C;
defparam \inst4|registers~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \inst4|data1[30]~1 (
// Equation(s):
// \inst4|data1[30]~1_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1073_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & \inst4|registers~1083_combout 
// ))))

	.dataa(\inst4|registers~1073_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\inst4|registers~1083_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[30]~1 .lut_mask = 16'hAA30;
defparam \inst4|data1[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y33_N31
cycloneii_lcell_ff \inst4|registers~413 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~413_regout ));

// Location: LCCOMB_X52_Y33_N30
cycloneii_lcell_comb \inst4|registers~1141 (
// Equation(s):
// \inst4|registers~1141_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~477_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~413_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~477_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~413_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1141_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1141 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N27
cycloneii_lcell_ff \inst4|registers~509 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~509_regout ));

// Location: LCCOMB_X51_Y33_N26
cycloneii_lcell_comb \inst4|registers~1142 (
// Equation(s):
// \inst4|registers~1142_combout  = (\inst4|registers~1141_combout  & (((\inst4|registers~509_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1141_combout  & (\inst4|registers~445_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~445_regout ),
	.datab(\inst4|registers~1141_combout ),
	.datac(\inst4|registers~509_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1142_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1142 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N9
cycloneii_lcell_ff \inst4|registers~349 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~349_regout ));

// Location: LCFF_X54_Y32_N19
cycloneii_lcell_ff \inst4|registers~381 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~381_regout ));

// Location: LCCOMB_X54_Y32_N18
cycloneii_lcell_comb \inst4|registers~1135 (
// Equation(s):
// \inst4|registers~1135_combout  = (\inst4|registers~1134_combout  & (((\inst4|registers~381_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1134_combout  & (\inst4|registers~349_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1134_combout ),
	.datab(\inst4|registers~349_regout ),
	.datac(\inst4|registers~381_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1135_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1135 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N1
cycloneii_lcell_ff \inst4|registers~189 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~189_regout ));

// Location: LCFF_X49_Y29_N17
cycloneii_lcell_ff \inst4|registers~253 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~253_regout ));

// Location: LCCOMB_X49_Y29_N16
cycloneii_lcell_comb \inst4|registers~1137 (
// Equation(s):
// \inst4|registers~1137_combout  = (\inst4|registers~1136_combout  & (((\inst4|registers~253_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1136_combout  & (\inst4|registers~189_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1136_combout ),
	.datab(\inst4|registers~189_regout ),
	.datac(\inst4|registers~253_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1137_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1137 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N11
cycloneii_lcell_ff \inst4|registers~29 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~29_regout ));

// Location: LCFF_X48_Y26_N7
cycloneii_lcell_ff \inst4|registers~61 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~61_regout ));

// Location: LCCOMB_X45_Y26_N10
cycloneii_lcell_comb \inst4|registers~1138 (
// Equation(s):
// \inst4|registers~1138_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~61_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~29_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~29_regout ),
	.datad(\inst4|registers~61_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1138_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1138 .lut_mask = 16'hBA98;
defparam \inst4|registers~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N9
cycloneii_lcell_ff \inst4|registers~125 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~125_regout ));

// Location: LCCOMB_X49_Y27_N8
cycloneii_lcell_comb \inst4|registers~1139 (
// Equation(s):
// \inst4|registers~1139_combout  = (\inst4|registers~1138_combout  & (((\inst4|registers~125_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1138_combout  & (\inst4|registers~93_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~93_regout ),
	.datab(\inst4|registers~1138_combout ),
	.datac(\inst4|registers~125_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1139_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1139 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \inst4|registers~1140 (
// Equation(s):
// \inst4|registers~1140_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1137_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1139_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1137_combout ),
	.datad(\inst4|registers~1139_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1140_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1140 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \inst4|registers~1143 (
// Equation(s):
// \inst4|registers~1143_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1140_combout  & (\inst4|registers~1142_combout )) # (!\inst4|registers~1140_combout  & ((\inst4|registers~1135_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1140_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1142_combout ),
	.datac(\inst4|registers~1135_combout ),
	.datad(\inst4|registers~1140_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1143_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1143 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N31
cycloneii_lcell_ff \inst4|registers~637 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~637_regout ));

// Location: LCFF_X43_Y29_N11
cycloneii_lcell_ff \inst4|registers~765 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~765_regout ));

// Location: LCCOMB_X44_Y29_N30
cycloneii_lcell_comb \inst4|registers~1131 (
// Equation(s):
// \inst4|registers~1131_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~765_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~637_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~637_regout ),
	.datad(\inst4|registers~765_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1131_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1131 .lut_mask = 16'hDC98;
defparam \inst4|registers~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N27
cycloneii_lcell_ff \inst4|registers~1021 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1021_regout ));

// Location: LCFF_X44_Y29_N29
cycloneii_lcell_ff \inst4|registers~893 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~893_regout ));

// Location: LCCOMB_X44_Y32_N26
cycloneii_lcell_comb \inst4|registers~1132 (
// Equation(s):
// \inst4|registers~1132_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1131_combout  & (\inst4|registers~1021_regout )) # (!\inst4|registers~1131_combout  & ((\inst4|registers~893_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1131_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1131_combout ),
	.datac(\inst4|registers~1021_regout ),
	.datad(\inst4|registers~893_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1132_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1132 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N9
cycloneii_lcell_ff \inst4|registers~829 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~829_regout ));

// Location: LCFF_X45_Y31_N27
cycloneii_lcell_ff \inst4|registers~957 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~957_regout ));

// Location: LCFF_X47_Y29_N17
cycloneii_lcell_ff \inst4|registers~573 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~573_regout ));

// Location: LCFF_X47_Y29_N7
cycloneii_lcell_ff \inst4|registers~701 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~701_regout ));

// Location: LCCOMB_X47_Y29_N16
cycloneii_lcell_comb \inst4|registers~1126 (
// Equation(s):
// \inst4|registers~1126_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~701_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~573_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~573_regout ),
	.datad(\inst4|registers~701_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1126_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1126 .lut_mask = 16'hBA98;
defparam \inst4|registers~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneii_lcell_comb \inst4|registers~1127 (
// Equation(s):
// \inst4|registers~1127_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1126_combout  & ((\inst4|registers~957_regout ))) # (!\inst4|registers~1126_combout  & (\inst4|registers~829_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1126_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~829_regout ),
	.datac(\inst4|registers~957_regout ),
	.datad(\inst4|registers~1126_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1127_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1127 .lut_mask = 16'hF588;
defparam \inst4|registers~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneii_lcell_comb \inst4|registers~1130 (
// Equation(s):
// \inst4|registers~1130_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1127_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1129_combout ))))

	.dataa(\inst4|registers~1129_combout ),
	.datab(\inst4|registers~1127_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1130_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1130 .lut_mask = 16'hFC0A;
defparam \inst4|registers~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneii_lcell_comb \inst4|registers~1133 (
// Equation(s):
// \inst4|registers~1133_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1130_combout  & ((\inst4|registers~1132_combout ))) # (!\inst4|registers~1130_combout  & (\inst4|registers~1125_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1130_combout ))))

	.dataa(\inst4|registers~1125_combout ),
	.datab(\inst4|registers~1132_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1130_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1133_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1133 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \inst4|data2[29]~2 (
// Equation(s):
// \inst4|data2[29]~2_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1133_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|registers~1143_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|registers~1143_combout ),
	.datad(\inst4|registers~1133_combout ),
	.cin(gnd),
	.combout(\inst4|data2[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[29]~2 .lut_mask = 16'hDC10;
defparam \inst4|data2[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y21
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~2_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y24
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[29]~2_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~4_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 .lut_mask = 16'hE4AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N1
cycloneii_lcell_ff \inst4|registers~892 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~892_regout ));

// Location: LCFF_X44_Y29_N3
cycloneii_lcell_ff \inst4|registers~636 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~636_regout ));

// Location: LCCOMB_X44_Y29_N0
cycloneii_lcell_comb \inst4|registers~1151 (
// Equation(s):
// \inst4|registers~1151_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~892_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~636_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~892_regout ),
	.datad(\inst4|registers~636_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1151_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1151 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N11
cycloneii_lcell_ff \inst4|registers~764 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~764_regout ));

// Location: LCFF_X43_Y30_N29
cycloneii_lcell_ff \inst4|registers~1020 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1020_regout ));

// Location: LCCOMB_X43_Y30_N10
cycloneii_lcell_comb \inst4|registers~1152 (
// Equation(s):
// \inst4|registers~1152_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1151_combout  & ((\inst4|registers~1020_regout ))) # (!\inst4|registers~1151_combout  & (\inst4|registers~764_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1151_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1151_combout ),
	.datac(\inst4|registers~764_regout ),
	.datad(\inst4|registers~1020_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1152_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1152 .lut_mask = 16'hEC64;
defparam \inst4|registers~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N11
cycloneii_lcell_ff \inst4|registers~988 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~988_regout ));

// Location: LCFF_X47_Y30_N29
cycloneii_lcell_ff \inst4|registers~860 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~860_regout ));

// Location: LCFF_X48_Y30_N3
cycloneii_lcell_ff \inst4|registers~732 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~732_regout ));

// Location: LCCOMB_X48_Y30_N2
cycloneii_lcell_comb \inst4|registers~1146 (
// Equation(s):
// \inst4|registers~1146_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~732_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~604_regout ))))

	.dataa(\inst4|registers~604_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~732_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1146_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1146 .lut_mask = 16'hFC22;
defparam \inst4|registers~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneii_lcell_comb \inst4|registers~1147 (
// Equation(s):
// \inst4|registers~1147_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1146_combout  & (\inst4|registers~988_regout )) # (!\inst4|registers~1146_combout  & ((\inst4|registers~860_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1146_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~988_regout ),
	.datac(\inst4|registers~860_regout ),
	.datad(\inst4|registers~1146_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1147_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1147 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneii_lcell_comb \inst4|registers~1150 (
// Equation(s):
// \inst4|registers~1150_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1147_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1149_combout ))))

	.dataa(\inst4|registers~1149_combout ),
	.datab(\inst4|registers~1147_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1150_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1150 .lut_mask = 16'hFC0A;
defparam \inst4|registers~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneii_lcell_comb \inst4|registers~1153 (
// Equation(s):
// \inst4|registers~1153_combout  = (\inst4|registers~1150_combout  & (((\inst4|registers~1152_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1150_combout  & (\inst4|registers~1145_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1145_combout ),
	.datab(\inst4|registers~1152_combout ),
	.datac(\inst4|registers~1150_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1153_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1153 .lut_mask = 16'hCAF0;
defparam \inst4|registers~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y33_N25
cycloneii_lcell_ff \inst4|registers~476 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~476_regout ));

// Location: LCFF_X52_Y33_N19
cycloneii_lcell_ff \inst4|registers~412 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~412_regout ));

// Location: LCFF_X51_Y33_N21
cycloneii_lcell_ff \inst4|registers~444 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~444_regout ));

// Location: LCCOMB_X51_Y33_N20
cycloneii_lcell_comb \inst4|registers~1161 (
// Equation(s):
// \inst4|registers~1161_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~444_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~412_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~412_regout ),
	.datac(\inst4|registers~444_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1161_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1161 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneii_lcell_comb \inst4|registers~1162 (
// Equation(s):
// \inst4|registers~1162_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1161_combout  & (\inst4|registers~508_regout )) # (!\inst4|registers~1161_combout  & ((\inst4|registers~476_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1161_combout ))))

	.dataa(\inst4|registers~508_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~476_regout ),
	.datad(\inst4|registers~1161_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1162_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1162 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N29
cycloneii_lcell_ff \inst4|registers~92 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~92_regout ));

// Location: LCFF_X45_Y26_N23
cycloneii_lcell_ff \inst4|registers~28 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~28_regout ));

// Location: LCCOMB_X45_Y26_N28
cycloneii_lcell_comb \inst4|registers~1158 (
// Equation(s):
// \inst4|registers~1158_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~92_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~28_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~92_regout ),
	.datad(\inst4|registers~28_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1158_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1158 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N3
cycloneii_lcell_ff \inst4|registers~60 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~60_regout ));

// Location: LCFF_X50_Y29_N9
cycloneii_lcell_ff \inst4|registers~124 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~124_regout ));

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \inst4|registers~1159 (
// Equation(s):
// \inst4|registers~1159_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1158_combout  & ((\inst4|registers~124_regout ))) # (!\inst4|registers~1158_combout  & (\inst4|registers~60_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1158_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1158_combout ),
	.datac(\inst4|registers~60_regout ),
	.datad(\inst4|registers~124_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1159_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1159 .lut_mask = 16'hEC64;
defparam \inst4|registers~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N19
cycloneii_lcell_ff \inst4|registers~348 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~348_regout ));

// Location: LCCOMB_X53_Y30_N18
cycloneii_lcell_comb \inst4|registers~1156 (
// Equation(s):
// \inst4|registers~1156_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~348_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~284_regout ))))

	.dataa(\inst4|registers~284_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~348_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1156_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1156 .lut_mask = 16'hFC22;
defparam \inst4|registers~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N17
cycloneii_lcell_ff \inst4|registers~316 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~316_regout ));

// Location: LCFF_X54_Y31_N17
cycloneii_lcell_ff \inst4|registers~380 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~380_regout ));

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \inst4|registers~1157 (
// Equation(s):
// \inst4|registers~1157_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1156_combout  & ((\inst4|registers~380_regout ))) # (!\inst4|registers~1156_combout  & (\inst4|registers~316_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1156_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1156_combout ),
	.datac(\inst4|registers~316_regout ),
	.datad(\inst4|registers~380_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1157_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1157 .lut_mask = 16'hEC64;
defparam \inst4|registers~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneii_lcell_comb \inst4|registers~1160 (
// Equation(s):
// \inst4|registers~1160_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~1157_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1159_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1159_combout ),
	.datad(\inst4|registers~1157_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1160_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1160 .lut_mask = 16'hBA98;
defparam \inst4|registers~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneii_lcell_comb \inst4|registers~1163 (
// Equation(s):
// \inst4|registers~1163_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1160_combout  & ((\inst4|registers~1162_combout ))) # (!\inst4|registers~1160_combout  & (\inst4|registers~1155_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1160_combout ))))

	.dataa(\inst4|registers~1155_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1162_combout ),
	.datad(\inst4|registers~1160_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1163_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1163 .lut_mask = 16'hF388;
defparam \inst4|registers~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneii_lcell_comb \inst4|data1[28]~3 (
// Equation(s):
// \inst4|data1[28]~3_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1153_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1163_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|registers~1153_combout ),
	.datad(\inst4|registers~1163_combout ),
	.cin(gnd),
	.combout(\inst4|data1[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[28]~3 .lut_mask = 16'hD1C0;
defparam \inst4|data1[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneii_lcell_comb \inst6|Mux3~3 (
// Equation(s):
// \inst6|Mux3~3_combout  = (\inst6|Mux3~2_combout  & (((\inst30|out[28]~3_combout  & \inst4|data1[28]~3_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux3~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[28]~3_combout ) # 
// (\inst4|data1[28]~3_combout ))))

	.dataa(\inst6|Mux3~2_combout ),
	.datab(\inst30|out[28]~3_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[28]~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~3_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~3_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~3_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[28]~3_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~6_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 .lut_mask = 16'hEC64;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
cycloneii_lcell_comb \inst3|out[28]~3 (
// Equation(s):
// \inst3|out[28]~3_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux3~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[28]~7_combout ),
	.cin(gnd),
	.combout(\inst3|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[28]~3 .lut_mask = 16'hFC30;
defparam \inst3|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N15
cycloneii_lcell_ff \inst4|registers~508 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~508_regout ));

// Location: LCCOMB_X51_Y33_N14
cycloneii_lcell_comb \inst4|registers~1182 (
// Equation(s):
// \inst4|registers~1182_combout  = (\inst4|registers~1181_combout  & (((\inst4|registers~508_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1181_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~476_regout ))))

	.dataa(\inst4|registers~1181_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~508_regout ),
	.datad(\inst4|registers~476_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1182_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1182 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneii_lcell_comb \inst4|registers~1178 (
// Equation(s):
// \inst4|registers~1178_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~92_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~28_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~28_regout ),
	.datad(\inst4|registers~92_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1178_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1178 .lut_mask = 16'hDC98;
defparam \inst4|registers~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \inst4|registers~1179 (
// Equation(s):
// \inst4|registers~1179_combout  = (\inst4|registers~1178_combout  & (((\inst4|registers~124_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1178_combout  & (\inst4|registers~60_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~60_regout ),
	.datab(\inst4|registers~1178_combout ),
	.datac(\inst4|registers~124_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1179_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1179 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N21
cycloneii_lcell_ff \inst4|registers~284 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~284_regout ));

// Location: LCCOMB_X53_Y30_N20
cycloneii_lcell_comb \inst4|registers~1176 (
// Equation(s):
// \inst4|registers~1176_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~348_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~284_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~284_regout ),
	.datad(\inst4|registers~348_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1176_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1176 .lut_mask = 16'hDC98;
defparam \inst4|registers~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneii_lcell_comb \inst4|registers~1177 (
// Equation(s):
// \inst4|registers~1177_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1176_combout  & ((\inst4|registers~380_regout ))) # (!\inst4|registers~1176_combout  & (\inst4|registers~316_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1176_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~316_regout ),
	.datac(\inst4|registers~380_regout ),
	.datad(\inst4|registers~1176_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1177_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1177 .lut_mask = 16'hF588;
defparam \inst4|registers~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneii_lcell_comb \inst4|registers~1180 (
// Equation(s):
// \inst4|registers~1180_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1177_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1179_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1179_combout ),
	.datac(\inst4|registers~1177_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1180_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1180 .lut_mask = 16'hFA44;
defparam \inst4|registers~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \inst4|registers~1183 (
// Equation(s):
// \inst4|registers~1183_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1180_combout  & ((\inst4|registers~1182_combout ))) # (!\inst4|registers~1180_combout  & (\inst4|registers~1175_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1180_combout ))))

	.dataa(\inst4|registers~1175_combout ),
	.datab(\inst4|registers~1182_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1180_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1183_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1183 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneii_lcell_comb \inst4|registers~1171 (
// Equation(s):
// \inst4|registers~1171_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~892_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~636_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~636_regout ),
	.datad(\inst4|registers~892_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1171 .lut_mask = 16'hBA98;
defparam \inst4|registers~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneii_lcell_comb \inst4|registers~1172 (
// Equation(s):
// \inst4|registers~1172_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1171_combout  & (\inst4|registers~1020_regout )) # (!\inst4|registers~1171_combout  & ((\inst4|registers~764_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1171_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1171_combout ),
	.datac(\inst4|registers~1020_regout ),
	.datad(\inst4|registers~764_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1172 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N5
cycloneii_lcell_ff \inst4|registers~924 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~924_regout ));

// Location: LCCOMB_X50_Y26_N10
cycloneii_lcell_comb \inst4|registers~2324 (
// Equation(s):
// \inst4|registers~2324_combout  = (\inst4|registers~2305_combout  & \inst4|registers~2323_combout )

	.dataa(\inst4|registers~2305_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|registers~2323_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2324_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2324 .lut_mask = 16'hAA00;
defparam \inst4|registers~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N11
cycloneii_lcell_ff \inst4|registers~796 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[28]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~796_regout ));

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \inst4|registers~1169 (
// Equation(s):
// \inst4|registers~1169_combout  = (\inst4|registers~1168_combout  & (((\inst4|registers~924_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1168_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~796_regout ))))

	.dataa(\inst4|registers~1168_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~924_regout ),
	.datad(\inst4|registers~796_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1169_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1169 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \inst4|registers~1170 (
// Equation(s):
// \inst4|registers~1170_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1167_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1169_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1167_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~1169_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1170_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1170 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \inst4|registers~1173 (
// Equation(s):
// \inst4|registers~1173_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1170_combout  & ((\inst4|registers~1172_combout ))) # (!\inst4|registers~1170_combout  & (\inst4|registers~1165_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1170_combout ))))

	.dataa(\inst4|registers~1165_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~1172_combout ),
	.datad(\inst4|registers~1170_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1173 .lut_mask = 16'hF388;
defparam \inst4|registers~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \inst4|data2[28]~3 (
// Equation(s):
// \inst4|data2[28]~3_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1173_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|registers~1183_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|registers~1183_combout ),
	.datac(\inst4|registers~1173_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[28]~3 .lut_mask = 16'hF044;
defparam \inst4|data2[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \inst30|out[28]~3 (
// Equation(s):
// \inst30|out[28]~3_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[28]~3_combout ))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[28]~3_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[28]~3 .lut_mask = 16'hFC30;
defparam \inst30|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \inst4|registers~954 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~954_regout ));

// Location: LCFF_X44_Y31_N29
cycloneii_lcell_ff \inst4|registers~826 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~826_regout ));

// Location: LCCOMB_X44_Y31_N28
cycloneii_lcell_comb \inst4|registers~1224 (
// Equation(s):
// \inst4|registers~1224_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~826_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~570_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~826_regout ),
	.datad(\inst4|registers~570_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1224_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1224 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \inst4|registers~1225 (
// Equation(s):
// \inst4|registers~1225_combout  = (\inst4|registers~1224_combout  & (((\inst4|registers~954_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1224_combout  & (\inst4|registers~698_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~698_regout ),
	.datab(\inst4|registers~954_regout ),
	.datac(\inst4|registers~1224_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1225_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1225 .lut_mask = 16'hCAF0;
defparam \inst4|registers~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N23
cycloneii_lcell_ff \inst4|registers~922 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~922_regout ));

// Location: LCFF_X47_Y30_N19
cycloneii_lcell_ff \inst4|registers~794 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~794_regout ));

// Location: LCFF_X43_Y26_N25
cycloneii_lcell_ff \inst4|registers~666 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~666_regout ));

// Location: LCCOMB_X52_Y26_N28
cycloneii_lcell_comb \inst4|registers~2326 (
// Equation(s):
// \inst4|registers~2326_combout  = (\inst4|registers~2325_combout  & \inst4|registers~2305_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|registers~2325_combout ),
	.datad(\inst4|registers~2305_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2326_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2326 .lut_mask = 16'hF000;
defparam \inst4|registers~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N11
cycloneii_lcell_ff \inst4|registers~538 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~538_regout ));

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \inst4|registers~1228 (
// Equation(s):
// \inst4|registers~1228_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~666_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~538_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~666_regout ),
	.datad(\inst4|registers~538_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1228_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1228 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneii_lcell_comb \inst4|registers~1229 (
// Equation(s):
// \inst4|registers~1229_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1228_combout  & (\inst4|registers~922_regout )) # (!\inst4|registers~1228_combout  & ((\inst4|registers~794_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1228_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~922_regout ),
	.datac(\inst4|registers~794_regout ),
	.datad(\inst4|registers~1228_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1229_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1229 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N19
cycloneii_lcell_ff \inst4|registers~602 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~602_regout ));

// Location: LCFF_X48_Y30_N21
cycloneii_lcell_ff \inst4|registers~730 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~730_regout ));

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \inst4|registers~1226 (
// Equation(s):
// \inst4|registers~1226_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~730_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~602_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~602_regout ),
	.datac(\inst4|registers~730_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1226_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1226 .lut_mask = 16'hFA44;
defparam \inst4|registers~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N17
cycloneii_lcell_ff \inst4|registers~858 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~858_regout ));

// Location: LCCOMB_X47_Y30_N16
cycloneii_lcell_comb \inst4|registers~1227 (
// Equation(s):
// \inst4|registers~1227_combout  = (\inst4|registers~1226_combout  & ((\inst4|registers~986_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1226_combout  & (((\inst4|registers~858_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~986_regout ),
	.datab(\inst4|registers~1226_combout ),
	.datac(\inst4|registers~858_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1227_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1227 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \inst4|registers~1230 (
// Equation(s):
// \inst4|registers~1230_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1227_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1229_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1229_combout ),
	.datac(\inst4|registers~1227_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1230_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1230 .lut_mask = 16'hFA44;
defparam \inst4|registers~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneii_lcell_comb \inst4|registers~1233 (
// Equation(s):
// \inst4|registers~1233_combout  = (\inst4|registers~1230_combout  & ((\inst4|registers~1232_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1230_combout  & (((\inst4|registers~1225_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1232_combout ),
	.datab(\inst4|registers~1225_combout ),
	.datac(\inst4|registers~1230_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1233_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1233 .lut_mask = 16'hACF0;
defparam \inst4|registers~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneii_lcell_comb \inst4|data1[26]~5 (
// Equation(s):
// \inst4|data1[26]~5_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1233_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1243_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1243_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|registers~1233_combout ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[26]~5 .lut_mask = 16'hC0E2;
defparam \inst4|data1[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneii_lcell_comb \inst6|Mux5~3 (
// Equation(s):
// \inst6|Mux5~3_combout  = (\inst6|Mux5~2_combout  & (((\inst30|out[26]~5_combout  & \inst4|data1[26]~5_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux5~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[26]~5_combout ) # 
// (\inst4|data1[26]~5_combout ))))

	.dataa(\inst6|Mux5~2_combout ),
	.datab(\inst30|out[26]~5_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[26]~5_combout ),
	.cin(gnd),
	.combout(\inst6|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~5_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y46
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[26]~5_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~10_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 .lut_mask = 16'hEA4A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \inst3|out[26]~5 (
// Equation(s):
// \inst3|out[26]~5_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux5~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst6|Mux5~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[26]~11_combout ),
	.cin(gnd),
	.combout(\inst3|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[26]~5 .lut_mask = 16'hFA50;
defparam \inst3|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N23
cycloneii_lcell_ff \inst4|registers~570 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~570_regout ));

// Location: LCCOMB_X44_Y31_N22
cycloneii_lcell_comb \inst4|registers~1244 (
// Equation(s):
// \inst4|registers~1244_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~826_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~570_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~570_regout ),
	.datad(\inst4|registers~826_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1244_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1244 .lut_mask = 16'hDC98;
defparam \inst4|registers~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \inst4|registers~1245 (
// Equation(s):
// \inst4|registers~1245_combout  = (\inst4|registers~1244_combout  & (((\inst4|registers~954_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1244_combout  & (\inst4|registers~698_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~698_regout ),
	.datab(\inst4|registers~1244_combout ),
	.datac(\inst4|registers~954_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1245_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1245 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N11
cycloneii_lcell_ff \inst4|registers~634 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~634_regout ));

// Location: LCFF_X44_Y29_N17
cycloneii_lcell_ff \inst4|registers~890 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~890_regout ));

// Location: LCCOMB_X44_Y29_N10
cycloneii_lcell_comb \inst4|registers~1251 (
// Equation(s):
// \inst4|registers~1251_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~890_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~634_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~634_regout ),
	.datad(\inst4|registers~890_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1251_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1251 .lut_mask = 16'hBA98;
defparam \inst4|registers~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N19
cycloneii_lcell_ff \inst4|registers~1018 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1018_regout ));

// Location: LCFF_X43_Y30_N17
cycloneii_lcell_ff \inst4|registers~762 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[26]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~762_regout ));

// Location: LCCOMB_X43_Y30_N18
cycloneii_lcell_comb \inst4|registers~1252 (
// Equation(s):
// \inst4|registers~1252_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1251_combout  & (\inst4|registers~1018_regout )) # (!\inst4|registers~1251_combout  & ((\inst4|registers~762_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1251_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1251_combout ),
	.datac(\inst4|registers~1018_regout ),
	.datad(\inst4|registers~762_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1252_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1252 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \inst4|registers~1253 (
// Equation(s):
// \inst4|registers~1253_combout  = (\inst4|registers~1250_combout  & (((\inst4|registers~1252_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1250_combout  & (\inst4|registers~1245_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1250_combout ),
	.datab(\inst4|registers~1245_combout ),
	.datac(\inst4|registers~1252_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1253_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1253 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneii_lcell_comb \inst4|data2[26]~5 (
// Equation(s):
// \inst4|data2[26]~5_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1253_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1263_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~1263_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1253_combout ),
	.cin(gnd),
	.combout(\inst4|data2[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[26]~5 .lut_mask = 16'hCE02;
defparam \inst4|data2[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneii_lcell_comb \inst30|out[26]~5 (
// Equation(s):
// \inst30|out[26]~5_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[26]~5_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[26]~5_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[26]~5 .lut_mask = 16'hFC0C;
defparam \inst30|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~6_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[25]~6_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 .lut_mask = 16'hFC22;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~12_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 .lut_mask = 16'hCFA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N9
cycloneii_lcell_ff \inst4|registers~1016 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1016_regout ));

// Location: LCFF_X44_Y29_N9
cycloneii_lcell_ff \inst4|registers~888 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~888_regout ));

// Location: LCFF_X44_Y29_N19
cycloneii_lcell_ff \inst4|registers~632 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~632_regout ));

// Location: LCCOMB_X44_Y29_N18
cycloneii_lcell_comb \inst4|registers~1331 (
// Equation(s):
// \inst4|registers~1331_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~888_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~632_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~888_regout ),
	.datac(\inst4|registers~632_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1331_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1331 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneii_lcell_comb \inst4|registers~1332 (
// Equation(s):
// \inst4|registers~1332_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1331_combout  & ((\inst4|registers~1016_regout ))) # (!\inst4|registers~1331_combout  & (\inst4|registers~760_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1331_combout ))))

	.dataa(\inst4|registers~760_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1016_regout ),
	.datad(\inst4|registers~1331_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1332_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1332 .lut_mask = 16'hF388;
defparam \inst4|registers~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N27
cycloneii_lcell_ff \inst4|registers~984 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~984_regout ));

// Location: LCFF_X51_Y23_N27
cycloneii_lcell_ff \inst4|registers~600 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~600_regout ));

// Location: LCFF_X48_Y30_N17
cycloneii_lcell_ff \inst4|registers~728 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~728_regout ));

// Location: LCCOMB_X51_Y23_N26
cycloneii_lcell_comb \inst4|registers~1326 (
// Equation(s):
// \inst4|registers~1326_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~728_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~600_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~600_regout ),
	.datad(\inst4|registers~728_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1326_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1326 .lut_mask = 16'hDC98;
defparam \inst4|registers~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \inst4|registers~1327 (
// Equation(s):
// \inst4|registers~1327_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1326_combout  & ((\inst4|registers~984_regout ))) # (!\inst4|registers~1326_combout  & (\inst4|registers~856_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1326_combout ))))

	.dataa(\inst4|registers~856_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~984_regout ),
	.datad(\inst4|registers~1326_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1327_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1327 .lut_mask = 16'hF388;
defparam \inst4|registers~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneii_lcell_comb \inst4|registers~1330 (
// Equation(s):
// \inst4|registers~1330_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # (\inst4|registers~1327_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1329_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|registers~1329_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1327_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1330_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1330 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneii_lcell_comb \inst4|registers~1333 (
// Equation(s):
// \inst4|registers~1333_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1330_combout  & ((\inst4|registers~1332_combout ))) # (!\inst4|registers~1330_combout  & (\inst4|registers~1325_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1330_combout ))))

	.dataa(\inst4|registers~1325_combout ),
	.datab(\inst4|registers~1332_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1330_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1333_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1333 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N29
cycloneii_lcell_ff \inst4|registers~472 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~472_regout ));

// Location: LCFF_X51_Y25_N7
cycloneii_lcell_ff \inst4|registers~504 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~504_regout ));

// Location: LCCOMB_X51_Y25_N6
cycloneii_lcell_comb \inst4|registers~1342 (
// Equation(s):
// \inst4|registers~1342_combout  = (\inst4|registers~1341_combout  & (((\inst4|registers~504_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1341_combout  & (\inst4|registers~472_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1341_combout ),
	.datab(\inst4|registers~472_regout ),
	.datac(\inst4|registers~504_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1342_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1342 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N3
cycloneii_lcell_ff \inst4|registers~344 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~344_regout ));

// Location: LCFF_X53_Y31_N11
cycloneii_lcell_ff \inst4|registers~280 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~280_regout ));

// Location: LCCOMB_X53_Y31_N10
cycloneii_lcell_comb \inst4|registers~1336 (
// Equation(s):
// \inst4|registers~1336_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~344_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~280_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~344_regout ),
	.datac(\inst4|registers~280_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1336_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1336 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N21
cycloneii_lcell_ff \inst4|registers~376 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~376_regout ));

// Location: LCCOMB_X54_Y31_N20
cycloneii_lcell_comb \inst4|registers~1337 (
// Equation(s):
// \inst4|registers~1337_combout  = (\inst4|registers~1336_combout  & (((\inst4|registers~376_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1336_combout  & (\inst4|registers~312_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~312_regout ),
	.datab(\inst4|registers~1336_combout ),
	.datac(\inst4|registers~376_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1337_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1337 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneii_lcell_comb \inst4|registers~1340 (
// Equation(s):
// \inst4|registers~1340_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # (\inst4|registers~1337_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1339_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~1339_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1337_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1340_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1340 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \inst4|registers~1343 (
// Equation(s):
// \inst4|registers~1343_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1340_combout  & ((\inst4|registers~1342_combout ))) # (!\inst4|registers~1340_combout  & (\inst4|registers~1335_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1340_combout ))))

	.dataa(\inst4|registers~1335_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1342_combout ),
	.datad(\inst4|registers~1340_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1343_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1343 .lut_mask = 16'hF388;
defparam \inst4|registers~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneii_lcell_comb \inst4|data2[24]~7 (
// Equation(s):
// \inst4|data2[24]~7_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1333_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1343_combout  & !\inst4|Equal1~0_combout 
// ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1333_combout ),
	.datac(\inst4|registers~1343_combout ),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[24]~7 .lut_mask = 16'h88D8;
defparam \inst4|data2[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \inst30|out[24]~7 (
// Equation(s):
// \inst30|out[24]~7_combout  = (\inst36|OrigUla~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[24]~7_combout )))

	.dataa(\inst36|OrigUla~combout ),
	.datab(vcc),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datad(\inst4|data2[24]~7_combout ),
	.cin(gnd),
	.combout(\inst30|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[24]~7 .lut_mask = 16'hF5A0;
defparam \inst30|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y33_N29
cycloneii_lcell_ff \inst4|registers~471 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~471_regout ));

// Location: LCFF_X50_Y33_N31
cycloneii_lcell_ff \inst4|registers~407 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~407_regout ));

// Location: LCCOMB_X50_Y33_N28
cycloneii_lcell_comb \inst4|registers~1361 (
// Equation(s):
// \inst4|registers~1361_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~471_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~407_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~471_regout ),
	.datad(\inst4|registers~407_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1361_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1361 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N13
cycloneii_lcell_ff \inst4|registers~439 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~439_regout ));

// Location: LCFF_X51_Y33_N31
cycloneii_lcell_ff \inst4|registers~503 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~503_regout ));

// Location: LCCOMB_X51_Y33_N12
cycloneii_lcell_comb \inst4|registers~1362 (
// Equation(s):
// \inst4|registers~1362_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1361_combout  & ((\inst4|registers~503_regout ))) # (!\inst4|registers~1361_combout  & (\inst4|registers~439_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1361_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1361_combout ),
	.datac(\inst4|registers~439_regout ),
	.datad(\inst4|registers~503_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1362_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1362 .lut_mask = 16'hEC64;
defparam \inst4|registers~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N1
cycloneii_lcell_ff \inst4|registers~375 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~375_regout ));

// Location: LCFF_X54_Y31_N7
cycloneii_lcell_ff \inst4|registers~343 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~343_regout ));

// Location: LCFF_X53_Y31_N13
cycloneii_lcell_ff \inst4|registers~311 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~311_regout ));

// Location: LCFF_X53_Y31_N23
cycloneii_lcell_ff \inst4|registers~279 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~279_regout ));

// Location: LCCOMB_X53_Y31_N12
cycloneii_lcell_comb \inst4|registers~1354 (
// Equation(s):
// \inst4|registers~1354_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]) # ((\inst4|registers~311_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~279_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~311_regout ),
	.datad(\inst4|registers~279_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1354_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1354 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneii_lcell_comb \inst4|registers~1355 (
// Equation(s):
// \inst4|registers~1355_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1354_combout  & (\inst4|registers~375_regout )) # (!\inst4|registers~1354_combout  & ((\inst4|registers~343_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1354_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~375_regout ),
	.datac(\inst4|registers~343_regout ),
	.datad(\inst4|registers~1354_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1355_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1355 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \inst4|registers~1363 (
// Equation(s):
// \inst4|registers~1363_combout  = (\inst4|registers~1360_combout  & ((\inst4|registers~1362_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1360_combout  & (((\inst4|registers~1355_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1360_combout ),
	.datab(\inst4|registers~1362_combout ),
	.datac(\inst4|registers~1355_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1363_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1363 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N21
cycloneii_lcell_ff \inst4|registers~759 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~759_regout ));

// Location: LCFF_X43_Y32_N7
cycloneii_lcell_ff \inst4|registers~631 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~631_regout ));

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \inst4|registers~1351 (
// Equation(s):
// \inst4|registers~1351_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~759_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~631_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~759_regout ),
	.datad(\inst4|registers~631_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1351_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1351 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N29
cycloneii_lcell_ff \inst4|registers~887 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~887_regout ));

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \inst4|registers~1015 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1015_regout ));

// Location: LCCOMB_X43_Y32_N28
cycloneii_lcell_comb \inst4|registers~1352 (
// Equation(s):
// \inst4|registers~1352_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1351_combout  & ((\inst4|registers~1015_regout ))) # (!\inst4|registers~1351_combout  & (\inst4|registers~887_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1351_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1351_combout ),
	.datac(\inst4|registers~887_regout ),
	.datad(\inst4|registers~1015_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1352_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1352 .lut_mask = 16'hEC64;
defparam \inst4|registers~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y33_N25
cycloneii_lcell_ff \inst4|registers~983 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~983_regout ));

// Location: LCFF_X53_Y33_N23
cycloneii_lcell_ff \inst4|registers~727 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[23]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~727_regout ));

// Location: LCCOMB_X53_Y33_N26
cycloneii_lcell_comb \inst4|registers~1345 (
// Equation(s):
// \inst4|registers~1345_combout  = (\inst4|registers~1344_combout  & (((\inst4|registers~983_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1344_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~727_regout ))))

	.dataa(\inst4|registers~1344_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~983_regout ),
	.datad(\inst4|registers~727_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1345_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1345 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N29
cycloneii_lcell_ff \inst4|registers~663 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~663_regout ));

// Location: LCCOMB_X42_Y29_N28
cycloneii_lcell_comb \inst4|registers~1349 (
// Equation(s):
// \inst4|registers~1349_combout  = (\inst4|registers~1348_combout  & ((\inst4|registers~919_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1348_combout  & (((\inst4|registers~663_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1348_combout ),
	.datab(\inst4|registers~919_regout ),
	.datac(\inst4|registers~663_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1349_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1349 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N9
cycloneii_lcell_ff \inst4|registers~951 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~951_regout ));

// Location: LCFF_X44_Y31_N15
cycloneii_lcell_ff \inst4|registers~823 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~823_regout ));

// Location: LCCOMB_X44_Y31_N14
cycloneii_lcell_comb \inst4|registers~1347 (
// Equation(s):
// \inst4|registers~1347_combout  = (\inst4|registers~1346_combout  & ((\inst4|registers~951_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1346_combout  & (((\inst4|registers~823_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1346_combout ),
	.datab(\inst4|registers~951_regout ),
	.datac(\inst4|registers~823_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1347_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1347 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \inst4|registers~1350 (
// Equation(s):
// \inst4|registers~1350_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1347_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1349_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1349_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1347_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1350_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1350 .lut_mask = 16'hF4A4;
defparam \inst4|registers~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \inst4|registers~1353 (
// Equation(s):
// \inst4|registers~1353_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1350_combout  & (\inst4|registers~1352_combout )) # (!\inst4|registers~1350_combout  & ((\inst4|registers~1345_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1350_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1352_combout ),
	.datac(\inst4|registers~1345_combout ),
	.datad(\inst4|registers~1350_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1353_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1353 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \inst4|data1[23]~8 (
// Equation(s):
// \inst4|data1[23]~8_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1353_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|registers~1363_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1363_combout ),
	.datac(\inst4|registers~1353_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[23]~8 .lut_mask = 16'hF044;
defparam \inst4|data1[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \inst6|Mux8~3 (
// Equation(s):
// \inst6|Mux8~3_combout  = (\inst6|Mux8~2_combout  & (((\inst4|data1[23]~8_combout  & \inst30|out[23]~8_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux8~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[23]~8_combout ) # 
// (\inst30|out[23]~8_combout ))))

	.dataa(\inst6|Mux8~2_combout ),
	.datab(\inst4|data1[23]~8_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst30|out[23]~8_combout ),
	.cin(gnd),
	.combout(\inst6|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux8~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~8_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y42
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~8_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y42
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~8_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 .lut_mask = 16'hE5E0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[23]~8_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~16_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 .lut_mask = 16'hF858;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneii_lcell_comb \inst3|out[23]~8 (
// Equation(s):
// \inst3|out[23]~8_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux8~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux8~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[23]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[23]~8 .lut_mask = 16'hE4E4;
defparam \inst3|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N31
cycloneii_lcell_ff \inst4|registers~919 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~919_regout ));

// Location: LCCOMB_X42_Y29_N30
cycloneii_lcell_comb \inst4|registers~1369 (
// Equation(s):
// \inst4|registers~1369_combout  = (\inst4|registers~1368_combout  & (((\inst4|registers~919_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1368_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~663_regout ))))

	.dataa(\inst4|registers~1368_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~919_regout ),
	.datad(\inst4|registers~663_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1369_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1369 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
cycloneii_lcell_comb \inst4|registers~1370 (
// Equation(s):
// \inst4|registers~1370_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1367_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1369_combout )))))

	.dataa(\inst4|registers~1367_combout ),
	.datab(\inst4|registers~1369_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1370_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1370 .lut_mask = 16'hFA0C;
defparam \inst4|registers~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N21
cycloneii_lcell_ff \inst4|registers~599 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~599_regout ));

// Location: LCFF_X49_Y32_N11
cycloneii_lcell_ff \inst4|registers~855 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[23]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~855_regout ));

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \inst4|registers~1364 (
// Equation(s):
// \inst4|registers~1364_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~855_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~599_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~599_regout ),
	.datad(\inst4|registers~855_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1364_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1364 .lut_mask = 16'hDC98;
defparam \inst4|registers~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneii_lcell_comb \inst4|registers~1365 (
// Equation(s):
// \inst4|registers~1365_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1364_combout  & (\inst4|registers~983_regout )) # (!\inst4|registers~1364_combout  & ((\inst4|registers~727_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1364_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1364_combout ),
	.datac(\inst4|registers~983_regout ),
	.datad(\inst4|registers~727_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1365_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1365 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
cycloneii_lcell_comb \inst4|registers~1373 (
// Equation(s):
// \inst4|registers~1373_combout  = (\inst4|registers~1370_combout  & ((\inst4|registers~1372_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1370_combout  & (((\inst4|registers~1365_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1372_combout ),
	.datab(\inst4|registers~1370_combout ),
	.datac(\inst4|registers~1365_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1373_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1373 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneii_lcell_comb \inst4|data2[23]~8 (
// Equation(s):
// \inst4|data2[23]~8_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1373_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1383_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~1383_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~1373_combout ),
	.cin(gnd),
	.combout(\inst4|data2[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[23]~8 .lut_mask = 16'hF202;
defparam \inst4|data2[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneii_lcell_comb \inst30|out[23]~8 (
// Equation(s):
// \inst30|out[23]~8_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[23]~8_combout ))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[23]~8_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[23]~8 .lut_mask = 16'hFC30;
defparam \inst30|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N31
cycloneii_lcell_ff \inst4|registers~885 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~885_regout ));

// Location: LCFF_X44_Y32_N25
cycloneii_lcell_ff \inst4|registers~757 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~757_regout ));

// Location: LCFF_X43_Y32_N17
cycloneii_lcell_ff \inst4|registers~629 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~629_regout ));

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \inst4|registers~1431 (
// Equation(s):
// \inst4|registers~1431_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~757_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~629_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~757_regout ),
	.datad(\inst4|registers~629_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1431_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1431 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneii_lcell_comb \inst4|registers~1432 (
// Equation(s):
// \inst4|registers~1432_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1431_combout  & (\inst4|registers~1013_regout )) # (!\inst4|registers~1431_combout  & ((\inst4|registers~885_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1431_combout ))))

	.dataa(\inst4|registers~1013_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~885_regout ),
	.datad(\inst4|registers~1431_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1432_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1432 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y33_N31
cycloneii_lcell_ff \inst4|registers~981 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~981_regout ));

// Location: LCFF_X53_Y33_N29
cycloneii_lcell_ff \inst4|registers~725 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[21]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~725_regout ));

// Location: LCCOMB_X53_Y33_N16
cycloneii_lcell_comb \inst4|registers~1425 (
// Equation(s):
// \inst4|registers~1425_combout  = (\inst4|registers~1424_combout  & ((\inst4|registers~981_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1424_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers~725_regout ))))

	.dataa(\inst4|registers~1424_combout ),
	.datab(\inst4|registers~981_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~725_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1425_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1425 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneii_lcell_comb \inst4|registers~1433 (
// Equation(s):
// \inst4|registers~1433_combout  = (\inst4|registers~1430_combout  & ((\inst4|registers~1432_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1430_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & \inst4|registers~1425_combout ))))

	.dataa(\inst4|registers~1430_combout ),
	.datab(\inst4|registers~1432_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|registers~1425_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1433_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1433 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N25
cycloneii_lcell_ff \inst4|registers~85 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~85_regout ));

// Location: LCFF_X53_Y28_N27
cycloneii_lcell_ff \inst4|registers~117 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~117_regout ));

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \inst4|registers~1439 (
// Equation(s):
// \inst4|registers~1439_combout  = (\inst4|registers~1438_combout  & (((\inst4|registers~117_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1438_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~85_regout )))

	.dataa(\inst4|registers~1438_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~85_regout ),
	.datad(\inst4|registers~117_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1439_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1439 .lut_mask = 16'hEA62;
defparam \inst4|registers~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneii_lcell_comb \inst4|registers~1440 (
// Equation(s):
// \inst4|registers~1440_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1437_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1439_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1437_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1439_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1440_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1440 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N5
cycloneii_lcell_ff \inst4|registers~469 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~469_regout ));

// Location: LCFF_X50_Y25_N5
cycloneii_lcell_ff \inst4|registers~405 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~405_regout ));

// Location: LCCOMB_X51_Y25_N4
cycloneii_lcell_comb \inst4|registers~1441 (
// Equation(s):
// \inst4|registers~1441_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~469_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~405_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~469_regout ),
	.datad(\inst4|registers~405_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1441_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1441 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N27
cycloneii_lcell_ff \inst4|registers~437 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~437_regout ));

// Location: LCCOMB_X50_Y25_N26
cycloneii_lcell_comb \inst4|registers~1442 (
// Equation(s):
// \inst4|registers~1442_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1441_combout  & ((\inst4|registers~501_regout ))) # (!\inst4|registers~1441_combout  & (\inst4|registers~437_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1441_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1441_combout ),
	.datac(\inst4|registers~437_regout ),
	.datad(\inst4|registers~501_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1442_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1442 .lut_mask = 16'hEC64;
defparam \inst4|registers~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneii_lcell_comb \inst4|registers~1443 (
// Equation(s):
// \inst4|registers~1443_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1440_combout  & ((\inst4|registers~1442_combout ))) # (!\inst4|registers~1440_combout  & (\inst4|registers~1435_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1440_combout ))))

	.dataa(\inst4|registers~1435_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1440_combout ),
	.datad(\inst4|registers~1442_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1443_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1443 .lut_mask = 16'hF838;
defparam \inst4|registers~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneii_lcell_comb \inst4|data1[21]~10 (
// Equation(s):
// \inst4|data1[21]~10_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1433_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1443_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1433_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|registers~1443_combout ),
	.cin(gnd),
	.combout(\inst4|data1[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[21]~10 .lut_mask = 16'hC5C0;
defparam \inst4|data1[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneii_lcell_comb \inst6|Mux10~3 (
// Equation(s):
// \inst6|Mux10~3_combout  = (\inst6|Mux10~2_combout  & (((\inst4|data1[21]~10_combout  & \inst30|out[21]~10_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux10~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[21]~10_combout ) # 
// (\inst30|out[21]~10_combout ))))

	.dataa(\inst6|Mux10~2_combout ),
	.datab(\inst4|data1[21]~10_combout ),
	.datac(\inst30|out[21]~10_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux10~3 .lut_mask = 16'hD4AA;
defparam \inst6|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~10_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y39
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[21]~10_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout  & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~20_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 .lut_mask = 16'hDA8A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneii_lcell_comb \inst3|out[21]~10 (
// Equation(s):
// \inst3|out[21]~10_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux10~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux10~3_combout ),
	.datac(vcc),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[21]~21_combout ),
	.cin(gnd),
	.combout(\inst3|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[21]~10 .lut_mask = 16'hEE44;
defparam \inst3|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N31
cycloneii_lcell_ff \inst4|registers~501 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~501_regout ));

// Location: LCCOMB_X51_Y25_N30
cycloneii_lcell_comb \inst4|registers~1462 (
// Equation(s):
// \inst4|registers~1462_combout  = (\inst4|registers~1461_combout  & (((\inst4|registers~501_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1461_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~437_regout ))))

	.dataa(\inst4|registers~1461_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~501_regout ),
	.datad(\inst4|registers~437_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1462_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1462 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N29
cycloneii_lcell_ff \inst4|registers~309 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~309_regout ));

// Location: LCFF_X53_Y31_N15
cycloneii_lcell_ff \inst4|registers~277 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~277_regout ));

// Location: LCCOMB_X53_Y31_N14
cycloneii_lcell_comb \inst4|registers~1454 (
// Equation(s):
// \inst4|registers~1454_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~309_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~277_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~309_regout ),
	.datac(\inst4|registers~277_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1454_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1454 .lut_mask = 16'hEE50;
defparam \inst4|registers~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N21
cycloneii_lcell_ff \inst4|registers~341 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[21]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~341_regout ));

// Location: LCCOMB_X54_Y32_N20
cycloneii_lcell_comb \inst4|registers~1455 (
// Equation(s):
// \inst4|registers~1455_combout  = (\inst4|registers~1454_combout  & ((\inst4|registers~373_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1454_combout  & (((\inst4|registers~341_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~373_regout ),
	.datab(\inst4|registers~1454_combout ),
	.datac(\inst4|registers~341_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1455_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1455 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \inst4|registers~1463 (
// Equation(s):
// \inst4|registers~1463_combout  = (\inst4|registers~1460_combout  & ((\inst4|registers~1462_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1460_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & \inst4|registers~1455_combout ))))

	.dataa(\inst4|registers~1460_combout ),
	.datab(\inst4|registers~1462_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1455_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1463_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1463 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneii_lcell_comb \inst4|data2[21]~10 (
// Equation(s):
// \inst4|data2[21]~10_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1453_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|registers~1463_combout ))))

	.dataa(\inst4|registers~1453_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~1463_combout ),
	.cin(gnd),
	.combout(\inst4|data2[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[21]~10 .lut_mask = 16'hA3A0;
defparam \inst4|data2[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \inst30|out[21]~10 (
// Equation(s):
// \inst30|out[21]~10_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[21]~10_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[21]~10_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[21]~10 .lut_mask = 16'hFC0C;
defparam \inst30|out[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N23
cycloneii_lcell_ff \inst4|registers~372 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~372_regout ));

// Location: LCFF_X53_Y31_N27
cycloneii_lcell_ff \inst4|registers~276 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~276_regout ));

// Location: LCCOMB_X53_Y31_N26
cycloneii_lcell_comb \inst4|registers~1496 (
// Equation(s):
// \inst4|registers~1496_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~340_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~276_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~340_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~276_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1496_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1496 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneii_lcell_comb \inst4|registers~1497 (
// Equation(s):
// \inst4|registers~1497_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1496_combout  & ((\inst4|registers~372_regout ))) # (!\inst4|registers~1496_combout  & (\inst4|registers~308_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1496_combout ))))

	.dataa(\inst4|registers~308_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~372_regout ),
	.datad(\inst4|registers~1496_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1497_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1497 .lut_mask = 16'hF388;
defparam \inst4|registers~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N9
cycloneii_lcell_ff \inst4|registers~52 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~52_regout ));

// Location: LCFF_X51_Y28_N27
cycloneii_lcell_ff \inst4|registers~116 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~116_regout ));

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \inst4|registers~1499 (
// Equation(s):
// \inst4|registers~1499_combout  = (\inst4|registers~1498_combout  & (((\inst4|registers~116_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1498_combout  & (\inst4|registers~52_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1498_combout ),
	.datab(\inst4|registers~52_regout ),
	.datac(\inst4|registers~116_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1499_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1499 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneii_lcell_comb \inst4|registers~1500 (
// Equation(s):
// \inst4|registers~1500_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1497_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1499_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1497_combout ),
	.datad(\inst4|registers~1499_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1500_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1500 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y33_N23
cycloneii_lcell_ff \inst4|registers~468 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~468_regout ));

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \inst4|registers~500 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[20]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~500_regout ));

// Location: LCCOMB_X50_Y33_N14
cycloneii_lcell_comb \inst4|registers~1502 (
// Equation(s):
// \inst4|registers~1502_combout  = (\inst4|registers~1501_combout  & (((\inst4|registers~500_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1501_combout  & (\inst4|registers~468_regout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst4|registers~1501_combout ),
	.datab(\inst4|registers~468_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~500_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1502_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1502 .lut_mask = 16'hEA4A;
defparam \inst4|registers~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N31
cycloneii_lcell_ff \inst4|registers~244 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~244_regout ));

// Location: LCFF_X50_Y31_N9
cycloneii_lcell_ff \inst4|registers~180 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~180_regout ));

// Location: LCFF_X49_Y31_N15
cycloneii_lcell_ff \inst4|registers~148 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~148_regout ));

// Location: LCCOMB_X49_Y31_N14
cycloneii_lcell_comb \inst4|registers~1494 (
// Equation(s):
// \inst4|registers~1494_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~180_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~148_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~180_regout ),
	.datac(\inst4|registers~148_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1494_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1494 .lut_mask = 16'hEE50;
defparam \inst4|registers~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneii_lcell_comb \inst4|registers~1495 (
// Equation(s):
// \inst4|registers~1495_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1494_combout  & ((\inst4|registers~244_regout ))) # (!\inst4|registers~1494_combout  & (\inst4|registers~212_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1494_combout ))))

	.dataa(\inst4|registers~212_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~244_regout ),
	.datad(\inst4|registers~1494_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1495_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1495 .lut_mask = 16'hF388;
defparam \inst4|registers~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \inst4|registers~1503 (
// Equation(s):
// \inst4|registers~1503_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1500_combout  & (\inst4|registers~1502_combout )) # (!\inst4|registers~1500_combout  & ((\inst4|registers~1495_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1500_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1500_combout ),
	.datac(\inst4|registers~1502_combout ),
	.datad(\inst4|registers~1495_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1503_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1503 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \inst4|data2[20]~11 (
// Equation(s):
// \inst4|data2[20]~11_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1493_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1503_combout  & 
// !\inst4|Equal1~0_combout ))))

	.dataa(\inst4|registers~1493_combout ),
	.datab(\inst4|registers~1503_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[20]~11 .lut_mask = 16'hA0AC;
defparam \inst4|data2[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y46
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~11_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y38
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~11_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~11_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[20]~11_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~22_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \inst3|out[20]~11 (
// Equation(s):
// \inst3|out[20]~11_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux11~3_combout ))

	.dataa(\inst6|Mux11~3_combout ),
	.datab(\inst36|MemparaReg~combout ),
	.datac(vcc),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[20]~23_combout ),
	.cin(gnd),
	.combout(\inst3|out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[20]~11 .lut_mask = 16'hEE22;
defparam \inst3|out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N23
cycloneii_lcell_ff \inst4|registers~948 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~948_regout ));

// Location: LCFF_X48_Y23_N9
cycloneii_lcell_ff \inst4|registers~692 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~692_regout ));

// Location: LCCOMB_X48_Y23_N8
cycloneii_lcell_comb \inst4|registers~1465 (
// Equation(s):
// \inst4|registers~1465_combout  = (\inst4|registers~1464_combout  & ((\inst4|registers~948_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1464_combout  & (((\inst4|registers~692_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1464_combout ),
	.datab(\inst4|registers~948_regout ),
	.datac(\inst4|registers~692_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1465_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1465 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N23
cycloneii_lcell_ff \inst4|registers~532 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~532_regout ));

// Location: LCFF_X41_Y28_N19
cycloneii_lcell_ff \inst4|registers~660 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~660_regout ));

// Location: LCCOMB_X41_Y28_N18
cycloneii_lcell_comb \inst4|registers~1468 (
// Equation(s):
// \inst4|registers~1468_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~660_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~532_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~532_regout ),
	.datac(\inst4|registers~660_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1468_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1468 .lut_mask = 16'hFA44;
defparam \inst4|registers~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N29
cycloneii_lcell_ff \inst4|registers~788 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~788_regout ));

// Location: LCFF_X43_Y28_N25
cycloneii_lcell_ff \inst4|registers~916 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[20]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~916_regout ));

// Location: LCCOMB_X42_Y28_N28
cycloneii_lcell_comb \inst4|registers~1469 (
// Equation(s):
// \inst4|registers~1469_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1468_combout  & ((\inst4|registers~916_regout ))) # (!\inst4|registers~1468_combout  & (\inst4|registers~788_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1468_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1468_combout ),
	.datac(\inst4|registers~788_regout ),
	.datad(\inst4|registers~916_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1469_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1469 .lut_mask = 16'hEC64;
defparam \inst4|registers~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneii_lcell_comb \inst4|registers~1470 (
// Equation(s):
// \inst4|registers~1470_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1467_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & \inst4|registers~1469_combout ))))

	.dataa(\inst4|registers~1467_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1469_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1470_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1470 .lut_mask = 16'hCBC8;
defparam \inst4|registers~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneii_lcell_comb \inst4|registers~1473 (
// Equation(s):
// \inst4|registers~1473_combout  = (\inst4|registers~1470_combout  & ((\inst4|registers~1472_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1470_combout  & (((\inst4|registers~1465_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1472_combout ),
	.datab(\inst4|registers~1465_combout ),
	.datac(\inst4|registers~1470_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1473_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1473 .lut_mask = 16'hACF0;
defparam \inst4|registers~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneii_lcell_comb \inst4|data1[20]~11 (
// Equation(s):
// \inst4|data1[20]~11_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1473_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1483_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1483_combout ),
	.datab(\inst4|registers~1473_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[20]~11 .lut_mask = 16'hC0CA;
defparam \inst4|data1[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneii_lcell_comb \inst30|out[19]~12 (
// Equation(s):
// \inst30|out[19]~12_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[19]~12_combout ))

	.dataa(\inst4|data2[19]~12_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[19]~12 .lut_mask = 16'hFA0A;
defparam \inst30|out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~13_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y16
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[18]~13_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 .lut_mask = 16'hCBC8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~26_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 .lut_mask = 16'hAFC0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \inst3|out[18]~13 (
// Equation(s):
// \inst3|out[18]~13_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux13~3_combout ))

	.dataa(\inst6|Mux13~3_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[18]~27_combout ),
	.cin(gnd),
	.combout(\inst3|out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[18]~13 .lut_mask = 16'hFA0A;
defparam \inst3|out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N15
cycloneii_lcell_ff \inst4|registers~978 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~978_regout ));

// Location: LCFF_X51_Y23_N11
cycloneii_lcell_ff \inst4|registers~594 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~594_regout ));

// Location: LCFF_X50_Y23_N29
cycloneii_lcell_ff \inst4|registers~722 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~722_regout ));

// Location: LCCOMB_X51_Y23_N10
cycloneii_lcell_comb \inst4|registers~1566 (
// Equation(s):
// \inst4|registers~1566_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~722_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~594_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~594_regout ),
	.datad(\inst4|registers~722_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1566_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1566 .lut_mask = 16'hDC98;
defparam \inst4|registers~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N14
cycloneii_lcell_comb \inst4|registers~1567 (
// Equation(s):
// \inst4|registers~1567_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1566_combout  & ((\inst4|registers~978_regout ))) # (!\inst4|registers~1566_combout  & (\inst4|registers~850_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1566_combout ))))

	.dataa(\inst4|registers~850_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~978_regout ),
	.datad(\inst4|registers~1566_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1567_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1567 .lut_mask = 16'hF388;
defparam \inst4|registers~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N13
cycloneii_lcell_ff \inst4|registers~914 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~914_regout ));

// Location: LCFF_X43_Y28_N27
cycloneii_lcell_ff \inst4|registers~786 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~786_regout ));

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \inst4|registers~1569 (
// Equation(s):
// \inst4|registers~1569_combout  = (\inst4|registers~1568_combout  & (((\inst4|registers~914_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1568_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~786_regout ))))

	.dataa(\inst4|registers~1568_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~914_regout ),
	.datad(\inst4|registers~786_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1569_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1569 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \inst4|registers~1570 (
// Equation(s):
// \inst4|registers~1570_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1567_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1569_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1567_combout ),
	.datac(\inst4|registers~1569_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1570_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1570 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N25
cycloneii_lcell_ff \inst4|registers~690 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~690_regout ));

// Location: LCFF_X49_Y23_N11
cycloneii_lcell_ff \inst4|registers~946 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~946_regout ));

// Location: LCCOMB_X49_Y23_N10
cycloneii_lcell_comb \inst4|registers~1565 (
// Equation(s):
// \inst4|registers~1565_combout  = (\inst4|registers~1564_combout  & (((\inst4|registers~946_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1564_combout  & (\inst4|registers~690_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1564_combout ),
	.datab(\inst4|registers~690_regout ),
	.datac(\inst4|registers~946_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1565_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1565 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \inst4|registers~1573 (
// Equation(s):
// \inst4|registers~1573_combout  = (\inst4|registers~1570_combout  & ((\inst4|registers~1572_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1570_combout  & (((\inst4|registers~1565_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1572_combout ),
	.datab(\inst4|registers~1570_combout ),
	.datac(\inst4|registers~1565_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1573_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1573 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N19
cycloneii_lcell_ff \inst4|registers~210 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~210_regout ));

// Location: LCFF_X48_Y31_N29
cycloneii_lcell_ff \inst4|registers~242 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~242_regout ));

// Location: LCFF_X49_Y31_N29
cycloneii_lcell_ff \inst4|registers~146 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~146_regout ));

// Location: LCCOMB_X49_Y31_N28
cycloneii_lcell_comb \inst4|registers~1574 (
// Equation(s):
// \inst4|registers~1574_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~178_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~146_regout )))))

	.dataa(\inst4|registers~178_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~146_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1574_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1574 .lut_mask = 16'hEE30;
defparam \inst4|registers~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneii_lcell_comb \inst4|registers~1575 (
// Equation(s):
// \inst4|registers~1575_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1574_combout  & ((\inst4|registers~242_regout ))) # (!\inst4|registers~1574_combout  & (\inst4|registers~210_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1574_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~210_regout ),
	.datac(\inst4|registers~242_regout ),
	.datad(\inst4|registers~1574_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1575_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1575 .lut_mask = 16'hF588;
defparam \inst4|registers~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N29
cycloneii_lcell_ff \inst4|registers~338 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~338_regout ));

// Location: LCFF_X53_Y31_N19
cycloneii_lcell_ff \inst4|registers~274 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~274_regout ));

// Location: LCCOMB_X53_Y31_N18
cycloneii_lcell_comb \inst4|registers~1576 (
// Equation(s):
// \inst4|registers~1576_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~338_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~274_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~338_regout ),
	.datac(\inst4|registers~274_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1576_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1576 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N25
cycloneii_lcell_ff \inst4|registers~370 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~370_regout ));

// Location: LCCOMB_X54_Y31_N24
cycloneii_lcell_comb \inst4|registers~1577 (
// Equation(s):
// \inst4|registers~1577_combout  = (\inst4|registers~1576_combout  & (((\inst4|registers~370_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1576_combout  & (\inst4|registers~306_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~306_regout ),
	.datab(\inst4|registers~1576_combout ),
	.datac(\inst4|registers~370_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1577_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1577 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \inst4|registers~1580 (
// Equation(s):
// \inst4|registers~1580_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # (\inst4|registers~1577_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1579_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~1579_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1577_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1580_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1580 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \inst4|registers~1583 (
// Equation(s):
// \inst4|registers~1583_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1580_combout  & (\inst4|registers~1582_combout )) # (!\inst4|registers~1580_combout  & ((\inst4|registers~1575_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1580_combout ))))

	.dataa(\inst4|registers~1582_combout ),
	.datab(\inst4|registers~1575_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1580_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1583_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1583 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \inst4|data2[18]~13 (
// Equation(s):
// \inst4|data2[18]~13_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1573_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|registers~1583_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1573_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1583_combout ),
	.cin(gnd),
	.combout(\inst4|data2[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[18]~13 .lut_mask = 16'h8D88;
defparam \inst4|data2[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \inst30|out[18]~13 (
// Equation(s):
// \inst30|out[18]~13_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[18]~13_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[18]~13_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[18]~13 .lut_mask = 16'hFC0C;
defparam \inst30|out[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N13
cycloneii_lcell_ff \inst4|registers~273 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~273_regout ));

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \inst4|registers~1614 (
// Equation(s):
// \inst4|registers~1614_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~305_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~273_regout )))))

	.dataa(\inst4|registers~305_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~273_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1614_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1614 .lut_mask = 16'hEE30;
defparam \inst4|registers~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N13
cycloneii_lcell_ff \inst4|registers~369 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~369_regout ));

// Location: LCFF_X56_Y29_N29
cycloneii_lcell_ff \inst4|registers~337 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~337_regout ));

// Location: LCCOMB_X54_Y30_N12
cycloneii_lcell_comb \inst4|registers~1615 (
// Equation(s):
// \inst4|registers~1615_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1614_combout  & (\inst4|registers~369_regout )) # (!\inst4|registers~1614_combout  & ((\inst4|registers~337_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1614_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1614_combout ),
	.datac(\inst4|registers~369_regout ),
	.datad(\inst4|registers~337_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1615_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1615 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N11
cycloneii_lcell_ff \inst4|registers~17 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~17_regout ));

// Location: LCFF_X53_Y28_N29
cycloneii_lcell_ff \inst4|registers~49 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~49_regout ));

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \inst4|registers~1618 (
// Equation(s):
// \inst4|registers~1618_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~49_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~17_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~17_regout ),
	.datad(\inst4|registers~49_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1618_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1618 .lut_mask = 16'hBA98;
defparam \inst4|registers~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N7
cycloneii_lcell_ff \inst4|registers~113 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~113_regout ));

// Location: LCFF_X53_Y29_N27
cycloneii_lcell_ff \inst4|registers~81 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~81_regout ));

// Location: LCCOMB_X53_Y28_N6
cycloneii_lcell_comb \inst4|registers~1619 (
// Equation(s):
// \inst4|registers~1619_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1618_combout  & (\inst4|registers~113_regout )) # (!\inst4|registers~1618_combout  & ((\inst4|registers~81_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1618_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1618_combout ),
	.datac(\inst4|registers~113_regout ),
	.datad(\inst4|registers~81_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1619_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1619 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneii_lcell_comb \inst4|registers~1620 (
// Equation(s):
// \inst4|registers~1620_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1617_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1619_combout )))))

	.dataa(\inst4|registers~1617_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1619_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1620_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1620 .lut_mask = 16'hE3E0;
defparam \inst4|registers~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneii_lcell_comb \inst4|registers~1623 (
// Equation(s):
// \inst4|registers~1623_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1620_combout  & (\inst4|registers~1622_combout )) # (!\inst4|registers~1620_combout  & ((\inst4|registers~1615_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1620_combout ))))

	.dataa(\inst4|registers~1622_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1615_combout ),
	.datad(\inst4|registers~1620_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1623_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1623 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N29
cycloneii_lcell_ff \inst4|registers~689 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~689_regout ));

// Location: LCFF_X48_Y23_N7
cycloneii_lcell_ff \inst4|registers~561 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~561_regout ));

// Location: LCCOMB_X48_Y23_N6
cycloneii_lcell_comb \inst4|registers~1606 (
// Equation(s):
// \inst4|registers~1606_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~689_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~561_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~689_regout ),
	.datac(\inst4|registers~561_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1606_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1606 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N23
cycloneii_lcell_ff \inst4|registers~945 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~945_regout ));

// Location: LCFF_X49_Y23_N13
cycloneii_lcell_ff \inst4|registers~817 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~817_regout ));

// Location: LCCOMB_X49_Y23_N22
cycloneii_lcell_comb \inst4|registers~1607 (
// Equation(s):
// \inst4|registers~1607_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1606_combout  & (\inst4|registers~945_regout )) # (!\inst4|registers~1606_combout  & ((\inst4|registers~817_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1606_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1606_combout ),
	.datac(\inst4|registers~945_regout ),
	.datad(\inst4|registers~817_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1607_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1607 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N29
cycloneii_lcell_ff \inst4|registers~913 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~913_regout ));

// Location: LCFF_X42_Y27_N29
cycloneii_lcell_ff \inst4|registers~529 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~529_regout ));

// Location: LCFF_X43_Y27_N1
cycloneii_lcell_ff \inst4|registers~785 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~785_regout ));

// Location: LCCOMB_X42_Y27_N28
cycloneii_lcell_comb \inst4|registers~1608 (
// Equation(s):
// \inst4|registers~1608_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~785_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~529_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~529_regout ),
	.datad(\inst4|registers~785_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1608_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1608 .lut_mask = 16'hBA98;
defparam \inst4|registers~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \inst4|registers~1609 (
// Equation(s):
// \inst4|registers~1609_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1608_combout  & ((\inst4|registers~913_regout ))) # (!\inst4|registers~1608_combout  & (\inst4|registers~657_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1608_combout ))))

	.dataa(\inst4|registers~657_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~913_regout ),
	.datad(\inst4|registers~1608_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1609_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1609 .lut_mask = 16'hF388;
defparam \inst4|registers~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \inst4|registers~1610 (
// Equation(s):
// \inst4|registers~1610_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1607_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1609_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1607_combout ),
	.datac(\inst4|registers~1609_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1610_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1610 .lut_mask = 16'hEE50;
defparam \inst4|registers~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N13
cycloneii_lcell_ff \inst4|registers~1009 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1009_regout ));

// Location: LCFF_X45_Y27_N7
cycloneii_lcell_ff \inst4|registers~625 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~625_regout ));

// Location: LCCOMB_X45_Y27_N6
cycloneii_lcell_comb \inst4|registers~1611 (
// Equation(s):
// \inst4|registers~1611_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~753_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~625_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~753_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~625_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1611_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1611 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneii_lcell_comb \inst4|registers~1612 (
// Equation(s):
// \inst4|registers~1612_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1611_combout  & ((\inst4|registers~1009_regout ))) # (!\inst4|registers~1611_combout  & (\inst4|registers~881_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1611_combout ))))

	.dataa(\inst4|registers~881_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1009_regout ),
	.datad(\inst4|registers~1611_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1612_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1612 .lut_mask = 16'hF388;
defparam \inst4|registers~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N19
cycloneii_lcell_ff \inst4|registers~977 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~977_regout ));

// Location: LCFF_X51_Y23_N23
cycloneii_lcell_ff \inst4|registers~593 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~593_regout ));

// Location: LCFF_X51_Y23_N29
cycloneii_lcell_ff \inst4|registers~849 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~849_regout ));

// Location: LCCOMB_X51_Y23_N22
cycloneii_lcell_comb \inst4|registers~1604 (
// Equation(s):
// \inst4|registers~1604_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~849_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~593_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~593_regout ),
	.datad(\inst4|registers~849_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1604_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1604 .lut_mask = 16'hBA98;
defparam \inst4|registers~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneii_lcell_comb \inst4|registers~1605 (
// Equation(s):
// \inst4|registers~1605_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1604_combout  & ((\inst4|registers~977_regout ))) # (!\inst4|registers~1604_combout  & (\inst4|registers~721_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1604_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~721_regout ),
	.datac(\inst4|registers~977_regout ),
	.datad(\inst4|registers~1604_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1605_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1605 .lut_mask = 16'hF588;
defparam \inst4|registers~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \inst4|registers~1613 (
// Equation(s):
// \inst4|registers~1613_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1610_combout  & (\inst4|registers~1612_combout )) # (!\inst4|registers~1610_combout  & ((\inst4|registers~1605_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1610_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1610_combout ),
	.datac(\inst4|registers~1612_combout ),
	.datad(\inst4|registers~1605_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1613_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1613 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \inst4|data2[17]~14 (
// Equation(s):
// \inst4|data2[17]~14_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1613_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|registers~1623_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|registers~1623_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~1613_combout ),
	.cin(gnd),
	.combout(\inst4|data2[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[17]~14 .lut_mask = 16'hF404;
defparam \inst4|data2[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneii_lcell_comb \inst30|out[17]~14 (
// Equation(s):
// \inst30|out[17]~14_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[17]~14_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[17]~14_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[17]~14 .lut_mask = 16'hFC0C;
defparam \inst30|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneii_lcell_comb \inst6|Mux14~3 (
// Equation(s):
// \inst6|Mux14~3_combout  = (\inst6|Mux14~2_combout  & (((\inst30|out[17]~14_combout  & \inst4|data1[17]~14_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux14~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[17]~14_combout ) # 
// (\inst4|data1[17]~14_combout ))))

	.dataa(\inst6|Mux14~2_combout ),
	.datab(\inst30|out[17]~14_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[17]~14_combout ),
	.cin(gnd),
	.combout(\inst6|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux14~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~14_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y37
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~14_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y40
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~14_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y41
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[17]~14_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~28_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \inst3|out[17]~14 (
// Equation(s):
// \inst3|out[17]~14_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux14~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux14~3_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[17]~29_combout ),
	.cin(gnd),
	.combout(\inst3|out[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[17]~14 .lut_mask = 16'hFC0C;
defparam \inst3|out[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N1
cycloneii_lcell_ff \inst4|registers~721 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~721_regout ));

// Location: LCCOMB_X50_Y23_N0
cycloneii_lcell_comb \inst4|registers~1585 (
// Equation(s):
// \inst4|registers~1585_combout  = (\inst4|registers~1584_combout  & (((\inst4|registers~977_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1584_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~721_regout )))

	.dataa(\inst4|registers~1584_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~721_regout ),
	.datad(\inst4|registers~977_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1585_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1585 .lut_mask = 16'hEA62;
defparam \inst4|registers~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneii_lcell_comb \inst4|registers~1588 (
// Equation(s):
// \inst4|registers~1588_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~785_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~529_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~529_regout ),
	.datac(\inst4|registers~785_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1588_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1588 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N11
cycloneii_lcell_ff \inst4|registers~657 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~657_regout ));

// Location: LCCOMB_X42_Y27_N10
cycloneii_lcell_comb \inst4|registers~1589 (
// Equation(s):
// \inst4|registers~1589_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1588_combout  & ((\inst4|registers~913_regout ))) # (!\inst4|registers~1588_combout  & (\inst4|registers~657_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1588_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1588_combout ),
	.datac(\inst4|registers~657_regout ),
	.datad(\inst4|registers~913_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1589_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1589 .lut_mask = 16'hEC64;
defparam \inst4|registers~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneii_lcell_comb \inst4|registers~1586 (
// Equation(s):
// \inst4|registers~1586_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~689_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~561_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~689_regout ),
	.datad(\inst4|registers~561_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1586_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1586 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneii_lcell_comb \inst4|registers~1587 (
// Equation(s):
// \inst4|registers~1587_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1586_combout  & (\inst4|registers~945_regout )) # (!\inst4|registers~1586_combout  & ((\inst4|registers~817_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1586_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~945_regout ),
	.datac(\inst4|registers~817_regout ),
	.datad(\inst4|registers~1586_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1587_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1587 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneii_lcell_comb \inst4|registers~1590 (
// Equation(s):
// \inst4|registers~1590_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1587_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1589_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1589_combout ),
	.datad(\inst4|registers~1587_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1590_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1590 .lut_mask = 16'hDC98;
defparam \inst4|registers~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N21
cycloneii_lcell_ff \inst4|registers~753 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~753_regout ));

// Location: LCCOMB_X45_Y27_N20
cycloneii_lcell_comb \inst4|registers~1591 (
// Equation(s):
// \inst4|registers~1591_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~753_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~625_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~753_regout ),
	.datad(\inst4|registers~625_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1591_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1591 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N27
cycloneii_lcell_ff \inst4|registers~881 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[17]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~881_regout ));

// Location: LCCOMB_X43_Y27_N26
cycloneii_lcell_comb \inst4|registers~1592 (
// Equation(s):
// \inst4|registers~1592_combout  = (\inst4|registers~1591_combout  & ((\inst4|registers~1009_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1591_combout  & (((\inst4|registers~881_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1009_regout ),
	.datab(\inst4|registers~1591_combout ),
	.datac(\inst4|registers~881_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1592_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1592 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneii_lcell_comb \inst4|registers~1593 (
// Equation(s):
// \inst4|registers~1593_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1590_combout  & ((\inst4|registers~1592_combout ))) # (!\inst4|registers~1590_combout  & (\inst4|registers~1585_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1590_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1585_combout ),
	.datac(\inst4|registers~1590_combout ),
	.datad(\inst4|registers~1592_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1593_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1593 .lut_mask = 16'hF858;
defparam \inst4|registers~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneii_lcell_comb \inst4|data1[17]~14 (
// Equation(s):
// \inst4|data1[17]~14_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1593_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1603_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1603_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|registers~1593_combout ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[17]~14 .lut_mask = 16'hC0E2;
defparam \inst4|data1[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N1
cycloneii_lcell_ff \inst4|registers~463 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~463_regout ));

// Location: LCFF_X53_Y25_N11
cycloneii_lcell_ff \inst4|registers~399 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~399_regout ));

// Location: LCCOMB_X53_Y25_N10
cycloneii_lcell_comb \inst4|registers~1701 (
// Equation(s):
// \inst4|registers~1701_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~463_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~399_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~463_regout ),
	.datac(\inst4|registers~399_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1701_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1701 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N29
cycloneii_lcell_ff \inst4|registers~495 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[15]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~495_regout ));

// Location: LCFF_X53_Y24_N3
cycloneii_lcell_ff \inst4|registers~431 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~431_regout ));

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \inst4|registers~1702 (
// Equation(s):
// \inst4|registers~1702_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1701_combout  & (\inst4|registers~495_regout )) # (!\inst4|registers~1701_combout  & ((\inst4|registers~431_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1701_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\inst4|registers~1701_combout ),
	.datac(\inst4|registers~495_regout ),
	.datad(\inst4|registers~431_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1702_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1702 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N11
cycloneii_lcell_ff \inst4|registers~271 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~271_regout ));

// Location: LCFF_X54_Y30_N19
cycloneii_lcell_ff \inst4|registers~303 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~303_regout ));

// Location: LCCOMB_X53_Y30_N10
cycloneii_lcell_comb \inst4|registers~1694 (
// Equation(s):
// \inst4|registers~1694_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~303_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~271_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~271_regout ),
	.datad(\inst4|registers~303_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1694_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1694 .lut_mask = 16'hBA98;
defparam \inst4|registers~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N21
cycloneii_lcell_ff \inst4|registers~367 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~367_regout ));

// Location: LCFF_X53_Y30_N25
cycloneii_lcell_ff \inst4|registers~335 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~335_regout ));

// Location: LCCOMB_X54_Y30_N20
cycloneii_lcell_comb \inst4|registers~1695 (
// Equation(s):
// \inst4|registers~1695_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1694_combout  & (\inst4|registers~367_regout )) # (!\inst4|registers~1694_combout  & ((\inst4|registers~335_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1694_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1694_combout ),
	.datac(\inst4|registers~367_regout ),
	.datad(\inst4|registers~335_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1695_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1695 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \inst4|registers~1703 (
// Equation(s):
// \inst4|registers~1703_combout  = (\inst4|registers~1700_combout  & (((\inst4|registers~1702_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1700_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1695_combout ))))

	.dataa(\inst4|registers~1700_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1702_combout ),
	.datad(\inst4|registers~1695_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1703_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1703 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \inst4|data2[15]~16 (
// Equation(s):
// \inst4|data2[15]~16_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1693_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|registers~1703_combout ))))

	.dataa(\inst4|registers~1693_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~1703_combout ),
	.cin(gnd),
	.combout(\inst4|data2[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[15]~16 .lut_mask = 16'hA3A0;
defparam \inst4|data2[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~16_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y23
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~16_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout )))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 .lut_mask = 16'hBA98;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y24
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[15]~16_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~32_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 .lut_mask = 16'hBCB0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \inst3|out[15]~16 (
// Equation(s):
// \inst3|out[15]~16_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux16~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[15]~33_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[15]~16 .lut_mask = 16'hCFC0;
defparam \inst3|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N3
cycloneii_lcell_ff \inst4|registers~655 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~655_regout ));

// Location: LCFF_X43_Y27_N29
cycloneii_lcell_ff \inst4|registers~783 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~783_regout ));

// Location: LCFF_X42_Y27_N5
cycloneii_lcell_ff \inst4|registers~527 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~527_regout ));

// Location: LCCOMB_X43_Y27_N28
cycloneii_lcell_comb \inst4|registers~1668 (
// Equation(s):
// \inst4|registers~1668_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~783_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~527_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~783_regout ),
	.datad(\inst4|registers~527_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1668_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1668 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneii_lcell_comb \inst4|registers~1669 (
// Equation(s):
// \inst4|registers~1669_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1668_combout  & (\inst4|registers~911_regout )) # (!\inst4|registers~1668_combout  & ((\inst4|registers~655_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1668_combout ))))

	.dataa(\inst4|registers~911_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~655_regout ),
	.datad(\inst4|registers~1668_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1669_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1669 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneii_lcell_comb \inst4|registers~1670 (
// Equation(s):
// \inst4|registers~1670_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1667_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1669_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1667_combout ),
	.datab(\inst4|registers~1669_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1670_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1670 .lut_mask = 16'hF0AC;
defparam \inst4|registers~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N13
cycloneii_lcell_ff \inst4|registers~751 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~751_regout ));

// Location: LCFF_X45_Y27_N23
cycloneii_lcell_ff \inst4|registers~623 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~623_regout ));

// Location: LCCOMB_X45_Y27_N12
cycloneii_lcell_comb \inst4|registers~1671 (
// Equation(s):
// \inst4|registers~1671_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~751_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~623_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~751_regout ),
	.datad(\inst4|registers~623_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1671_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1671 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N23
cycloneii_lcell_ff \inst4|registers~879 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~879_regout ));

// Location: LCCOMB_X43_Y27_N22
cycloneii_lcell_comb \inst4|registers~1672 (
// Equation(s):
// \inst4|registers~1672_combout  = (\inst4|registers~1671_combout  & ((\inst4|registers~1007_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1671_combout  & (((\inst4|registers~879_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1007_regout ),
	.datab(\inst4|registers~1671_combout ),
	.datac(\inst4|registers~879_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1672_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1672 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N17
cycloneii_lcell_ff \inst4|registers~719 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~719_regout ));

// Location: LCFF_X50_Y23_N27
cycloneii_lcell_ff \inst4|registers~975 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[15]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~975_regout ));

// Location: LCCOMB_X50_Y23_N16
cycloneii_lcell_comb \inst4|registers~1665 (
// Equation(s):
// \inst4|registers~1665_combout  = (\inst4|registers~1664_combout  & (((\inst4|registers~975_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1664_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~719_regout )))

	.dataa(\inst4|registers~1664_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~719_regout ),
	.datad(\inst4|registers~975_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1665_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1665 .lut_mask = 16'hEA62;
defparam \inst4|registers~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneii_lcell_comb \inst4|registers~1673 (
// Equation(s):
// \inst4|registers~1673_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1670_combout  & (\inst4|registers~1672_combout )) # (!\inst4|registers~1670_combout  & ((\inst4|registers~1665_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1670_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1670_combout ),
	.datac(\inst4|registers~1672_combout ),
	.datad(\inst4|registers~1665_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1673_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1673 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \inst4|data1[15]~16 (
// Equation(s):
// \inst4|data1[15]~16_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1673_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1683_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1683_combout ),
	.datab(\inst4|registers~1673_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[15]~16 .lut_mask = 16'hC0CA;
defparam \inst4|data1[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N21
cycloneii_lcell_ff \inst4|registers~238 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~238_regout ));

// Location: LCFF_X47_Y31_N31
cycloneii_lcell_ff \inst4|registers~142 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~142_regout ));

// Location: LCCOMB_X47_Y31_N30
cycloneii_lcell_comb \inst4|registers~1734 (
// Equation(s):
// \inst4|registers~1734_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~174_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~142_regout )))))

	.dataa(\inst4|registers~174_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~142_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1734_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1734 .lut_mask = 16'hEE30;
defparam \inst4|registers~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \inst4|registers~1735 (
// Equation(s):
// \inst4|registers~1735_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1734_combout  & ((\inst4|registers~238_regout ))) # (!\inst4|registers~1734_combout  & (\inst4|registers~206_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1734_combout ))))

	.dataa(\inst4|registers~206_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~238_regout ),
	.datad(\inst4|registers~1734_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1735_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1735 .lut_mask = 16'hF388;
defparam \inst4|registers~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N31
cycloneii_lcell_ff \inst4|registers~462 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~462_regout ));

// Location: LCFF_X51_Y27_N7
cycloneii_lcell_ff \inst4|registers~398 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~398_regout ));

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \inst4|registers~1741 (
// Equation(s):
// \inst4|registers~1741_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~430_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~398_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~430_regout ),
	.datac(\inst4|registers~398_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1741_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1741 .lut_mask = 16'hEE50;
defparam \inst4|registers~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \inst4|registers~1742 (
// Equation(s):
// \inst4|registers~1742_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1741_combout  & (\inst4|registers~494_regout )) # (!\inst4|registers~1741_combout  & ((\inst4|registers~462_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1741_combout ))))

	.dataa(\inst4|registers~494_regout ),
	.datab(\inst4|registers~462_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1741_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1742_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1742 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneii_lcell_comb \inst4|registers~1743 (
// Equation(s):
// \inst4|registers~1743_combout  = (\inst4|registers~1740_combout  & (((\inst4|registers~1742_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1740_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1735_combout )))

	.dataa(\inst4|registers~1740_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1735_combout ),
	.datad(\inst4|registers~1742_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1743_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1743 .lut_mask = 16'hEA62;
defparam \inst4|registers~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N23
cycloneii_lcell_ff \inst4|registers~1006 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1006_regout ));

// Location: LCFF_X44_Y25_N13
cycloneii_lcell_ff \inst4|registers~622 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~622_regout ));

// Location: LCFF_X44_Y25_N11
cycloneii_lcell_ff \inst4|registers~878 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~878_regout ));

// Location: LCCOMB_X44_Y25_N12
cycloneii_lcell_comb \inst4|registers~1731 (
// Equation(s):
// \inst4|registers~1731_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~878_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~622_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~622_regout ),
	.datad(\inst4|registers~878_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1731_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1731 .lut_mask = 16'hBA98;
defparam \inst4|registers~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneii_lcell_comb \inst4|registers~1732 (
// Equation(s):
// \inst4|registers~1732_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1731_combout  & ((\inst4|registers~1006_regout ))) # (!\inst4|registers~1731_combout  & (\inst4|registers~750_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1731_combout ))))

	.dataa(\inst4|registers~750_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1006_regout ),
	.datad(\inst4|registers~1731_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1732_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1732 .lut_mask = 16'hF388;
defparam \inst4|registers~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N17
cycloneii_lcell_ff \inst4|registers~686 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~686_regout ));

// Location: LCFF_X49_Y23_N29
cycloneii_lcell_ff \inst4|registers~942 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~942_regout ));

// Location: LCFF_X49_Y23_N19
cycloneii_lcell_ff \inst4|registers~814 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~814_regout ));

// Location: LCFF_X48_Y23_N3
cycloneii_lcell_ff \inst4|registers~558 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~558_regout ));

// Location: LCCOMB_X48_Y23_N2
cycloneii_lcell_comb \inst4|registers~1724 (
// Equation(s):
// \inst4|registers~1724_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~814_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~558_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~814_regout ),
	.datac(\inst4|registers~558_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1724_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1724 .lut_mask = 16'hEE50;
defparam \inst4|registers~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneii_lcell_comb \inst4|registers~1725 (
// Equation(s):
// \inst4|registers~1725_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1724_combout  & ((\inst4|registers~942_regout ))) # (!\inst4|registers~1724_combout  & (\inst4|registers~686_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1724_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~686_regout ),
	.datac(\inst4|registers~942_regout ),
	.datad(\inst4|registers~1724_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1725_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1725 .lut_mask = 16'hF588;
defparam \inst4|registers~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \inst4|registers~1733 (
// Equation(s):
// \inst4|registers~1733_combout  = (\inst4|registers~1730_combout  & ((\inst4|registers~1732_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1730_combout  & (((\inst4|registers~1725_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1730_combout ),
	.datab(\inst4|registers~1732_combout ),
	.datac(\inst4|registers~1725_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1733_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1733 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \inst4|data2[14]~17 (
// Equation(s):
// \inst4|data2[14]~17_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1733_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1743_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1743_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1733_combout ),
	.cin(gnd),
	.combout(\inst4|data2[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[14]~17 .lut_mask = 16'hAE04;
defparam \inst4|data2[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \inst30|out[14]~17 (
// Equation(s):
// \inst30|out[14]~17_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[14]~17_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[14]~17_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.cin(gnd),
	.combout(\inst30|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[14]~17 .lut_mask = 16'hFC0C;
defparam \inst30|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneii_lcell_comb \inst30|out[11]~20 (
// Equation(s):
// \inst30|out[11]~20_combout  = (\inst36|OrigUla~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [11])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[11]~20_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.datab(\inst36|OrigUla~combout ),
	.datac(vcc),
	.datad(\inst4|data2[11]~20_combout ),
	.cin(gnd),
	.combout(\inst30|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[11]~20 .lut_mask = 16'hBB88;
defparam \inst30|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \inst6|Add1~22 (
// Equation(s):
// \inst6|Add1~22_combout  = (\inst4|data1[11]~20_combout  & ((\inst30|out[11]~20_combout  & (!\inst6|Add1~21 )) # (!\inst30|out[11]~20_combout  & (\inst6|Add1~21  & VCC)))) # (!\inst4|data1[11]~20_combout  & ((\inst30|out[11]~20_combout  & ((\inst6|Add1~21 
// ) # (GND))) # (!\inst30|out[11]~20_combout  & (!\inst6|Add1~21 ))))
// \inst6|Add1~23  = CARRY((\inst4|data1[11]~20_combout  & (\inst30|out[11]~20_combout  & !\inst6|Add1~21 )) # (!\inst4|data1[11]~20_combout  & ((\inst30|out[11]~20_combout ) # (!\inst6|Add1~21 ))))

	.dataa(\inst4|data1[11]~20_combout ),
	.datab(\inst30|out[11]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~21 ),
	.combout(\inst6|Add1~22_combout ),
	.cout(\inst6|Add1~23 ));
// synopsys translate_off
defparam \inst6|Add1~22 .lut_mask = 16'h694D;
defparam \inst6|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneii_lcell_comb \inst6|Add1~26 (
// Equation(s):
// \inst6|Add1~26_combout  = (\inst4|data1[13]~18_combout  & ((\inst30|out[13]~18_combout  & (!\inst6|Add1~25 )) # (!\inst30|out[13]~18_combout  & (\inst6|Add1~25  & VCC)))) # (!\inst4|data1[13]~18_combout  & ((\inst30|out[13]~18_combout  & ((\inst6|Add1~25 
// ) # (GND))) # (!\inst30|out[13]~18_combout  & (!\inst6|Add1~25 ))))
// \inst6|Add1~27  = CARRY((\inst4|data1[13]~18_combout  & (\inst30|out[13]~18_combout  & !\inst6|Add1~25 )) # (!\inst4|data1[13]~18_combout  & ((\inst30|out[13]~18_combout ) # (!\inst6|Add1~25 ))))

	.dataa(\inst4|data1[13]~18_combout ),
	.datab(\inst30|out[13]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~25 ),
	.combout(\inst6|Add1~26_combout ),
	.cout(\inst6|Add1~27 ));
// synopsys translate_off
defparam \inst6|Add1~26 .lut_mask = 16'h694D;
defparam \inst6|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneii_lcell_comb \inst6|Add1~30 (
// Equation(s):
// \inst6|Add1~30_combout  = (\inst30|out[15]~16_combout  & ((\inst4|data1[15]~16_combout  & (!\inst6|Add1~29 )) # (!\inst4|data1[15]~16_combout  & ((\inst6|Add1~29 ) # (GND))))) # (!\inst30|out[15]~16_combout  & ((\inst4|data1[15]~16_combout  & 
// (\inst6|Add1~29  & VCC)) # (!\inst4|data1[15]~16_combout  & (!\inst6|Add1~29 ))))
// \inst6|Add1~31  = CARRY((\inst30|out[15]~16_combout  & ((!\inst6|Add1~29 ) # (!\inst4|data1[15]~16_combout ))) # (!\inst30|out[15]~16_combout  & (!\inst4|data1[15]~16_combout  & !\inst6|Add1~29 )))

	.dataa(\inst30|out[15]~16_combout ),
	.datab(\inst4|data1[15]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~29 ),
	.combout(\inst6|Add1~30_combout ),
	.cout(\inst6|Add1~31 ));
// synopsys translate_off
defparam \inst6|Add1~30 .lut_mask = 16'h692B;
defparam \inst6|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \inst6|Add1~32 (
// Equation(s):
// \inst6|Add1~32_combout  = ((\inst30|out[16]~15_combout  $ (\inst4|data1[16]~15_combout  $ (\inst6|Add1~31 )))) # (GND)
// \inst6|Add1~33  = CARRY((\inst30|out[16]~15_combout  & (\inst4|data1[16]~15_combout  & !\inst6|Add1~31 )) # (!\inst30|out[16]~15_combout  & ((\inst4|data1[16]~15_combout ) # (!\inst6|Add1~31 ))))

	.dataa(\inst30|out[16]~15_combout ),
	.datab(\inst4|data1[16]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~31 ),
	.combout(\inst6|Add1~32_combout ),
	.cout(\inst6|Add1~33 ));
// synopsys translate_off
defparam \inst6|Add1~32 .lut_mask = 16'h964D;
defparam \inst6|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \inst30|out[16]~15 (
// Equation(s):
// \inst30|out[16]~15_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[16]~15_combout ))

	.dataa(\inst4|data2[16]~15_combout ),
	.datab(vcc),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[16]~15 .lut_mask = 16'hFA0A;
defparam \inst30|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneii_lcell_comb \inst6|Add0~30 (
// Equation(s):
// \inst6|Add0~30_combout  = (\inst4|data1[15]~16_combout  & ((\inst30|out[15]~16_combout  & (\inst6|Add0~29  & VCC)) # (!\inst30|out[15]~16_combout  & (!\inst6|Add0~29 )))) # (!\inst4|data1[15]~16_combout  & ((\inst30|out[15]~16_combout  & (!\inst6|Add0~29 
// )) # (!\inst30|out[15]~16_combout  & ((\inst6|Add0~29 ) # (GND)))))
// \inst6|Add0~31  = CARRY((\inst4|data1[15]~16_combout  & (!\inst30|out[15]~16_combout  & !\inst6|Add0~29 )) # (!\inst4|data1[15]~16_combout  & ((!\inst6|Add0~29 ) # (!\inst30|out[15]~16_combout ))))

	.dataa(\inst4|data1[15]~16_combout ),
	.datab(\inst30|out[15]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~29 ),
	.combout(\inst6|Add0~30_combout ),
	.cout(\inst6|Add0~31 ));
// synopsys translate_off
defparam \inst6|Add0~30 .lut_mask = 16'h9617;
defparam \inst6|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \inst6|Add0~32 (
// Equation(s):
// \inst6|Add0~32_combout  = ((\inst4|data1[16]~15_combout  $ (\inst30|out[16]~15_combout  $ (!\inst6|Add0~31 )))) # (GND)
// \inst6|Add0~33  = CARRY((\inst4|data1[16]~15_combout  & ((\inst30|out[16]~15_combout ) # (!\inst6|Add0~31 ))) # (!\inst4|data1[16]~15_combout  & (\inst30|out[16]~15_combout  & !\inst6|Add0~31 )))

	.dataa(\inst4|data1[16]~15_combout ),
	.datab(\inst30|out[16]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~31 ),
	.combout(\inst6|Add0~32_combout ),
	.cout(\inst6|Add0~33 ));
// synopsys translate_off
defparam \inst6|Add0~32 .lut_mask = 16'h698E;
defparam \inst6|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneii_lcell_comb \inst6|Mux15~4 (
// Equation(s):
// \inst6|Mux15~4_combout  = (\inst6|Add0~32_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~32_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~4 .lut_mask = 16'h444C;
defparam \inst6|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \inst6|Mux15~2 (
// Equation(s):
// \inst6|Mux15~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~32_combout  & ((\inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux15~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~4_combout ),
	.datab(\inst6|Add1~32_combout ),
	.datac(\inst6|Mux15~4_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~2 .lut_mask = 16'hD855;
defparam \inst6|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \inst6|Mux15~3 (
// Equation(s):
// \inst6|Mux15~3_combout  = (\inst6|Mux15~2_combout  & (((\inst30|out[16]~15_combout  & \inst4|data1[16]~15_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux15~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[16]~15_combout ) # 
// (\inst4|data1[16]~15_combout ))))

	.dataa(\inst30|out[16]~15_combout ),
	.datab(\inst6|Mux15~2_combout ),
	.datac(\inst4|data1[16]~15_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux15~3 .lut_mask = 16'hB2CC;
defparam \inst6|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N1
cycloneii_lcell_ff \inst4|registers~688 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~688_regout ));

// Location: LCFF_X49_Y23_N27
cycloneii_lcell_ff \inst4|registers~944 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~944_regout ));

// Location: LCFF_X48_Y23_N27
cycloneii_lcell_ff \inst4|registers~560 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~560_regout ));

// Location: LCCOMB_X48_Y23_N26
cycloneii_lcell_comb \inst4|registers~1644 (
// Equation(s):
// \inst4|registers~1644_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~816_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~560_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~816_regout ),
	.datac(\inst4|registers~560_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1644_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1644 .lut_mask = 16'hEE50;
defparam \inst4|registers~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
cycloneii_lcell_comb \inst4|registers~1645 (
// Equation(s):
// \inst4|registers~1645_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1644_combout  & ((\inst4|registers~944_regout ))) # (!\inst4|registers~1644_combout  & (\inst4|registers~688_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1644_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~688_regout ),
	.datac(\inst4|registers~944_regout ),
	.datad(\inst4|registers~1644_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1645_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1645 .lut_mask = 16'hF588;
defparam \inst4|registers~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N19
cycloneii_lcell_ff \inst4|registers~1008 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1008_regout ));

// Location: LCFF_X45_Y28_N19
cycloneii_lcell_ff \inst4|registers~752 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~752_regout ));

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \inst4|registers~1652 (
// Equation(s):
// \inst4|registers~1652_combout  = (\inst4|registers~1651_combout  & (((\inst4|registers~1008_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1651_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~752_regout ))))

	.dataa(\inst4|registers~1651_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1008_regout ),
	.datad(\inst4|registers~752_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1652_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1652 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneii_lcell_comb \inst4|registers~1653 (
// Equation(s):
// \inst4|registers~1653_combout  = (\inst4|registers~1650_combout  & (((\inst4|registers~1652_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1650_combout  & (\inst4|registers~1645_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~1650_combout ),
	.datab(\inst4|registers~1645_combout ),
	.datac(\inst4|registers~1652_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1653_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1653 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N11
cycloneii_lcell_ff \inst4|registers~240 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~240_regout ));

// Location: LCFF_X47_Y31_N1
cycloneii_lcell_ff \inst4|registers~176 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~176_regout ));

// Location: LCFF_X47_Y31_N19
cycloneii_lcell_ff \inst4|registers~144 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~144_regout ));

// Location: LCCOMB_X47_Y31_N18
cycloneii_lcell_comb \inst4|registers~1654 (
// Equation(s):
// \inst4|registers~1654_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~176_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~144_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~176_regout ),
	.datac(\inst4|registers~144_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1654_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1654 .lut_mask = 16'hEE50;
defparam \inst4|registers~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneii_lcell_comb \inst4|registers~1655 (
// Equation(s):
// \inst4|registers~1655_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1654_combout  & ((\inst4|registers~240_regout ))) # (!\inst4|registers~1654_combout  & (\inst4|registers~208_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1654_combout ))))

	.dataa(\inst4|registers~208_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~240_regout ),
	.datad(\inst4|registers~1654_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1655_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1655 .lut_mask = 16'hF388;
defparam \inst4|registers~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N19
cycloneii_lcell_ff \inst4|registers~400 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~400_regout ));

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \inst4|registers~1661 (
// Equation(s):
// \inst4|registers~1661_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~432_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~400_regout )))))

	.dataa(\inst4|registers~432_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~400_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1661_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1661 .lut_mask = 16'hEE30;
defparam \inst4|registers~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \inst4|registers~464 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~464_regout ));

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \inst4|registers~1662 (
// Equation(s):
// \inst4|registers~1662_combout  = (\inst4|registers~1661_combout  & ((\inst4|registers~496_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1661_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers~464_regout ))))

	.dataa(\inst4|registers~496_regout ),
	.datab(\inst4|registers~1661_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~464_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1662_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1662 .lut_mask = 16'hBC8C;
defparam \inst4|registers~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneii_lcell_comb \inst4|registers~1663 (
// Equation(s):
// \inst4|registers~1663_combout  = (\inst4|registers~1660_combout  & (((\inst4|registers~1662_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1660_combout  & (\inst4|registers~1655_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))

	.dataa(\inst4|registers~1660_combout ),
	.datab(\inst4|registers~1655_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datad(\inst4|registers~1662_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1663_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1663 .lut_mask = 16'hEA4A;
defparam \inst4|registers~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \inst4|data2[16]~15 (
// Equation(s):
// \inst4|data2[16]~15_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1653_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((!\inst4|Equal1~0_combout  & 
// \inst4|registers~1663_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1653_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1663_combout ),
	.cin(gnd),
	.combout(\inst4|data2[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[16]~15 .lut_mask = 16'h8D88;
defparam \inst4|data2[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y31
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~15_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~15_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 .lut_mask = 16'hEE50;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~15_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[16]~15_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~30_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 .lut_mask = 16'hEC64;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \inst3|out[16]~15 (
// Equation(s):
// \inst3|out[16]~15_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux15~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux15~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[16]~31_combout ),
	.cin(gnd),
	.combout(\inst3|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[16]~15 .lut_mask = 16'hFC30;
defparam \inst3|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y23_N25
cycloneii_lcell_ff \inst4|registers~816 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[16]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~816_regout ));

// Location: LCCOMB_X49_Y23_N24
cycloneii_lcell_comb \inst4|registers~1624 (
// Equation(s):
// \inst4|registers~1624_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~816_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~560_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~816_regout ),
	.datad(\inst4|registers~560_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1624_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1624 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \inst4|registers~1625 (
// Equation(s):
// \inst4|registers~1625_combout  = (\inst4|registers~1624_combout  & ((\inst4|registers~944_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1624_combout  & (((\inst4|registers~688_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~944_regout ),
	.datab(\inst4|registers~1624_combout ),
	.datac(\inst4|registers~688_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1625_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1625 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneii_lcell_comb \inst4|registers~1632 (
// Equation(s):
// \inst4|registers~1632_combout  = (\inst4|registers~1631_combout  & (((\inst4|registers~1008_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1631_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~752_regout )))

	.dataa(\inst4|registers~1631_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~752_regout ),
	.datad(\inst4|registers~1008_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1632_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1632 .lut_mask = 16'hEA62;
defparam \inst4|registers~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \inst4|registers~1633 (
// Equation(s):
// \inst4|registers~1633_combout  = (\inst4|registers~1630_combout  & (((\inst4|registers~1632_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1630_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1625_combout )))

	.dataa(\inst4|registers~1630_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1625_combout ),
	.datad(\inst4|registers~1632_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1633_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1633 .lut_mask = 16'hEA62;
defparam \inst4|registers~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \inst4|data1[16]~15 (
// Equation(s):
// \inst4|data1[16]~15_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1633_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1643_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1643_combout ),
	.datab(\inst4|registers~1633_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[16]~15 .lut_mask = 16'hC0CA;
defparam \inst4|data1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneii_lcell_comb \inst6|Add1~36 (
// Equation(s):
// \inst6|Add1~36_combout  = ((\inst4|data1[18]~13_combout  $ (\inst30|out[18]~13_combout  $ (\inst6|Add1~35 )))) # (GND)
// \inst6|Add1~37  = CARRY((\inst4|data1[18]~13_combout  & ((!\inst6|Add1~35 ) # (!\inst30|out[18]~13_combout ))) # (!\inst4|data1[18]~13_combout  & (!\inst30|out[18]~13_combout  & !\inst6|Add1~35 )))

	.dataa(\inst4|data1[18]~13_combout ),
	.datab(\inst30|out[18]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~35 ),
	.combout(\inst6|Add1~36_combout ),
	.cout(\inst6|Add1~37 ));
// synopsys translate_off
defparam \inst6|Add1~36 .lut_mask = 16'h962B;
defparam \inst6|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneii_lcell_comb \inst6|Add1~40 (
// Equation(s):
// \inst6|Add1~40_combout  = ((\inst30|out[20]~11_combout  $ (\inst4|data1[20]~11_combout  $ (\inst6|Add1~39 )))) # (GND)
// \inst6|Add1~41  = CARRY((\inst30|out[20]~11_combout  & (\inst4|data1[20]~11_combout  & !\inst6|Add1~39 )) # (!\inst30|out[20]~11_combout  & ((\inst4|data1[20]~11_combout ) # (!\inst6|Add1~39 ))))

	.dataa(\inst30|out[20]~11_combout ),
	.datab(\inst4|data1[20]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~39 ),
	.combout(\inst6|Add1~40_combout ),
	.cout(\inst6|Add1~41 ));
// synopsys translate_off
defparam \inst6|Add1~40 .lut_mask = 16'h964D;
defparam \inst6|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \inst6|Add1~42 (
// Equation(s):
// \inst6|Add1~42_combout  = (\inst4|data1[21]~10_combout  & ((\inst30|out[21]~10_combout  & (!\inst6|Add1~41 )) # (!\inst30|out[21]~10_combout  & (\inst6|Add1~41  & VCC)))) # (!\inst4|data1[21]~10_combout  & ((\inst30|out[21]~10_combout  & ((\inst6|Add1~41 
// ) # (GND))) # (!\inst30|out[21]~10_combout  & (!\inst6|Add1~41 ))))
// \inst6|Add1~43  = CARRY((\inst4|data1[21]~10_combout  & (\inst30|out[21]~10_combout  & !\inst6|Add1~41 )) # (!\inst4|data1[21]~10_combout  & ((\inst30|out[21]~10_combout ) # (!\inst6|Add1~41 ))))

	.dataa(\inst4|data1[21]~10_combout ),
	.datab(\inst30|out[21]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~41 ),
	.combout(\inst6|Add1~42_combout ),
	.cout(\inst6|Add1~43 ));
// synopsys translate_off
defparam \inst6|Add1~42 .lut_mask = 16'h694D;
defparam \inst6|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneii_lcell_comb \inst6|Add1~44 (
// Equation(s):
// \inst6|Add1~44_combout  = ((\inst4|data1[22]~9_combout  $ (\inst30|out[22]~9_combout  $ (\inst6|Add1~43 )))) # (GND)
// \inst6|Add1~45  = CARRY((\inst4|data1[22]~9_combout  & ((!\inst6|Add1~43 ) # (!\inst30|out[22]~9_combout ))) # (!\inst4|data1[22]~9_combout  & (!\inst30|out[22]~9_combout  & !\inst6|Add1~43 )))

	.dataa(\inst4|data1[22]~9_combout ),
	.datab(\inst30|out[22]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~43 ),
	.combout(\inst6|Add1~44_combout ),
	.cout(\inst6|Add1~45 ));
// synopsys translate_off
defparam \inst6|Add1~44 .lut_mask = 16'h962B;
defparam \inst6|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneii_lcell_comb \inst6|Mux9~2 (
// Equation(s):
// \inst6|Mux9~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~44_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux9~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux9~4_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~44_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~2 .lut_mask = 16'hE233;
defparam \inst6|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N31
cycloneii_lcell_ff \inst4|registers~758 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~758_regout ));

// Location: LCFF_X44_Y27_N1
cycloneii_lcell_ff \inst4|registers~1014 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1014_regout ));

// Location: LCCOMB_X44_Y27_N30
cycloneii_lcell_comb \inst4|registers~1392 (
// Equation(s):
// \inst4|registers~1392_combout  = (\inst4|registers~1391_combout  & (((\inst4|registers~1014_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1391_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~758_regout )))

	.dataa(\inst4|registers~1391_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~758_regout ),
	.datad(\inst4|registers~1014_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1392_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1392 .lut_mask = 16'hEA62;
defparam \inst4|registers~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N27
cycloneii_lcell_ff \inst4|registers~822 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~822_regout ));

// Location: LCCOMB_X44_Y31_N26
cycloneii_lcell_comb \inst4|registers~1384 (
// Equation(s):
// \inst4|registers~1384_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~822_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~566_regout ))))

	.dataa(\inst4|registers~566_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~822_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1384_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1384 .lut_mask = 16'hFC22;
defparam \inst4|registers~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y31_N5
cycloneii_lcell_ff \inst4|registers~950 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~950_regout ));

// Location: LCFF_X56_Y31_N11
cycloneii_lcell_ff \inst4|registers~694 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[22]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~694_regout ));

// Location: LCCOMB_X56_Y31_N22
cycloneii_lcell_comb \inst4|registers~1385 (
// Equation(s):
// \inst4|registers~1385_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1384_combout  & (\inst4|registers~950_regout )) # (!\inst4|registers~1384_combout  & ((\inst4|registers~694_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1384_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1384_combout ),
	.datac(\inst4|registers~950_regout ),
	.datad(\inst4|registers~694_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1385_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1385 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneii_lcell_comb \inst4|registers~1393 (
// Equation(s):
// \inst4|registers~1393_combout  = (\inst4|registers~1390_combout  & ((\inst4|registers~1392_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1390_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & \inst4|registers~1385_combout ))))

	.dataa(\inst4|registers~1390_combout ),
	.datab(\inst4|registers~1392_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1385_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1393_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1393 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneii_lcell_comb \inst4|data1[22]~9 (
// Equation(s):
// \inst4|data1[22]~9_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1393_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1403_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\inst4|registers~1403_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|registers~1393_combout ),
	.cin(gnd),
	.combout(\inst4|data1[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[22]~9 .lut_mask = 16'hCE02;
defparam \inst4|data1[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneii_lcell_comb \inst6|Mux9~3 (
// Equation(s):
// \inst6|Mux9~3_combout  = (\inst6|Mux0~1_combout  & ((\inst6|Mux9~2_combout  & (\inst30|out[22]~9_combout  & \inst4|data1[22]~9_combout )) # (!\inst6|Mux9~2_combout  & ((\inst30|out[22]~9_combout ) # (\inst4|data1[22]~9_combout ))))) # 
// (!\inst6|Mux0~1_combout  & (\inst6|Mux9~2_combout ))

	.dataa(\inst6|Mux0~1_combout ),
	.datab(\inst6|Mux9~2_combout ),
	.datac(\inst30|out[22]~9_combout ),
	.datad(\inst4|data1[22]~9_combout ),
	.cin(gnd),
	.combout(\inst6|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux9~3 .lut_mask = 16'hE664;
defparam \inst6|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneii_lcell_comb \inst3|out[22]~9 (
// Equation(s):
// \inst3|out[22]~9_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux9~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[22]~19_combout ),
	.datab(\inst6|Mux9~3_combout ),
	.datac(vcc),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[22]~9 .lut_mask = 16'hAACC;
defparam \inst3|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N15
cycloneii_lcell_ff \inst4|registers~182 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~182_regout ));

// Location: LCFF_X49_Y31_N11
cycloneii_lcell_ff \inst4|registers~150 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~150_regout ));

// Location: LCCOMB_X49_Y31_N10
cycloneii_lcell_comb \inst4|registers~1414 (
// Equation(s):
// \inst4|registers~1414_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~182_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~150_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~182_regout ),
	.datac(\inst4|registers~150_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1414_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1414 .lut_mask = 16'hEE50;
defparam \inst4|registers~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N17
cycloneii_lcell_ff \inst4|registers~246 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~246_regout ));

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \inst4|registers~1415 (
// Equation(s):
// \inst4|registers~1415_combout  = (\inst4|registers~1414_combout  & (((\inst4|registers~246_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1414_combout  & (\inst4|registers~214_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~214_regout ),
	.datab(\inst4|registers~1414_combout ),
	.datac(\inst4|registers~246_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1415_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1415 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N29
cycloneii_lcell_ff \inst4|registers~374 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~374_regout ));

// Location: LCFF_X53_Y31_N1
cycloneii_lcell_ff \inst4|registers~310 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[22]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~310_regout ));

// Location: LCCOMB_X52_Y32_N28
cycloneii_lcell_comb \inst4|registers~1417 (
// Equation(s):
// \inst4|registers~1417_combout  = (\inst4|registers~1416_combout  & (((\inst4|registers~374_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))) # (!\inst4|registers~1416_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~310_regout ))))

	.dataa(\inst4|registers~1416_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~374_regout ),
	.datad(\inst4|registers~310_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1417_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1417 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
cycloneii_lcell_comb \inst4|registers~1420 (
// Equation(s):
// \inst4|registers~1420_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1417_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1419_combout ))))

	.dataa(\inst4|registers~1419_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~1417_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1420_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1420 .lut_mask = 16'hF2C2;
defparam \inst4|registers~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
cycloneii_lcell_comb \inst4|registers~1423 (
// Equation(s):
// \inst4|registers~1423_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1420_combout  & (\inst4|registers~1422_combout )) # (!\inst4|registers~1420_combout  & ((\inst4|registers~1415_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1420_combout ))))

	.dataa(\inst4|registers~1422_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1415_combout ),
	.datad(\inst4|registers~1420_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1423_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1423 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
cycloneii_lcell_comb \inst4|data2[22]~9 (
// Equation(s):
// \inst4|data2[22]~9_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1413_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1423_combout  & !\inst4|Equal1~0_combout 
// ))))

	.dataa(\inst4|registers~1413_combout ),
	.datab(\inst4|registers~1423_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[22]~9 .lut_mask = 16'hA0AC;
defparam \inst4|data2[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneii_lcell_comb \inst30|out[22]~9 (
// Equation(s):
// \inst30|out[22]~9_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[22]~9_combout ))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[22]~9_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[22]~9 .lut_mask = 16'hFC30;
defparam \inst30|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \inst6|Add1~46 (
// Equation(s):
// \inst6|Add1~46_combout  = (\inst4|data1[23]~8_combout  & ((\inst30|out[23]~8_combout  & (!\inst6|Add1~45 )) # (!\inst30|out[23]~8_combout  & (\inst6|Add1~45  & VCC)))) # (!\inst4|data1[23]~8_combout  & ((\inst30|out[23]~8_combout  & ((\inst6|Add1~45 ) # 
// (GND))) # (!\inst30|out[23]~8_combout  & (!\inst6|Add1~45 ))))
// \inst6|Add1~47  = CARRY((\inst4|data1[23]~8_combout  & (\inst30|out[23]~8_combout  & !\inst6|Add1~45 )) # (!\inst4|data1[23]~8_combout  & ((\inst30|out[23]~8_combout ) # (!\inst6|Add1~45 ))))

	.dataa(\inst4|data1[23]~8_combout ),
	.datab(\inst30|out[23]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~45 ),
	.combout(\inst6|Add1~46_combout ),
	.cout(\inst6|Add1~47 ));
// synopsys translate_off
defparam \inst6|Add1~46 .lut_mask = 16'h694D;
defparam \inst6|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneii_lcell_comb \inst6|Add1~48 (
// Equation(s):
// \inst6|Add1~48_combout  = ((\inst4|data1[24]~7_combout  $ (\inst30|out[24]~7_combout  $ (\inst6|Add1~47 )))) # (GND)
// \inst6|Add1~49  = CARRY((\inst4|data1[24]~7_combout  & ((!\inst6|Add1~47 ) # (!\inst30|out[24]~7_combout ))) # (!\inst4|data1[24]~7_combout  & (!\inst30|out[24]~7_combout  & !\inst6|Add1~47 )))

	.dataa(\inst4|data1[24]~7_combout ),
	.datab(\inst30|out[24]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~47 ),
	.combout(\inst6|Add1~48_combout ),
	.cout(\inst6|Add1~49 ));
// synopsys translate_off
defparam \inst6|Add1~48 .lut_mask = 16'h962B;
defparam \inst6|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneii_lcell_comb \inst30|out[20]~11 (
// Equation(s):
// \inst30|out[20]~11_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[20]~11_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[20]~11_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[20]~11 .lut_mask = 16'hFC0C;
defparam \inst30|out[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N17
cycloneii_lcell_ff \inst4|registers~178 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~178_regout ));

// Location: LCCOMB_X50_Y31_N16
cycloneii_lcell_comb \inst4|registers~1554 (
// Equation(s):
// \inst4|registers~1554_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~178_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~146_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~178_regout ),
	.datad(\inst4|registers~146_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1554_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1554 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneii_lcell_comb \inst4|registers~1555 (
// Equation(s):
// \inst4|registers~1555_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1554_combout  & (\inst4|registers~242_regout )) # (!\inst4|registers~1554_combout  & ((\inst4|registers~210_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1554_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~242_regout ),
	.datac(\inst4|registers~210_regout ),
	.datad(\inst4|registers~1554_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1555_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1555 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N15
cycloneii_lcell_ff \inst4|registers~114 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~114_regout ));

// Location: LCFF_X51_Y28_N29
cycloneii_lcell_ff \inst4|registers~50 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~50_regout ));

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \inst4|registers~1559 (
// Equation(s):
// \inst4|registers~1559_combout  = (\inst4|registers~1558_combout  & ((\inst4|registers~114_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1558_combout  & (((\inst4|registers~50_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1558_combout ),
	.datab(\inst4|registers~114_regout ),
	.datac(\inst4|registers~50_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1559_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1559 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \inst4|registers~1560 (
// Equation(s):
// \inst4|registers~1560_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1557_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers~1559_combout ))))

	.dataa(\inst4|registers~1557_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1559_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1560_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1560 .lut_mask = 16'hCBC8;
defparam \inst4|registers~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N11
cycloneii_lcell_ff \inst4|registers~434 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~434_regout ));

// Location: LCFF_X50_Y25_N25
cycloneii_lcell_ff \inst4|registers~402 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~402_regout ));

// Location: LCCOMB_X50_Y31_N10
cycloneii_lcell_comb \inst4|registers~1561 (
// Equation(s):
// \inst4|registers~1561_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~434_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~402_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~434_regout ),
	.datad(\inst4|registers~402_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1561_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1561 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N23
cycloneii_lcell_ff \inst4|registers~466 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~466_regout ));

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \inst4|registers~1562 (
// Equation(s):
// \inst4|registers~1562_combout  = (\inst4|registers~1561_combout  & ((\inst4|registers~498_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1561_combout  & (((\inst4|registers~466_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~498_regout ),
	.datab(\inst4|registers~1561_combout ),
	.datac(\inst4|registers~466_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1562_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1562 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \inst4|registers~1563 (
// Equation(s):
// \inst4|registers~1563_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1560_combout  & ((\inst4|registers~1562_combout ))) # (!\inst4|registers~1560_combout  & (\inst4|registers~1555_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1560_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1555_combout ),
	.datac(\inst4|registers~1560_combout ),
	.datad(\inst4|registers~1562_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1563_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1563 .lut_mask = 16'hF858;
defparam \inst4|registers~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N17
cycloneii_lcell_ff \inst4|registers~850 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[18]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~850_regout ));

// Location: LCCOMB_X51_Y23_N16
cycloneii_lcell_comb \inst4|registers~1547 (
// Equation(s):
// \inst4|registers~1547_combout  = (\inst4|registers~1546_combout  & (((\inst4|registers~978_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1546_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~850_regout )))

	.dataa(\inst4|registers~1546_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~850_regout ),
	.datad(\inst4|registers~978_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1547_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1547 .lut_mask = 16'hEA62;
defparam \inst4|registers~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \inst4|registers~1550 (
// Equation(s):
// \inst4|registers~1550_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1547_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1549_combout ))))

	.dataa(\inst4|registers~1549_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1547_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1550_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1550 .lut_mask = 16'hFC22;
defparam \inst4|registers~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneii_lcell_comb \inst4|registers~1545 (
// Equation(s):
// \inst4|registers~1545_combout  = (\inst4|registers~1544_combout  & ((\inst4|registers~946_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1544_combout  & (((\inst4|registers~690_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1544_combout ),
	.datab(\inst4|registers~946_regout ),
	.datac(\inst4|registers~690_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1545_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1545 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \inst4|registers~1553 (
// Equation(s):
// \inst4|registers~1553_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1550_combout  & (\inst4|registers~1552_combout )) # (!\inst4|registers~1550_combout  & ((\inst4|registers~1545_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1550_combout ))))

	.dataa(\inst4|registers~1552_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1550_combout ),
	.datad(\inst4|registers~1545_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1553_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1553 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \inst4|data1[18]~13 (
// Equation(s):
// \inst4|data1[18]~13_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1553_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1563_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|registers~1563_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|registers~1553_combout ),
	.cin(gnd),
	.combout(\inst4|data1[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[18]~13 .lut_mask = 16'hAE04;
defparam \inst4|data1[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \inst6|Add0~36 (
// Equation(s):
// \inst6|Add0~36_combout  = ((\inst30|out[18]~13_combout  $ (\inst4|data1[18]~13_combout  $ (!\inst6|Add0~35 )))) # (GND)
// \inst6|Add0~37  = CARRY((\inst30|out[18]~13_combout  & ((\inst4|data1[18]~13_combout ) # (!\inst6|Add0~35 ))) # (!\inst30|out[18]~13_combout  & (\inst4|data1[18]~13_combout  & !\inst6|Add0~35 )))

	.dataa(\inst30|out[18]~13_combout ),
	.datab(\inst4|data1[18]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~35 ),
	.combout(\inst6|Add0~36_combout ),
	.cout(\inst6|Add0~37 ));
// synopsys translate_off
defparam \inst6|Add0~36 .lut_mask = 16'h698E;
defparam \inst6|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \inst6|Add0~38 (
// Equation(s):
// \inst6|Add0~38_combout  = (\inst4|data1[19]~12_combout  & ((\inst30|out[19]~12_combout  & (\inst6|Add0~37  & VCC)) # (!\inst30|out[19]~12_combout  & (!\inst6|Add0~37 )))) # (!\inst4|data1[19]~12_combout  & ((\inst30|out[19]~12_combout  & (!\inst6|Add0~37 
// )) # (!\inst30|out[19]~12_combout  & ((\inst6|Add0~37 ) # (GND)))))
// \inst6|Add0~39  = CARRY((\inst4|data1[19]~12_combout  & (!\inst30|out[19]~12_combout  & !\inst6|Add0~37 )) # (!\inst4|data1[19]~12_combout  & ((!\inst6|Add0~37 ) # (!\inst30|out[19]~12_combout ))))

	.dataa(\inst4|data1[19]~12_combout ),
	.datab(\inst30|out[19]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~37 ),
	.combout(\inst6|Add0~38_combout ),
	.cout(\inst6|Add0~39 ));
// synopsys translate_off
defparam \inst6|Add0~38 .lut_mask = 16'h9617;
defparam \inst6|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \inst6|Add0~40 (
// Equation(s):
// \inst6|Add0~40_combout  = ((\inst4|data1[20]~11_combout  $ (\inst30|out[20]~11_combout  $ (!\inst6|Add0~39 )))) # (GND)
// \inst6|Add0~41  = CARRY((\inst4|data1[20]~11_combout  & ((\inst30|out[20]~11_combout ) # (!\inst6|Add0~39 ))) # (!\inst4|data1[20]~11_combout  & (\inst30|out[20]~11_combout  & !\inst6|Add0~39 )))

	.dataa(\inst4|data1[20]~11_combout ),
	.datab(\inst30|out[20]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~39 ),
	.combout(\inst6|Add0~40_combout ),
	.cout(\inst6|Add0~41 ));
// synopsys translate_off
defparam \inst6|Add0~40 .lut_mask = 16'h698E;
defparam \inst6|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \inst6|Add0~48 (
// Equation(s):
// \inst6|Add0~48_combout  = ((\inst30|out[24]~7_combout  $ (\inst4|data1[24]~7_combout  $ (!\inst6|Add0~47 )))) # (GND)
// \inst6|Add0~49  = CARRY((\inst30|out[24]~7_combout  & ((\inst4|data1[24]~7_combout ) # (!\inst6|Add0~47 ))) # (!\inst30|out[24]~7_combout  & (\inst4|data1[24]~7_combout  & !\inst6|Add0~47 )))

	.dataa(\inst30|out[24]~7_combout ),
	.datab(\inst4|data1[24]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~47 ),
	.combout(\inst6|Add0~48_combout ),
	.cout(\inst6|Add0~49 ));
// synopsys translate_off
defparam \inst6|Add0~48 .lut_mask = 16'h698E;
defparam \inst6|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneii_lcell_comb \inst6|Mux7~4 (
// Equation(s):
// \inst6|Mux7~4_combout  = (\inst6|Add0~48_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~48_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~4 .lut_mask = 16'h444C;
defparam \inst6|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneii_lcell_comb \inst6|Mux7~2 (
// Equation(s):
// \inst6|Mux7~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~48_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux7~4_combout ))))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Add1~48_combout ),
	.datac(\inst6|Mux30~4_combout ),
	.datad(\inst6|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~2 .lut_mask = 16'h8F85;
defparam \inst6|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \inst6|Mux7~3 (
// Equation(s):
// \inst6|Mux7~3_combout  = (\inst6|Mux0~1_combout  & ((\inst6|Mux7~2_combout  & (\inst30|out[24]~7_combout  & \inst4|data1[24]~7_combout )) # (!\inst6|Mux7~2_combout  & ((\inst30|out[24]~7_combout ) # (\inst4|data1[24]~7_combout ))))) # 
// (!\inst6|Mux0~1_combout  & (\inst6|Mux7~2_combout ))

	.dataa(\inst6|Mux0~1_combout ),
	.datab(\inst6|Mux7~2_combout ),
	.datac(\inst30|out[24]~7_combout ),
	.datad(\inst4|data1[24]~7_combout ),
	.cin(gnd),
	.combout(\inst6|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux7~3 .lut_mask = 16'hE664;
defparam \inst6|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y5
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~7_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~7_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[24]~7_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~14_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 .lut_mask = 16'hCFA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \inst3|out[24]~7 (
// Equation(s):
// \inst3|out[24]~7_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux7~3_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux7~3_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[24]~15_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[24]~7 .lut_mask = 16'hF0CC;
defparam \inst3|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N5
cycloneii_lcell_ff \inst4|registers~568 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~568_regout ));

// Location: LCFF_X44_Y31_N11
cycloneii_lcell_ff \inst4|registers~824 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~824_regout ));

// Location: LCCOMB_X44_Y31_N10
cycloneii_lcell_comb \inst4|registers~1304 (
// Equation(s):
// \inst4|registers~1304_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~824_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~568_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~568_regout ),
	.datac(\inst4|registers~824_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1304_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1304 .lut_mask = 16'hFA44;
defparam \inst4|registers~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \inst4|registers~952 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~952_regout ));

// Location: LCFF_X44_Y33_N23
cycloneii_lcell_ff \inst4|registers~696 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[24]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~696_regout ));

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \inst4|registers~1305 (
// Equation(s):
// \inst4|registers~1305_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1304_combout  & (\inst4|registers~952_regout )) # (!\inst4|registers~1304_combout  & ((\inst4|registers~696_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1304_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1304_combout ),
	.datac(\inst4|registers~952_regout ),
	.datad(\inst4|registers~696_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1305_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1305 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N9
cycloneii_lcell_ff \inst4|registers~856 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~856_regout ));

// Location: LCCOMB_X51_Y23_N8
cycloneii_lcell_comb \inst4|registers~1307 (
// Equation(s):
// \inst4|registers~1307_combout  = (\inst4|registers~1306_combout  & (((\inst4|registers~984_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1306_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~856_regout )))

	.dataa(\inst4|registers~1306_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~856_regout ),
	.datad(\inst4|registers~984_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1307_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1307 .lut_mask = 16'hEA62;
defparam \inst4|registers~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneii_lcell_comb \inst4|registers~1310 (
// Equation(s):
// \inst4|registers~1310_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1307_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1309_combout ))))

	.dataa(\inst4|registers~1309_combout ),
	.datab(\inst4|registers~1307_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1310_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1310 .lut_mask = 16'hFC0A;
defparam \inst4|registers~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \inst4|registers~1313 (
// Equation(s):
// \inst4|registers~1313_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1310_combout  & (\inst4|registers~1312_combout )) # (!\inst4|registers~1310_combout  & ((\inst4|registers~1305_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1310_combout ))))

	.dataa(\inst4|registers~1312_combout ),
	.datab(\inst4|registers~1305_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1310_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1313_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1313 .lut_mask = 16'hAFC0;
defparam \inst4|registers~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N21
cycloneii_lcell_ff \inst4|registers~56 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~56_regout ));

// Location: LCFF_X54_Y28_N1
cycloneii_lcell_ff \inst4|registers~88 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~88_regout ));

// Location: LCFF_X54_Y28_N19
cycloneii_lcell_ff \inst4|registers~24 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~24_regout ));

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \inst4|registers~1318 (
// Equation(s):
// \inst4|registers~1318_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~88_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~24_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~88_regout ),
	.datad(\inst4|registers~24_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1318_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1318 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneii_lcell_comb \inst4|registers~1319 (
// Equation(s):
// \inst4|registers~1319_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1318_combout  & (\inst4|registers~120_regout )) # (!\inst4|registers~1318_combout  & ((\inst4|registers~56_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1318_combout ))))

	.dataa(\inst4|registers~120_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~56_regout ),
	.datad(\inst4|registers~1318_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1319_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1319 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N17
cycloneii_lcell_ff \inst4|registers~312 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~312_regout ));

// Location: LCCOMB_X53_Y31_N16
cycloneii_lcell_comb \inst4|registers~1317 (
// Equation(s):
// \inst4|registers~1317_combout  = (\inst4|registers~1316_combout  & ((\inst4|registers~376_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1316_combout  & (((\inst4|registers~312_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1316_combout ),
	.datab(\inst4|registers~376_regout ),
	.datac(\inst4|registers~312_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1317_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1317 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneii_lcell_comb \inst4|registers~1320 (
// Equation(s):
// \inst4|registers~1320_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # (\inst4|registers~1317_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1319_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1319_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1317_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1320_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1320 .lut_mask = 16'hAEA4;
defparam \inst4|registers~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N25
cycloneii_lcell_ff \inst4|registers~216 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~216_regout ));

// Location: LCFF_X48_Y32_N5
cycloneii_lcell_ff \inst4|registers~248 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[24]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~248_regout ));

// Location: LCCOMB_X49_Y31_N24
cycloneii_lcell_comb \inst4|registers~1315 (
// Equation(s):
// \inst4|registers~1315_combout  = (\inst4|registers~1314_combout  & (((\inst4|registers~248_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1314_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~216_regout )))

	.dataa(\inst4|registers~1314_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~216_regout ),
	.datad(\inst4|registers~248_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1315_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1315 .lut_mask = 16'hEA62;
defparam \inst4|registers~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N28
cycloneii_lcell_comb \inst4|registers~1322 (
// Equation(s):
// \inst4|registers~1322_combout  = (\inst4|registers~1321_combout  & (((\inst4|registers~504_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1321_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~472_regout )))

	.dataa(\inst4|registers~1321_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~472_regout ),
	.datad(\inst4|registers~504_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1322_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1322 .lut_mask = 16'hEA62;
defparam \inst4|registers~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneii_lcell_comb \inst4|registers~1323 (
// Equation(s):
// \inst4|registers~1323_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1320_combout  & ((\inst4|registers~1322_combout ))) # (!\inst4|registers~1320_combout  & (\inst4|registers~1315_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1320_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~1320_combout ),
	.datac(\inst4|registers~1315_combout ),
	.datad(\inst4|registers~1322_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1323_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1323 .lut_mask = 16'hEC64;
defparam \inst4|registers~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneii_lcell_comb \inst4|data1[24]~7 (
// Equation(s):
// \inst4|data1[24]~7_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1313_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1323_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datac(\inst4|registers~1313_combout ),
	.datad(\inst4|registers~1323_combout ),
	.cin(gnd),
	.combout(\inst4|data1[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[24]~7 .lut_mask = 16'hD1C0;
defparam \inst4|data1[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneii_lcell_comb \inst6|Add0~50 (
// Equation(s):
// \inst6|Add0~50_combout  = (\inst4|data1[25]~6_combout  & ((\inst30|out[25]~6_combout  & (\inst6|Add0~49  & VCC)) # (!\inst30|out[25]~6_combout  & (!\inst6|Add0~49 )))) # (!\inst4|data1[25]~6_combout  & ((\inst30|out[25]~6_combout  & (!\inst6|Add0~49 )) # 
// (!\inst30|out[25]~6_combout  & ((\inst6|Add0~49 ) # (GND)))))
// \inst6|Add0~51  = CARRY((\inst4|data1[25]~6_combout  & (!\inst30|out[25]~6_combout  & !\inst6|Add0~49 )) # (!\inst4|data1[25]~6_combout  & ((!\inst6|Add0~49 ) # (!\inst30|out[25]~6_combout ))))

	.dataa(\inst4|data1[25]~6_combout ),
	.datab(\inst30|out[25]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~49 ),
	.combout(\inst6|Add0~50_combout ),
	.cout(\inst6|Add0~51 ));
// synopsys translate_off
defparam \inst6|Add0~50 .lut_mask = 16'h9617;
defparam \inst6|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneii_lcell_comb \inst6|Mux6~4 (
// Equation(s):
// \inst6|Mux6~4_combout  = (\inst6|Add0~50_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst6|Add0~50_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~4 .lut_mask = 16'h0C4C;
defparam \inst6|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneii_lcell_comb \inst6|Add1~50 (
// Equation(s):
// \inst6|Add1~50_combout  = (\inst4|data1[25]~6_combout  & ((\inst30|out[25]~6_combout  & (!\inst6|Add1~49 )) # (!\inst30|out[25]~6_combout  & (\inst6|Add1~49  & VCC)))) # (!\inst4|data1[25]~6_combout  & ((\inst30|out[25]~6_combout  & ((\inst6|Add1~49 ) # 
// (GND))) # (!\inst30|out[25]~6_combout  & (!\inst6|Add1~49 ))))
// \inst6|Add1~51  = CARRY((\inst4|data1[25]~6_combout  & (\inst30|out[25]~6_combout  & !\inst6|Add1~49 )) # (!\inst4|data1[25]~6_combout  & ((\inst30|out[25]~6_combout ) # (!\inst6|Add1~49 ))))

	.dataa(\inst4|data1[25]~6_combout ),
	.datab(\inst30|out[25]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~49 ),
	.combout(\inst6|Add1~50_combout ),
	.cout(\inst6|Add1~51 ));
// synopsys translate_off
defparam \inst6|Add1~50 .lut_mask = 16'h694D;
defparam \inst6|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneii_lcell_comb \inst6|Mux6~2 (
// Equation(s):
// \inst6|Mux6~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Mux30~3_combout  & \inst6|Add1~50_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux6~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~4_combout ),
	.datab(\inst6|Mux6~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst6|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~2 .lut_mask = 16'hE545;
defparam \inst6|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N1
cycloneii_lcell_ff \inst4|registers~1017 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1017_regout ));

// Location: LCFF_X44_Y29_N13
cycloneii_lcell_ff \inst4|registers~889 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~889_regout ));

// Location: LCCOMB_X44_Y29_N12
cycloneii_lcell_comb \inst4|registers~1272 (
// Equation(s):
// \inst4|registers~1272_combout  = (\inst4|registers~1271_combout  & ((\inst4|registers~1017_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1271_combout  & (((\inst4|registers~889_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1271_combout ),
	.datab(\inst4|registers~1017_regout ),
	.datac(\inst4|registers~889_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1272_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1272 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N11
cycloneii_lcell_ff \inst4|registers~921 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~921_regout ));

// Location: LCFF_X43_Y26_N29
cycloneii_lcell_ff \inst4|registers~665 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~665_regout ));

// Location: LCFF_X43_Y27_N13
cycloneii_lcell_ff \inst4|registers~793 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~793_regout ));

// Location: LCFF_X43_Y26_N31
cycloneii_lcell_ff \inst4|registers~537 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~537_regout ));

// Location: LCCOMB_X43_Y27_N12
cycloneii_lcell_comb \inst4|registers~1268 (
// Equation(s):
// \inst4|registers~1268_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~793_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~537_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~793_regout ),
	.datad(\inst4|registers~537_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1268_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1268 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \inst4|registers~1269 (
// Equation(s):
// \inst4|registers~1269_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1268_combout  & (\inst4|registers~921_regout )) # (!\inst4|registers~1268_combout  & ((\inst4|registers~665_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1268_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~921_regout ),
	.datac(\inst4|registers~665_regout ),
	.datad(\inst4|registers~1268_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1269_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1269 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y31_N9
cycloneii_lcell_ff \inst4|registers~697 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~697_regout ));

// Location: LCFF_X44_Y31_N17
cycloneii_lcell_ff \inst4|registers~569 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~569_regout ));

// Location: LCCOMB_X56_Y31_N8
cycloneii_lcell_comb \inst4|registers~1266 (
// Equation(s):
// \inst4|registers~1266_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~697_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~569_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~697_regout ),
	.datad(\inst4|registers~569_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1266_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1266 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N21
cycloneii_lcell_ff \inst4|registers~825 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~825_regout ));

// Location: LCFF_X48_Y27_N7
cycloneii_lcell_ff \inst4|registers~953 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~953_regout ));

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \inst4|registers~1267 (
// Equation(s):
// \inst4|registers~1267_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1266_combout  & ((\inst4|registers~953_regout ))) # (!\inst4|registers~1266_combout  & (\inst4|registers~825_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1266_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1266_combout ),
	.datac(\inst4|registers~825_regout ),
	.datad(\inst4|registers~953_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1267_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1267 .lut_mask = 16'hEC64;
defparam \inst4|registers~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \inst4|registers~1270 (
// Equation(s):
// \inst4|registers~1270_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1267_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1269_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1269_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1267_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1270_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1270 .lut_mask = 16'hF4A4;
defparam \inst4|registers~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \inst4|registers~1273 (
// Equation(s):
// \inst4|registers~1273_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1270_combout  & ((\inst4|registers~1272_combout ))) # (!\inst4|registers~1270_combout  & (\inst4|registers~1265_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1270_combout ))))

	.dataa(\inst4|registers~1265_combout ),
	.datab(\inst4|registers~1272_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|registers~1270_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1273_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1273 .lut_mask = 16'hCFA0;
defparam \inst4|registers~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N3
cycloneii_lcell_ff \inst4|registers~377 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~377_regout ));

// Location: LCFF_X54_Y32_N1
cycloneii_lcell_ff \inst4|registers~345 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~345_regout ));

// Location: LCCOMB_X54_Y32_N0
cycloneii_lcell_comb \inst4|registers~1275 (
// Equation(s):
// \inst4|registers~1275_combout  = (\inst4|registers~1274_combout  & ((\inst4|registers~377_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1274_combout  & (((\inst4|registers~345_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1274_combout ),
	.datab(\inst4|registers~377_regout ),
	.datac(\inst4|registers~345_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1275_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1275 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N31
cycloneii_lcell_ff \inst4|registers~89 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~89_regout ));

// Location: LCFF_X44_Y26_N27
cycloneii_lcell_ff \inst4|registers~121 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~121_regout ));

// Location: LCCOMB_X45_Y26_N30
cycloneii_lcell_comb \inst4|registers~1279 (
// Equation(s):
// \inst4|registers~1279_combout  = (\inst4|registers~1278_combout  & (((\inst4|registers~121_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1278_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~89_regout )))

	.dataa(\inst4|registers~1278_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~89_regout ),
	.datad(\inst4|registers~121_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1279_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1279 .lut_mask = 16'hEA62;
defparam \inst4|registers~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneii_lcell_comb \inst4|registers~1280 (
// Equation(s):
// \inst4|registers~1280_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1277_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1279_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1277_combout ),
	.datab(\inst4|registers~1279_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1280_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1280 .lut_mask = 16'hF0AC;
defparam \inst4|registers~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneii_lcell_comb \inst4|registers~1283 (
// Equation(s):
// \inst4|registers~1283_combout  = (\inst4|registers~1280_combout  & ((\inst4|registers~1282_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~1280_combout  & (((\inst4|registers~1275_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~1282_combout ),
	.datab(\inst4|registers~1275_combout ),
	.datac(\inst4|registers~1280_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~1283_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1283 .lut_mask = 16'hACF0;
defparam \inst4|registers~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \inst4|data1[25]~6 (
// Equation(s):
// \inst4|data1[25]~6_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1273_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1283_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1273_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|registers~1283_combout ),
	.cin(gnd),
	.combout(\inst4|data1[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[25]~6 .lut_mask = 16'hC5C0;
defparam \inst4|data1[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneii_lcell_comb \inst6|Mux6~3 (
// Equation(s):
// \inst6|Mux6~3_combout  = (\inst6|Mux6~2_combout  & (((\inst30|out[25]~6_combout  & \inst4|data1[25]~6_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux6~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[25]~6_combout ) # 
// (\inst4|data1[25]~6_combout ))))

	.dataa(\inst30|out[25]~6_combout ),
	.datab(\inst6|Mux6~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[25]~6_combout ),
	.cin(gnd),
	.combout(\inst6|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneii_lcell_comb \inst3|out[25]~6 (
// Equation(s):
// \inst3|out[25]~6_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux6~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[25]~13_combout ),
	.datac(\inst6|Mux6~3_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[25]~6 .lut_mask = 16'hCCF0;
defparam \inst3|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N3
cycloneii_lcell_ff \inst4|registers~505 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~505_regout ));

// Location: LCFF_X50_Y25_N23
cycloneii_lcell_ff \inst4|registers~409 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~409_regout ));

// Location: LCFF_X51_Y25_N25
cycloneii_lcell_ff \inst4|registers~473 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~473_regout ));

// Location: LCCOMB_X50_Y25_N22
cycloneii_lcell_comb \inst4|registers~1301 (
// Equation(s):
// \inst4|registers~1301_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # ((\inst4|registers~473_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~409_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~409_regout ),
	.datad(\inst4|registers~473_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1301_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1301 .lut_mask = 16'hBA98;
defparam \inst4|registers~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N2
cycloneii_lcell_comb \inst4|registers~1302 (
// Equation(s):
// \inst4|registers~1302_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1301_combout  & ((\inst4|registers~505_regout ))) # (!\inst4|registers~1301_combout  & (\inst4|registers~441_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1301_combout ))))

	.dataa(\inst4|registers~441_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~505_regout ),
	.datad(\inst4|registers~1301_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1302_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1302 .lut_mask = 16'hF388;
defparam \inst4|registers~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N23
cycloneii_lcell_ff \inst4|registers~281 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~281_regout ));

// Location: LCFF_X53_Y32_N31
cycloneii_lcell_ff \inst4|registers~313 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~313_regout ));

// Location: LCCOMB_X53_Y30_N22
cycloneii_lcell_comb \inst4|registers~1294 (
// Equation(s):
// \inst4|registers~1294_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~313_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~281_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~281_regout ),
	.datad(\inst4|registers~313_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1294_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1294 .lut_mask = 16'hBA98;
defparam \inst4|registers~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneii_lcell_comb \inst4|registers~1295 (
// Equation(s):
// \inst4|registers~1295_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1294_combout  & (\inst4|registers~377_regout )) # (!\inst4|registers~1294_combout  & ((\inst4|registers~345_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1294_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1294_combout ),
	.datac(\inst4|registers~377_regout ),
	.datad(\inst4|registers~345_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1295_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1295 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneii_lcell_comb \inst4|registers~1303 (
// Equation(s):
// \inst4|registers~1303_combout  = (\inst4|registers~1300_combout  & (((\inst4|registers~1302_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~1300_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1295_combout ))))

	.dataa(\inst4|registers~1300_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1302_combout ),
	.datad(\inst4|registers~1295_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1303_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1303 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N23
cycloneii_lcell_ff \inst4|registers~633 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~633_regout ));

// Location: LCFF_X45_Y28_N17
cycloneii_lcell_ff \inst4|registers~761 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~761_regout ));

// Location: LCCOMB_X44_Y29_N22
cycloneii_lcell_comb \inst4|registers~1291 (
// Equation(s):
// \inst4|registers~1291_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~761_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~633_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~633_regout ),
	.datad(\inst4|registers~761_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1291_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1291 .lut_mask = 16'hDC98;
defparam \inst4|registers~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \inst4|registers~1292 (
// Equation(s):
// \inst4|registers~1292_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1291_combout  & ((\inst4|registers~1017_regout ))) # (!\inst4|registers~1291_combout  & (\inst4|registers~889_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1291_combout ))))

	.dataa(\inst4|registers~889_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~1017_regout ),
	.datad(\inst4|registers~1291_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1292_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1292 .lut_mask = 16'hF388;
defparam \inst4|registers~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N17
cycloneii_lcell_ff \inst4|registers~601 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~601_regout ));

// Location: LCFF_X49_Y32_N7
cycloneii_lcell_ff \inst4|registers~857 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~857_regout ));

// Location: LCCOMB_X49_Y32_N16
cycloneii_lcell_comb \inst4|registers~1284 (
// Equation(s):
// \inst4|registers~1284_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~857_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~601_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~601_regout ),
	.datad(\inst4|registers~857_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1284_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1284 .lut_mask = 16'hDC98;
defparam \inst4|registers~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y33_N21
cycloneii_lcell_ff \inst4|registers~985 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[25]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~985_regout ));

// Location: LCFF_X53_Y33_N11
cycloneii_lcell_ff \inst4|registers~729 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[25]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~729_regout ));

// Location: LCCOMB_X53_Y33_N20
cycloneii_lcell_comb \inst4|registers~1285 (
// Equation(s):
// \inst4|registers~1285_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1284_combout  & (\inst4|registers~985_regout )) # (!\inst4|registers~1284_combout  & ((\inst4|registers~729_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1284_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1284_combout ),
	.datac(\inst4|registers~985_regout ),
	.datad(\inst4|registers~729_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1285_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1285 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \inst4|registers~1293 (
// Equation(s):
// \inst4|registers~1293_combout  = (\inst4|registers~1290_combout  & ((\inst4|registers~1292_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1290_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers~1285_combout ))))

	.dataa(\inst4|registers~1290_combout ),
	.datab(\inst4|registers~1292_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1285_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1293_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1293 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \inst4|data2[25]~6 (
// Equation(s):
// \inst4|data2[25]~6_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1293_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1303_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1303_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1293_combout ),
	.cin(gnd),
	.combout(\inst4|data2[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[25]~6 .lut_mask = 16'hAE04;
defparam \inst4|data2[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneii_lcell_comb \inst30|out[25]~6 (
// Equation(s):
// \inst30|out[25]~6_combout  = (\inst36|OrigUla~combout  & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15])) # (!\inst36|OrigUla~combout  & ((\inst4|data2[25]~6_combout )))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(\inst4|data2[25]~6_combout ),
	.datad(\inst36|OrigUla~combout ),
	.cin(gnd),
	.combout(\inst30|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[25]~6 .lut_mask = 16'hCCF0;
defparam \inst30|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \inst6|Add0~58 (
// Equation(s):
// \inst6|Add0~58_combout  = (\inst30|out[29]~2_combout  & ((\inst4|data1[29]~2_combout  & (\inst6|Add0~57  & VCC)) # (!\inst4|data1[29]~2_combout  & (!\inst6|Add0~57 )))) # (!\inst30|out[29]~2_combout  & ((\inst4|data1[29]~2_combout  & (!\inst6|Add0~57 )) # 
// (!\inst4|data1[29]~2_combout  & ((\inst6|Add0~57 ) # (GND)))))
// \inst6|Add0~59  = CARRY((\inst30|out[29]~2_combout  & (!\inst4|data1[29]~2_combout  & !\inst6|Add0~57 )) # (!\inst30|out[29]~2_combout  & ((!\inst6|Add0~57 ) # (!\inst4|data1[29]~2_combout ))))

	.dataa(\inst30|out[29]~2_combout ),
	.datab(\inst4|data1[29]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~57 ),
	.combout(\inst6|Add0~58_combout ),
	.cout(\inst6|Add0~59 ));
// synopsys translate_off
defparam \inst6|Add0~58 .lut_mask = 16'h9617;
defparam \inst6|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneii_lcell_comb \inst6|Mux2~4 (
// Equation(s):
// \inst6|Mux2~4_combout  = (\inst6|Add0~58_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst6|Add0~58_combout ),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~4 .lut_mask = 16'h0C4C;
defparam \inst6|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \inst6|Mux2~2 (
// Equation(s):
// \inst6|Mux2~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~58_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux2~4_combout ))))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Add1~58_combout ),
	.datab(\inst6|Mux2~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux30~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~2 .lut_mask = 16'hA0CF;
defparam \inst6|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneii_lcell_comb \inst30|out[29]~2 (
// Equation(s):
// \inst30|out[29]~2_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[29]~2_combout ))

	.dataa(vcc),
	.datab(\inst36|OrigUla~combout ),
	.datac(\inst4|data2[29]~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[29]~2 .lut_mask = 16'hFC30;
defparam \inst30|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \inst6|Mux2~3 (
// Equation(s):
// \inst6|Mux2~3_combout  = (\inst6|Mux2~2_combout  & (((\inst4|data1[29]~2_combout  & \inst30|out[29]~2_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux2~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[29]~2_combout ) # 
// (\inst30|out[29]~2_combout ))))

	.dataa(\inst4|data1[29]~2_combout ),
	.datab(\inst6|Mux2~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst30|out[29]~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \inst3|out[29]~2 (
// Equation(s):
// \inst3|out[29]~2_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux2~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[29]~5_combout ),
	.datac(\inst6|Mux2~3_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[29]~2 .lut_mask = 16'hCCF0;
defparam \inst3|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N27
cycloneii_lcell_ff \inst4|registers~989 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~989_regout ));

// Location: LCFF_X49_Y32_N9
cycloneii_lcell_ff \inst4|registers~861 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~861_regout ));

// Location: LCFF_X49_Y30_N7
cycloneii_lcell_ff \inst4|registers~605 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~605_regout ));

// Location: LCCOMB_X49_Y32_N8
cycloneii_lcell_comb \inst4|registers~1104 (
// Equation(s):
// \inst4|registers~1104_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~861_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~605_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~861_regout ),
	.datad(\inst4|registers~605_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1104_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1104 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N1
cycloneii_lcell_ff \inst4|registers~733 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[29]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~733_regout ));

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \inst4|registers~1105 (
// Equation(s):
// \inst4|registers~1105_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1104_combout  & (\inst4|registers~989_regout )) # (!\inst4|registers~1104_combout  & ((\inst4|registers~733_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1104_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~989_regout ),
	.datac(\inst4|registers~1104_combout ),
	.datad(\inst4|registers~733_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1105_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1105 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N17
cycloneii_lcell_ff \inst4|registers~925 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~925_regout ));

// Location: LCFF_X43_Y26_N9
cycloneii_lcell_ff \inst4|registers~669 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~669_regout ));

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \inst4|registers~1109 (
// Equation(s):
// \inst4|registers~1109_combout  = (\inst4|registers~1108_combout  & ((\inst4|registers~925_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1108_combout  & (((\inst4|registers~669_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1108_combout ),
	.datab(\inst4|registers~925_regout ),
	.datac(\inst4|registers~669_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1109_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1109 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneii_lcell_comb \inst4|registers~1110 (
// Equation(s):
// \inst4|registers~1110_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1107_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1109_combout )))))

	.dataa(\inst4|registers~1107_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1109_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1110_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1110 .lut_mask = 16'hE3E0;
defparam \inst4|registers~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneii_lcell_comb \inst4|registers~1113 (
// Equation(s):
// \inst4|registers~1113_combout  = (\inst4|registers~1110_combout  & ((\inst4|registers~1112_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1110_combout  & (((\inst4|registers~1105_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~1112_combout ),
	.datab(\inst4|registers~1105_combout ),
	.datac(\inst4|registers~1110_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1113_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1113 .lut_mask = 16'hACF0;
defparam \inst4|registers~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N1
cycloneii_lcell_ff \inst4|registers~93 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~93_regout ));

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \inst4|registers~1119 (
// Equation(s):
// \inst4|registers~1119_combout  = (\inst4|registers~1118_combout  & (((\inst4|registers~125_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))) # (!\inst4|registers~1118_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~93_regout )))

	.dataa(\inst4|registers~1118_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~93_regout ),
	.datad(\inst4|registers~125_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1119_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1119 .lut_mask = 16'hEA62;
defparam \inst4|registers~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N1
cycloneii_lcell_ff \inst4|registers~221 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~221_regout ));

// Location: LCFF_X48_Y28_N11
cycloneii_lcell_ff \inst4|registers~157 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~157_regout ));

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \inst4|registers~1116 (
// Equation(s):
// \inst4|registers~1116_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~221_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~157_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~221_regout ),
	.datad(\inst4|registers~157_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1116_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1116 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \inst4|registers~1117 (
// Equation(s):
// \inst4|registers~1117_combout  = (\inst4|registers~1116_combout  & ((\inst4|registers~253_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1116_combout  & (((\inst4|registers~189_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~253_regout ),
	.datab(\inst4|registers~1116_combout ),
	.datac(\inst4|registers~189_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1117_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1117 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneii_lcell_comb \inst4|registers~1120 (
// Equation(s):
// \inst4|registers~1120_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~1117_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1119_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1119_combout ),
	.datad(\inst4|registers~1117_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1120_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1120 .lut_mask = 16'hBA98;
defparam \inst4|registers~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N17
cycloneii_lcell_ff \inst4|registers~317 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~317_regout ));

// Location: LCFF_X53_Y30_N17
cycloneii_lcell_ff \inst4|registers~285 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[29]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~285_regout ));

// Location: LCCOMB_X53_Y32_N16
cycloneii_lcell_comb \inst4|registers~1114 (
// Equation(s):
// \inst4|registers~1114_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~317_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~285_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~317_regout ),
	.datad(\inst4|registers~285_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1114_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1114 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneii_lcell_comb \inst4|registers~1115 (
// Equation(s):
// \inst4|registers~1115_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1114_combout  & ((\inst4|registers~381_regout ))) # (!\inst4|registers~1114_combout  & (\inst4|registers~349_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1114_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1114_combout ),
	.datac(\inst4|registers~349_regout ),
	.datad(\inst4|registers~381_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1115_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1115 .lut_mask = 16'hEC64;
defparam \inst4|registers~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneii_lcell_comb \inst4|registers~1123 (
// Equation(s):
// \inst4|registers~1123_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1120_combout  & (\inst4|registers~1122_combout )) # (!\inst4|registers~1120_combout  & ((\inst4|registers~1115_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1120_combout ))))

	.dataa(\inst4|registers~1122_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~1120_combout ),
	.datad(\inst4|registers~1115_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1123_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1123 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneii_lcell_comb \inst4|data1[29]~2 (
// Equation(s):
// \inst4|data1[29]~2_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1113_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1123_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1113_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|registers~1123_combout ),
	.cin(gnd),
	.combout(\inst4|data1[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[29]~2 .lut_mask = 16'hC5C0;
defparam \inst4|data1[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \inst6|Add0~62 (
// Equation(s):
// \inst6|Add0~62_combout  = \inst4|data1[31]~0_combout  $ (\inst6|Add0~61  $ (\inst30|out[31]~0_combout ))

	.dataa(\inst4|data1[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst30|out[31]~0_combout ),
	.cin(\inst6|Add0~61 ),
	.combout(\inst6|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~62 .lut_mask = 16'hA55A;
defparam \inst6|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneii_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (\inst5|ULAopcode [2] & (\inst6|Add1~62_combout )) # (!\inst5|ULAopcode [2] & ((\inst6|Add0~62_combout )))

	.dataa(vcc),
	.datab(\inst6|Add1~62_combout ),
	.datac(\inst6|Add0~62_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'hCCF0;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneii_lcell_comb \inst6|Mux0~3 (
// Equation(s):
// \inst6|Mux0~3_combout  = (\inst6|Mux0~2_combout ) # ((!\inst5|ULAopcode[0]~1_combout  & (!\inst5|ULAopcode[1]~0_combout  & \inst6|Mux0~0_combout )))

	.dataa(\inst5|ULAopcode[0]~1_combout ),
	.datab(\inst6|Mux0~2_combout ),
	.datac(\inst5|ULAopcode[1]~0_combout ),
	.datad(\inst6|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst6|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~3 .lut_mask = 16'hCDCC;
defparam \inst6|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~0_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~0_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y33
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~0_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[31]~0_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 .lut_mask = 16'hDDA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneii_lcell_comb \inst3|out[31]~0 (
// Equation(s):
// \inst3|out[31]~0_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux0~3_combout ))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst6|Mux0~3_combout ),
	.datac(vcc),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[31]~1_combout ),
	.cin(gnd),
	.combout(\inst3|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[31]~0 .lut_mask = 16'hEE44;
defparam \inst3|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N9
cycloneii_lcell_ff \inst4|registers~703 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~703_regout ));

// Location: LCFF_X47_Y29_N27
cycloneii_lcell_ff \inst4|registers~575 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~575_regout ));

// Location: LCCOMB_X47_Y29_N26
cycloneii_lcell_comb \inst4|registers~1046 (
// Equation(s):
// \inst4|registers~1046_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~703_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~575_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~703_regout ),
	.datac(\inst4|registers~575_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1046_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1046 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N3
cycloneii_lcell_ff \inst4|registers~959 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~959_regout ));

// Location: LCFF_X45_Y31_N25
cycloneii_lcell_ff \inst4|registers~831 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~831_regout ));

// Location: LCCOMB_X45_Y31_N2
cycloneii_lcell_comb \inst4|registers~1047 (
// Equation(s):
// \inst4|registers~1047_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1046_combout  & (\inst4|registers~959_regout )) # (!\inst4|registers~1046_combout  & ((\inst4|registers~831_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1046_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1046_combout ),
	.datac(\inst4|registers~959_regout ),
	.datad(\inst4|registers~831_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1047_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1047 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N27
cycloneii_lcell_ff \inst4|registers~543 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~543_regout ));

// Location: LCFF_X47_Y26_N17
cycloneii_lcell_ff \inst4|registers~799 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~799_regout ));

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \inst4|registers~1048 (
// Equation(s):
// \inst4|registers~1048_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~799_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~543_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~543_regout ),
	.datad(\inst4|registers~799_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1048_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1048 .lut_mask = 16'hBA98;
defparam \inst4|registers~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N19
cycloneii_lcell_ff \inst4|registers~927 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~927_regout ));

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \inst4|registers~1049 (
// Equation(s):
// \inst4|registers~1049_combout  = (\inst4|registers~1048_combout  & (((\inst4|registers~927_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1048_combout  & (\inst4|registers~671_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~671_regout ),
	.datab(\inst4|registers~1048_combout ),
	.datac(\inst4|registers~927_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1049_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1049 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \inst4|registers~1050 (
// Equation(s):
// \inst4|registers~1050_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1047_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1049_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1047_combout ),
	.datac(\inst4|registers~1049_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1050_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1050 .lut_mask = 16'hEE50;
defparam \inst4|registers~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N9
cycloneii_lcell_ff \inst4|registers~607 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~607_regout ));

// Location: LCFF_X50_Y30_N25
cycloneii_lcell_ff \inst4|registers~863 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~863_regout ));

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \inst4|registers~1044 (
// Equation(s):
// \inst4|registers~1044_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~863_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~607_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~607_regout ),
	.datad(\inst4|registers~863_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1044_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1044 .lut_mask = 16'hDC98;
defparam \inst4|registers~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N3
cycloneii_lcell_ff \inst4|registers~991 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[31]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~991_regout ));

// Location: LCFF_X53_Y33_N9
cycloneii_lcell_ff \inst4|registers~735 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~735_regout ));

// Location: LCCOMB_X50_Y30_N2
cycloneii_lcell_comb \inst4|registers~1045 (
// Equation(s):
// \inst4|registers~1045_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1044_combout  & (\inst4|registers~991_regout )) # (!\inst4|registers~1044_combout  & ((\inst4|registers~735_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1044_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~1044_combout ),
	.datac(\inst4|registers~991_regout ),
	.datad(\inst4|registers~735_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1045_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1045 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \inst4|registers~1053 (
// Equation(s):
// \inst4|registers~1053_combout  = (\inst4|registers~1050_combout  & ((\inst4|registers~1052_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1050_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers~1045_combout ))))

	.dataa(\inst4|registers~1052_combout ),
	.datab(\inst4|registers~1050_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1045_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1053_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1053 .lut_mask = 16'hBC8C;
defparam \inst4|registers~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \inst4|data2[31]~0 (
// Equation(s):
// \inst4|data2[31]~0_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1053_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1063_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~1063_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1053_combout ),
	.cin(gnd),
	.combout(\inst4|data2[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[31]~0 .lut_mask = 16'hCE02;
defparam \inst4|data2[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \inst30|out[31]~0 (
// Equation(s):
// \inst30|out[31]~0_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[31]~0_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[31]~0_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[31]~0 .lut_mask = 16'hFC0C;
defparam \inst30|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \inst6|Add1~54 (
// Equation(s):
// \inst6|Add1~54_combout  = (\inst4|data1[27]~4_combout  & ((\inst30|out[27]~4_combout  & (!\inst6|Add1~53 )) # (!\inst30|out[27]~4_combout  & (\inst6|Add1~53  & VCC)))) # (!\inst4|data1[27]~4_combout  & ((\inst30|out[27]~4_combout  & ((\inst6|Add1~53 ) # 
// (GND))) # (!\inst30|out[27]~4_combout  & (!\inst6|Add1~53 ))))
// \inst6|Add1~55  = CARRY((\inst4|data1[27]~4_combout  & (\inst30|out[27]~4_combout  & !\inst6|Add1~53 )) # (!\inst4|data1[27]~4_combout  & ((\inst30|out[27]~4_combout ) # (!\inst6|Add1~53 ))))

	.dataa(\inst4|data1[27]~4_combout ),
	.datab(\inst30|out[27]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~53 ),
	.combout(\inst6|Add1~54_combout ),
	.cout(\inst6|Add1~55 ));
// synopsys translate_off
defparam \inst6|Add1~54 .lut_mask = 16'h694D;
defparam \inst6|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \inst6|Add1~56 (
// Equation(s):
// \inst6|Add1~56_combout  = ((\inst4|data1[28]~3_combout  $ (\inst30|out[28]~3_combout  $ (\inst6|Add1~55 )))) # (GND)
// \inst6|Add1~57  = CARRY((\inst4|data1[28]~3_combout  & ((!\inst6|Add1~55 ) # (!\inst30|out[28]~3_combout ))) # (!\inst4|data1[28]~3_combout  & (!\inst30|out[28]~3_combout  & !\inst6|Add1~55 )))

	.dataa(\inst4|data1[28]~3_combout ),
	.datab(\inst30|out[28]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~55 ),
	.combout(\inst6|Add1~56_combout ),
	.cout(\inst6|Add1~57 ));
// synopsys translate_off
defparam \inst6|Add1~56 .lut_mask = 16'h962B;
defparam \inst6|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneii_lcell_comb \inst6|Add1~62 (
// Equation(s):
// \inst6|Add1~62_combout  = \inst4|data1[31]~0_combout  $ (\inst6|Add1~61  $ (!\inst30|out[31]~0_combout ))

	.dataa(\inst4|data1[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst30|out[31]~0_combout ),
	.cin(\inst6|Add1~61 ),
	.combout(\inst6|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add1~62 .lut_mask = 16'h5AA5;
defparam \inst6|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneii_lcell_comb \inst6|Mux31~1 (
// Equation(s):
// \inst6|Mux31~1_combout  = (\inst5|ULAopcode [2] & ((\inst6|Mux31~0_combout  & ((\inst6|Add1~62_combout ))) # (!\inst6|Mux31~0_combout  & (\inst6|Add1~0_combout )))) # (!\inst5|ULAopcode [2] & (\inst6|Mux31~0_combout ))

	.dataa(\inst5|ULAopcode [2]),
	.datab(\inst6|Mux31~0_combout ),
	.datac(\inst6|Add1~0_combout ),
	.datad(\inst6|Add1~62_combout ),
	.cin(gnd),
	.combout(\inst6|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux31~1 .lut_mask = 16'hEC64;
defparam \inst6|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneii_lcell_comb \inst6|Add0~0 (
// Equation(s):
// \inst6|Add0~0_combout  = (\inst30|out[0]~31_combout  & (\inst4|data1[0]~31_combout  $ (VCC))) # (!\inst30|out[0]~31_combout  & (\inst4|data1[0]~31_combout  & VCC))
// \inst6|Add0~1  = CARRY((\inst30|out[0]~31_combout  & \inst4|data1[0]~31_combout ))

	.dataa(\inst30|out[0]~31_combout ),
	.datab(\inst4|data1[0]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~0_combout ),
	.cout(\inst6|Add0~1 ));
// synopsys translate_off
defparam \inst6|Add0~0 .lut_mask = 16'h6688;
defparam \inst6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneii_lcell_comb \inst6|Mux31~2 (
// Equation(s):
// \inst6|Mux31~2_combout  = (\inst6|Mux31~1_combout  & (\inst5|ULAopcode[1]~0_combout  $ (((\inst5|ULAopcode [2]))))) # (!\inst6|Mux31~1_combout  & (!\inst5|ULAopcode[1]~0_combout  & (\inst6|Add0~0_combout  & !\inst5|ULAopcode [2])))

	.dataa(\inst5|ULAopcode[1]~0_combout ),
	.datab(\inst6|Mux31~1_combout ),
	.datac(\inst6|Add0~0_combout ),
	.datad(\inst5|ULAopcode [2]),
	.cin(gnd),
	.combout(\inst6|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux31~2 .lut_mask = 16'h4498;
defparam \inst6|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N27
cycloneii_lcell_ff \inst4|registers~928 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~928_regout ));

// Location: LCFF_X44_Y31_N21
cycloneii_lcell_ff \inst4|registers~544 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~544_regout ));

// Location: LCFF_X44_Y31_N19
cycloneii_lcell_ff \inst4|registers~800 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~800_regout ));

// Location: LCCOMB_X44_Y31_N20
cycloneii_lcell_comb \inst4|registers~2284 (
// Equation(s):
// \inst4|registers~2284_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~800_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~544_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~544_regout ),
	.datad(\inst4|registers~800_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2284_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2284 .lut_mask = 16'hDC98;
defparam \inst4|registers~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneii_lcell_comb \inst4|registers~2285 (
// Equation(s):
// \inst4|registers~2285_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2284_combout  & ((\inst4|registers~928_regout ))) # (!\inst4|registers~2284_combout  & (\inst4|registers~672_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2284_combout ))))

	.dataa(\inst4|registers~672_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~928_regout ),
	.datad(\inst4|registers~2284_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2285_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2285 .lut_mask = 16'hF388;
defparam \inst4|registers~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N5
cycloneii_lcell_ff \inst4|registers~992 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~992_regout ));

// Location: LCFF_X43_Y29_N5
cycloneii_lcell_ff \inst4|registers~736 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~736_regout ));

// Location: LCCOMB_X42_Y30_N4
cycloneii_lcell_comb \inst4|registers~2292 (
// Equation(s):
// \inst4|registers~2292_combout  = (\inst4|registers~2291_combout  & (((\inst4|registers~992_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~2291_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~736_regout ))))

	.dataa(\inst4|registers~2291_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~992_regout ),
	.datad(\inst4|registers~736_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2292_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2292 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneii_lcell_comb \inst4|registers~2293 (
// Equation(s):
// \inst4|registers~2293_combout  = (\inst4|registers~2290_combout  & (((\inst4|registers~2292_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2290_combout  & (\inst4|registers~2285_combout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2290_combout ),
	.datab(\inst4|registers~2285_combout ),
	.datac(\inst4|registers~2292_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2293_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2293 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \inst4|registers~480 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[0]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~480_regout ));

// Location: LCFF_X50_Y25_N29
cycloneii_lcell_ff \inst4|registers~384 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~384_regout ));

// Location: LCFF_X50_Y25_N19
cycloneii_lcell_ff \inst4|registers~416 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~416_regout ));

// Location: LCCOMB_X50_Y25_N28
cycloneii_lcell_comb \inst4|registers~2301 (
// Equation(s):
// \inst4|registers~2301_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~416_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~384_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~384_regout ),
	.datad(\inst4|registers~416_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2301_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2301 .lut_mask = 16'hDC98;
defparam \inst4|registers~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \inst4|registers~2302 (
// Equation(s):
// \inst4|registers~2302_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2301_combout  & ((\inst4|registers~480_regout ))) # (!\inst4|registers~2301_combout  & (\inst4|registers~448_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2301_combout ))))

	.dataa(\inst4|registers~448_regout ),
	.datab(\inst4|registers~480_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~2301_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2302_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2302 .lut_mask = 16'hCFA0;
defparam \inst4|registers~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N15
cycloneii_lcell_ff \inst4|registers~224 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~224_regout ));

// Location: LCFF_X48_Y28_N5
cycloneii_lcell_ff \inst4|registers~160 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~160_regout ));

// Location: LCFF_X48_Y28_N7
cycloneii_lcell_ff \inst4|registers~128 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~128_regout ));

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \inst4|registers~2294 (
// Equation(s):
// \inst4|registers~2294_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~160_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~128_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~160_regout ),
	.datac(\inst4|registers~128_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2294_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2294 .lut_mask = 16'hEE50;
defparam \inst4|registers~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneii_lcell_comb \inst4|registers~2295 (
// Equation(s):
// \inst4|registers~2295_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~2294_combout  & ((\inst4|registers~224_regout ))) # (!\inst4|registers~2294_combout  & (\inst4|registers~192_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~2294_combout ))))

	.dataa(\inst4|registers~192_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~224_regout ),
	.datad(\inst4|registers~2294_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2295_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2295 .lut_mask = 16'hF388;
defparam \inst4|registers~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N23
cycloneii_lcell_ff \inst4|registers~96 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~96_regout ));

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \inst4|registers~2299 (
// Equation(s):
// \inst4|registers~2299_combout  = (\inst4|registers~2298_combout  & (((\inst4|registers~96_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2298_combout  & (\inst4|registers~32_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~2298_combout ),
	.datab(\inst4|registers~32_regout ),
	.datac(\inst4|registers~96_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2299_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2299 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \inst4|registers~2300 (
// Equation(s):
// \inst4|registers~2300_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~2297_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2299_combout )))))

	.dataa(\inst4|registers~2297_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datad(\inst4|registers~2299_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2300_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2300 .lut_mask = 16'hE3E0;
defparam \inst4|registers~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \inst4|registers~2303 (
// Equation(s):
// \inst4|registers~2303_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2300_combout  & (\inst4|registers~2302_combout )) # (!\inst4|registers~2300_combout  & ((\inst4|registers~2295_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~2300_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~2302_combout ),
	.datac(\inst4|registers~2295_combout ),
	.datad(\inst4|registers~2300_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2303_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2303 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneii_lcell_comb \inst4|data2[0]~31 (
// Equation(s):
// \inst4|data2[0]~31_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2293_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|registers~2303_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\inst4|registers~2293_combout ),
	.datad(\inst4|registers~2303_combout ),
	.cin(gnd),
	.combout(\inst4|data2[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[0]~31 .lut_mask = 16'hB1A0;
defparam \inst4|data2[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~31_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y19
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[0]~31_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~62_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 .lut_mask = 16'hEA4A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \inst3|out[0]~31 (
// Equation(s):
// \inst3|out[0]~31_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux31~2_combout ))

	.dataa(vcc),
	.datab(\inst6|Mux31~2_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[0]~63_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[0]~31 .lut_mask = 16'hF0CC;
defparam \inst3|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N29
cycloneii_lcell_ff \inst4|registers~32 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~32_regout ));

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \inst4|registers~2279 (
// Equation(s):
// \inst4|registers~2279_combout  = (\inst4|registers~2278_combout  & (((\inst4|registers~96_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~2278_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~32_regout )))

	.dataa(\inst4|registers~2278_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~32_regout ),
	.datad(\inst4|registers~96_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2279_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2279 .lut_mask = 16'hEA62;
defparam \inst4|registers~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \inst4|registers~2280 (
// Equation(s):
// \inst4|registers~2280_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2277_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & \inst4|registers~2279_combout ))))

	.dataa(\inst4|registers~2277_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~2279_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2280_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2280 .lut_mask = 16'hCBC8;
defparam \inst4|registers~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \inst4|registers~448 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[0]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~448_regout ));

// Location: LCCOMB_X50_Y25_N18
cycloneii_lcell_comb \inst4|registers~2281 (
// Equation(s):
// \inst4|registers~2281_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~416_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~384_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~384_regout ),
	.datac(\inst4|registers~416_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2281_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2281 .lut_mask = 16'hAAE4;
defparam \inst4|registers~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \inst4|registers~2282 (
// Equation(s):
// \inst4|registers~2282_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2281_combout  & (\inst4|registers~480_regout )) # (!\inst4|registers~2281_combout  & ((\inst4|registers~448_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2281_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~480_regout ),
	.datac(\inst4|registers~448_regout ),
	.datad(\inst4|registers~2281_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2282_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2282 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \inst4|registers~2283 (
// Equation(s):
// \inst4|registers~2283_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2280_combout  & ((\inst4|registers~2282_combout ))) # (!\inst4|registers~2280_combout  & (\inst4|registers~2275_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2280_combout ))))

	.dataa(\inst4|registers~2275_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~2280_combout ),
	.datad(\inst4|registers~2282_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2283_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2283 .lut_mask = 16'hF838;
defparam \inst4|registers~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \inst4|data1[0]~31 (
// Equation(s):
// \inst4|data1[0]~31_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~2273_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & \inst4|registers~2283_combout 
// ))))

	.dataa(\inst4|registers~2273_combout ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datad(\inst4|registers~2283_combout ),
	.cin(gnd),
	.combout(\inst4|data1[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[0]~31 .lut_mask = 16'hA3A0;
defparam \inst4|data1[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneii_lcell_comb \inst6|Mux30~7 (
// Equation(s):
// \inst6|Mux30~7_combout  = (\inst6|Add0~2_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datab(\inst36|OpULA [1]),
	.datac(\inst6|Add0~2_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~7 .lut_mask = 16'h3070;
defparam \inst6|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneii_lcell_comb \inst6|Add1~2 (
// Equation(s):
// \inst6|Add1~2_combout  = (\inst30|out[1]~30_combout  & ((\inst4|data1[1]~30_combout  & (!\inst6|Add1~1 )) # (!\inst4|data1[1]~30_combout  & ((\inst6|Add1~1 ) # (GND))))) # (!\inst30|out[1]~30_combout  & ((\inst4|data1[1]~30_combout  & (\inst6|Add1~1  & 
// VCC)) # (!\inst4|data1[1]~30_combout  & (!\inst6|Add1~1 ))))
// \inst6|Add1~3  = CARRY((\inst30|out[1]~30_combout  & ((!\inst6|Add1~1 ) # (!\inst4|data1[1]~30_combout ))) # (!\inst30|out[1]~30_combout  & (!\inst4|data1[1]~30_combout  & !\inst6|Add1~1 )))

	.dataa(\inst30|out[1]~30_combout ),
	.datab(\inst4|data1[1]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~1 ),
	.combout(\inst6|Add1~2_combout ),
	.cout(\inst6|Add1~3 ));
// synopsys translate_off
defparam \inst6|Add1~2 .lut_mask = 16'h692B;
defparam \inst6|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \inst6|Mux30~5 (
// Equation(s):
// \inst6|Mux30~5_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~2_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux30~7_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux30~7_combout ),
	.datac(\inst6|Mux30~4_combout ),
	.datad(\inst6|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~5 .lut_mask = 16'hAD0D;
defparam \inst6|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneii_lcell_comb \inst6|Mux30~6 (
// Equation(s):
// \inst6|Mux30~6_combout  = (\inst6|Mux0~1_combout  & ((\inst4|data1[1]~30_combout  & ((\inst30|out[1]~30_combout ) # (!\inst6|Mux30~5_combout ))) # (!\inst4|data1[1]~30_combout  & (!\inst6|Mux30~5_combout  & \inst30|out[1]~30_combout )))) # 
// (!\inst6|Mux0~1_combout  & (((\inst6|Mux30~5_combout ))))

	.dataa(\inst6|Mux0~1_combout ),
	.datab(\inst4|data1[1]~30_combout ),
	.datac(\inst6|Mux30~5_combout ),
	.datad(\inst30|out[1]~30_combout ),
	.cin(gnd),
	.combout(\inst6|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux30~6 .lut_mask = 16'hDA58;
defparam \inst6|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneii_lcell_comb \inst3|out[1]~30 (
// Equation(s):
// \inst3|out[1]~30_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux30~6_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[1]~61_combout ),
	.datab(\inst6|Mux30~6_combout ),
	.datac(vcc),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[1]~30 .lut_mask = 16'hAACC;
defparam \inst3|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N27
cycloneii_lcell_ff \inst4|registers~737 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~737_regout ));

// Location: LCFF_X45_Y27_N29
cycloneii_lcell_ff \inst4|registers~609 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~609_regout ));

// Location: LCCOMB_X45_Y27_N26
cycloneii_lcell_comb \inst4|registers~2231 (
// Equation(s):
// \inst4|registers~2231_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~737_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~609_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~737_regout ),
	.datad(\inst4|registers~609_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2231_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2231 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneii_lcell_comb \inst4|registers~2232 (
// Equation(s):
// \inst4|registers~2232_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2231_combout  & ((\inst4|registers~993_regout ))) # (!\inst4|registers~2231_combout  & (\inst4|registers~865_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2231_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2231_combout ),
	.datac(\inst4|registers~865_regout ),
	.datad(\inst4|registers~993_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2232_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2232 .lut_mask = 16'hEC64;
defparam \inst4|registers~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N23
cycloneii_lcell_ff \inst4|registers~705 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~705_regout ));

// Location: LCFF_X51_Y23_N7
cycloneii_lcell_ff \inst4|registers~833 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~833_regout ));

// Location: LCFF_X51_Y23_N1
cycloneii_lcell_ff \inst4|registers~577 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~577_regout ));

// Location: LCCOMB_X51_Y23_N6
cycloneii_lcell_comb \inst4|registers~2224 (
// Equation(s):
// \inst4|registers~2224_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~833_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~577_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~833_regout ),
	.datad(\inst4|registers~577_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2224_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2224 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneii_lcell_comb \inst4|registers~2225 (
// Equation(s):
// \inst4|registers~2225_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2224_combout  & (\inst4|registers~961_regout )) # (!\inst4|registers~2224_combout  & ((\inst4|registers~705_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2224_combout ))))

	.dataa(\inst4|registers~961_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~705_regout ),
	.datad(\inst4|registers~2224_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2225_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2225 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N17
cycloneii_lcell_ff \inst4|registers~769 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~769_regout ));

// Location: LCFF_X42_Y28_N11
cycloneii_lcell_ff \inst4|registers~513 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~513_regout ));

// Location: LCCOMB_X42_Y28_N16
cycloneii_lcell_comb \inst4|registers~2228 (
// Equation(s):
// \inst4|registers~2228_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~769_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~513_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~769_regout ),
	.datad(\inst4|registers~513_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2228_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2228 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N1
cycloneii_lcell_ff \inst4|registers~641 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~641_regout ));

// Location: LCFF_X42_Y29_N19
cycloneii_lcell_ff \inst4|registers~897 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~897_regout ));

// Location: LCCOMB_X42_Y29_N0
cycloneii_lcell_comb \inst4|registers~2229 (
// Equation(s):
// \inst4|registers~2229_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2228_combout  & ((\inst4|registers~897_regout ))) # (!\inst4|registers~2228_combout  & (\inst4|registers~641_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2228_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~2228_combout ),
	.datac(\inst4|registers~641_regout ),
	.datad(\inst4|registers~897_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2229_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2229 .lut_mask = 16'hEC64;
defparam \inst4|registers~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N21
cycloneii_lcell_ff \inst4|registers~673 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~673_regout ));

// Location: LCCOMB_X48_Y23_N20
cycloneii_lcell_comb \inst4|registers~2226 (
// Equation(s):
// \inst4|registers~2226_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~673_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~545_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~545_regout ),
	.datac(\inst4|registers~673_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2226_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2226 .lut_mask = 16'hFA44;
defparam \inst4|registers~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \inst4|registers~2227 (
// Equation(s):
// \inst4|registers~2227_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2226_combout  & ((\inst4|registers~929_regout ))) # (!\inst4|registers~2226_combout  & (\inst4|registers~801_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2226_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2226_combout ),
	.datac(\inst4|registers~801_regout ),
	.datad(\inst4|registers~929_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2227_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2227 .lut_mask = 16'hEC64;
defparam \inst4|registers~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \inst4|registers~2230 (
// Equation(s):
// \inst4|registers~2230_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2227_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~2229_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~2229_combout ),
	.datad(\inst4|registers~2227_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2230_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2230 .lut_mask = 16'hDC98;
defparam \inst4|registers~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \inst4|registers~2233 (
// Equation(s):
// \inst4|registers~2233_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2230_combout  & (\inst4|registers~2232_combout )) # (!\inst4|registers~2230_combout  & ((\inst4|registers~2225_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2230_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~2232_combout ),
	.datac(\inst4|registers~2225_combout ),
	.datad(\inst4|registers~2230_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2233_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2233 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N15
cycloneii_lcell_ff \inst4|registers~353 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~353_regout ));

// Location: LCFF_X54_Y32_N5
cycloneii_lcell_ff \inst4|registers~321 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~321_regout ));

// Location: LCCOMB_X54_Y32_N4
cycloneii_lcell_comb \inst4|registers~2235 (
// Equation(s):
// \inst4|registers~2235_combout  = (\inst4|registers~2234_combout  & ((\inst4|registers~353_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2234_combout  & (((\inst4|registers~321_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~2234_combout ),
	.datab(\inst4|registers~353_regout ),
	.datac(\inst4|registers~321_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2235_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2235 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N17
cycloneii_lcell_ff \inst4|registers~417 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[1]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~417_regout ));

// Location: LCFF_X57_Y29_N3
cycloneii_lcell_ff \inst4|registers~481 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[1]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~481_regout ));

// Location: LCCOMB_X57_Y29_N16
cycloneii_lcell_comb \inst4|registers~2242 (
// Equation(s):
// \inst4|registers~2242_combout  = (\inst4|registers~2241_combout  & (((\inst4|registers~481_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~2241_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~417_regout )))

	.dataa(\inst4|registers~2241_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~417_regout ),
	.datad(\inst4|registers~481_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2242_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2242 .lut_mask = 16'hEA62;
defparam \inst4|registers~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \inst4|registers~2243 (
// Equation(s):
// \inst4|registers~2243_combout  = (\inst4|registers~2240_combout  & (((\inst4|registers~2242_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~2240_combout  & (\inst4|registers~2235_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))

	.dataa(\inst4|registers~2240_combout ),
	.datab(\inst4|registers~2235_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|registers~2242_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2243_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2243 .lut_mask = 16'hEA4A;
defparam \inst4|registers~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \inst4|data1[1]~30 (
// Equation(s):
// \inst4|data1[1]~30_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~2233_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((!\inst4|Equal0~0_combout  & \inst4|registers~2243_combout 
// ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|registers~2233_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|registers~2243_combout ),
	.cin(gnd),
	.combout(\inst4|data1[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[1]~30 .lut_mask = 16'h8D88;
defparam \inst4|data1[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneii_lcell_comb \inst6|Add1~6 (
// Equation(s):
// \inst6|Add1~6_combout  = (\inst30|out[3]~28_combout  & ((\inst4|data1[3]~28_combout  & (!\inst6|Add1~5 )) # (!\inst4|data1[3]~28_combout  & ((\inst6|Add1~5 ) # (GND))))) # (!\inst30|out[3]~28_combout  & ((\inst4|data1[3]~28_combout  & (\inst6|Add1~5  & 
// VCC)) # (!\inst4|data1[3]~28_combout  & (!\inst6|Add1~5 ))))
// \inst6|Add1~7  = CARRY((\inst30|out[3]~28_combout  & ((!\inst6|Add1~5 ) # (!\inst4|data1[3]~28_combout ))) # (!\inst30|out[3]~28_combout  & (!\inst4|data1[3]~28_combout  & !\inst6|Add1~5 )))

	.dataa(\inst30|out[3]~28_combout ),
	.datab(\inst4|data1[3]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~5 ),
	.combout(\inst6|Add1~6_combout ),
	.cout(\inst6|Add1~7 ));
// synopsys translate_off
defparam \inst6|Add1~6 .lut_mask = 16'h692B;
defparam \inst6|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneii_lcell_comb \inst6|Add1~8 (
// Equation(s):
// \inst6|Add1~8_combout  = ((\inst30|out[4]~27_combout  $ (\inst4|data1[4]~27_combout  $ (\inst6|Add1~7 )))) # (GND)
// \inst6|Add1~9  = CARRY((\inst30|out[4]~27_combout  & (\inst4|data1[4]~27_combout  & !\inst6|Add1~7 )) # (!\inst30|out[4]~27_combout  & ((\inst4|data1[4]~27_combout ) # (!\inst6|Add1~7 ))))

	.dataa(\inst30|out[4]~27_combout ),
	.datab(\inst4|data1[4]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~7 ),
	.combout(\inst6|Add1~8_combout ),
	.cout(\inst6|Add1~9 ));
// synopsys translate_off
defparam \inst6|Add1~8 .lut_mask = 16'h964D;
defparam \inst6|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneii_lcell_comb \inst6|Add1~10 (
// Equation(s):
// \inst6|Add1~10_combout  = (\inst4|data1[5]~26_combout  & ((\inst30|out[5]~26_combout  & (!\inst6|Add1~9 )) # (!\inst30|out[5]~26_combout  & (\inst6|Add1~9  & VCC)))) # (!\inst4|data1[5]~26_combout  & ((\inst30|out[5]~26_combout  & ((\inst6|Add1~9 ) # 
// (GND))) # (!\inst30|out[5]~26_combout  & (!\inst6|Add1~9 ))))
// \inst6|Add1~11  = CARRY((\inst4|data1[5]~26_combout  & (\inst30|out[5]~26_combout  & !\inst6|Add1~9 )) # (!\inst4|data1[5]~26_combout  & ((\inst30|out[5]~26_combout ) # (!\inst6|Add1~9 ))))

	.dataa(\inst4|data1[5]~26_combout ),
	.datab(\inst30|out[5]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~9 ),
	.combout(\inst6|Add1~10_combout ),
	.cout(\inst6|Add1~11 ));
// synopsys translate_off
defparam \inst6|Add1~10 .lut_mask = 16'h694D;
defparam \inst6|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneii_lcell_comb \inst6|Add1~12 (
// Equation(s):
// \inst6|Add1~12_combout  = ((\inst30|out[6]~25_combout  $ (\inst4|data1[6]~25_combout  $ (\inst6|Add1~11 )))) # (GND)
// \inst6|Add1~13  = CARRY((\inst30|out[6]~25_combout  & (\inst4|data1[6]~25_combout  & !\inst6|Add1~11 )) # (!\inst30|out[6]~25_combout  & ((\inst4|data1[6]~25_combout ) # (!\inst6|Add1~11 ))))

	.dataa(\inst30|out[6]~25_combout ),
	.datab(\inst4|data1[6]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add1~11 ),
	.combout(\inst6|Add1~12_combout ),
	.cout(\inst6|Add1~13 ));
// synopsys translate_off
defparam \inst6|Add1~12 .lut_mask = 16'h964D;
defparam \inst6|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \inst6|Mux23~2 (
// Equation(s):
// \inst6|Mux23~2_combout  = (\inst6|Mux30~4_combout  & (((\inst6|Add1~16_combout  & \inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux23~4_combout ) # ((!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Mux30~4_combout ),
	.datab(\inst6|Mux23~4_combout ),
	.datac(\inst6|Add1~16_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~2 .lut_mask = 16'hE455;
defparam \inst6|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \inst6|Mux23~3 (
// Equation(s):
// \inst6|Mux23~3_combout  = (\inst6|Mux23~2_combout  & (((\inst4|data1[8]~23_combout  & \inst30|out[8]~23_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux23~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[8]~23_combout ) # 
// (\inst30|out[8]~23_combout ))))

	.dataa(\inst4|data1[8]~23_combout ),
	.datab(\inst6|Mux23~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst30|out[8]~23_combout ),
	.cin(gnd),
	.combout(\inst6|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux23~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y28
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~25_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y29
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[6]~25_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 .lut_mask = 16'hDA8A;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
cycloneii_lcell_comb \inst3|out[6]~25 (
// Equation(s):
// \inst3|out[6]~25_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux25~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(vcc),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.datad(\inst6|Mux25~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[6]~25 .lut_mask = 16'hF5A0;
defparam \inst3|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N25
cycloneii_lcell_ff \inst4|registers~230 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~230_regout ));

// Location: LCFF_X47_Y32_N17
cycloneii_lcell_ff \inst4|registers~198 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~198_regout ));

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \inst4|registers~2035 (
// Equation(s):
// \inst4|registers~2035_combout  = (\inst4|registers~2034_combout  & ((\inst4|registers~230_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2034_combout  & (((\inst4|registers~198_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~2034_combout ),
	.datab(\inst4|registers~230_regout ),
	.datac(\inst4|registers~198_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2035_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2035 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N25
cycloneii_lcell_ff \inst4|registers~294 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~294_regout ));

// Location: LCFF_X52_Y32_N19
cycloneii_lcell_ff \inst4|registers~358 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~358_regout ));

// Location: LCCOMB_X52_Y32_N24
cycloneii_lcell_comb \inst4|registers~2037 (
// Equation(s):
// \inst4|registers~2037_combout  = (\inst4|registers~2036_combout  & (((\inst4|registers~358_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~2036_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~294_regout )))

	.dataa(\inst4|registers~2036_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~294_regout ),
	.datad(\inst4|registers~358_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2037_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2037 .lut_mask = 16'hEA62;
defparam \inst4|registers~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
cycloneii_lcell_comb \inst4|registers~2040 (
// Equation(s):
// \inst4|registers~2040_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2037_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2039_combout ))))

	.dataa(\inst4|registers~2039_combout ),
	.datab(\inst4|registers~2037_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2040_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2040 .lut_mask = 16'hFC0A;
defparam \inst4|registers~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
cycloneii_lcell_comb \inst4|registers~2043 (
// Equation(s):
// \inst4|registers~2043_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2040_combout  & (\inst4|registers~2042_combout )) # (!\inst4|registers~2040_combout  & ((\inst4|registers~2035_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2040_combout ))))

	.dataa(\inst4|registers~2042_combout ),
	.datab(\inst4|registers~2035_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~2040_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2043_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2043 .lut_mask = 16'hAFC0;
defparam \inst4|registers~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N19
cycloneii_lcell_ff \inst4|registers~614 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~614_regout ));

// Location: LCFF_X44_Y25_N25
cycloneii_lcell_ff \inst4|registers~870 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~870_regout ));

// Location: LCCOMB_X44_Y25_N24
cycloneii_lcell_comb \inst4|registers~2031 (
// Equation(s):
// \inst4|registers~2031_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~870_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~614_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~614_regout ),
	.datac(\inst4|registers~870_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2031_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2031 .lut_mask = 16'hFA44;
defparam \inst4|registers~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneii_lcell_comb \inst4|registers~2032 (
// Equation(s):
// \inst4|registers~2032_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2031_combout  & (\inst4|registers~998_regout )) # (!\inst4|registers~2031_combout  & ((\inst4|registers~742_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~2031_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~998_regout ),
	.datac(\inst4|registers~742_regout ),
	.datad(\inst4|registers~2031_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2032_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2032 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N9
cycloneii_lcell_ff \inst4|registers~902 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~902_regout ));

// Location: LCFF_X41_Y27_N17
cycloneii_lcell_ff \inst4|registers~774 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~774_regout ));

// Location: LCFF_X40_Y27_N23
cycloneii_lcell_ff \inst4|registers~646 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~646_regout ));

// Location: LCCOMB_X40_Y27_N22
cycloneii_lcell_comb \inst4|registers~2028 (
// Equation(s):
// \inst4|registers~2028_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~646_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~518_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~518_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~646_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2028_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2028 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneii_lcell_comb \inst4|registers~2029 (
// Equation(s):
// \inst4|registers~2029_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2028_combout  & (\inst4|registers~902_regout )) # (!\inst4|registers~2028_combout  & ((\inst4|registers~774_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~2028_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~902_regout ),
	.datac(\inst4|registers~774_regout ),
	.datad(\inst4|registers~2028_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2029_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2029 .lut_mask = 16'hDDA0;
defparam \inst4|registers~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N5
cycloneii_lcell_ff \inst4|registers~838 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~838_regout ));

// Location: LCCOMB_X49_Y32_N4
cycloneii_lcell_comb \inst4|registers~2027 (
// Equation(s):
// \inst4|registers~2027_combout  = (\inst4|registers~2026_combout  & ((\inst4|registers~966_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~2026_combout  & (((\inst4|registers~838_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~2026_combout ),
	.datab(\inst4|registers~966_regout ),
	.datac(\inst4|registers~838_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2027_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2027 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneii_lcell_comb \inst4|registers~2030 (
// Equation(s):
// \inst4|registers~2030_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # (\inst4|registers~2027_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2029_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~2029_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~2027_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2030_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2030 .lut_mask = 16'hAEA4;
defparam \inst4|registers~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N1
cycloneii_lcell_ff \inst4|registers~806 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~806_regout ));

// Location: LCFF_X42_Y33_N31
cycloneii_lcell_ff \inst4|registers~550 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~550_regout ));

// Location: LCCOMB_X41_Y28_N0
cycloneii_lcell_comb \inst4|registers~2024 (
// Equation(s):
// \inst4|registers~2024_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~806_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~550_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~806_regout ),
	.datad(\inst4|registers~550_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2024_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2024 .lut_mask = 16'hB9A8;
defparam \inst4|registers~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N5
cycloneii_lcell_ff \inst4|registers~678 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[6]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~678_regout ));

// Location: LCCOMB_X43_Y31_N4
cycloneii_lcell_comb \inst4|registers~2025 (
// Equation(s):
// \inst4|registers~2025_combout  = (\inst4|registers~2024_combout  & ((\inst4|registers~934_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~2024_combout  & (((\inst4|registers~678_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~934_regout ),
	.datab(\inst4|registers~2024_combout ),
	.datac(\inst4|registers~678_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~2025_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2025 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
cycloneii_lcell_comb \inst4|registers~2033 (
// Equation(s):
// \inst4|registers~2033_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2030_combout  & (\inst4|registers~2032_combout )) # (!\inst4|registers~2030_combout  & ((\inst4|registers~2025_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2030_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~2032_combout ),
	.datac(\inst4|registers~2030_combout ),
	.datad(\inst4|registers~2025_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2033_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2033 .lut_mask = 16'hDAD0;
defparam \inst4|registers~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
cycloneii_lcell_comb \inst4|data1[6]~25 (
// Equation(s):
// \inst4|data1[6]~25_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2033_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~2043_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|registers~2043_combout ),
	.datac(\inst4|registers~2033_combout ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|data1[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[6]~25 .lut_mask = 16'hA0E4;
defparam \inst4|data1[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \inst6|Mux25~3 (
// Equation(s):
// \inst6|Mux25~3_combout  = (\inst6|Mux25~2_combout  & (((\inst30|out[6]~25_combout  & \inst4|data1[6]~25_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux25~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[6]~25_combout ) # 
// (\inst4|data1[6]~25_combout ))))

	.dataa(\inst6|Mux25~2_combout ),
	.datab(\inst30|out[6]~25_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[6]~25_combout ),
	.cin(gnd),
	.combout(\inst6|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux25~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~26_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout ) # 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 .lut_mask = 16'hF0CA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[5]~26_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~52_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 .lut_mask = 16'hE2CC;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \inst3|out[5]~26 (
// Equation(s):
// \inst3|out[5]~26_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux26~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[5]~53_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux26~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[5]~26 .lut_mask = 16'hCFC0;
defparam \inst3|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N19
cycloneii_lcell_ff \inst4|registers~933 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~933_regout ));

// Location: LCFF_X43_Y31_N17
cycloneii_lcell_ff \inst4|registers~549 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~549_regout ));

// Location: LCFF_X43_Y31_N31
cycloneii_lcell_ff \inst4|registers~677 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~677_regout ));

// Location: LCCOMB_X43_Y31_N16
cycloneii_lcell_comb \inst4|registers~2086 (
// Equation(s):
// \inst4|registers~2086_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~677_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~549_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~549_regout ),
	.datad(\inst4|registers~677_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2086_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2086 .lut_mask = 16'hBA98;
defparam \inst4|registers~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneii_lcell_comb \inst4|registers~2087 (
// Equation(s):
// \inst4|registers~2087_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2086_combout  & ((\inst4|registers~933_regout ))) # (!\inst4|registers~2086_combout  & (\inst4|registers~805_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2086_combout ))))

	.dataa(\inst4|registers~805_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~933_regout ),
	.datad(\inst4|registers~2086_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2087_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2087 .lut_mask = 16'hF388;
defparam \inst4|registers~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N5
cycloneii_lcell_ff \inst4|registers~773 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~773_regout ));

// Location: LCFF_X41_Y27_N15
cycloneii_lcell_ff \inst4|registers~517 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~517_regout ));

// Location: LCCOMB_X41_Y27_N14
cycloneii_lcell_comb \inst4|registers~2088 (
// Equation(s):
// \inst4|registers~2088_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~773_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~517_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~773_regout ),
	.datac(\inst4|registers~517_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2088_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2088 .lut_mask = 16'hEE50;
defparam \inst4|registers~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N13
cycloneii_lcell_ff \inst4|registers~901 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~901_regout ));

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \inst4|registers~645 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~645_regout ));

// Location: LCCOMB_X40_Y27_N12
cycloneii_lcell_comb \inst4|registers~2089 (
// Equation(s):
// \inst4|registers~2089_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~2088_combout  & (\inst4|registers~901_regout )) # (!\inst4|registers~2088_combout  & ((\inst4|registers~645_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~2088_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~2088_combout ),
	.datac(\inst4|registers~901_regout ),
	.datad(\inst4|registers~645_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2089_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2089 .lut_mask = 16'hE6C4;
defparam \inst4|registers~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneii_lcell_comb \inst4|registers~2090 (
// Equation(s):
// \inst4|registers~2090_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~2087_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~2089_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~2087_combout ),
	.datac(\inst4|registers~2089_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~2090_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2090 .lut_mask = 16'hEE50;
defparam \inst4|registers~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N5
cycloneii_lcell_ff \inst4|registers~869 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~869_regout ));

// Location: LCFF_X42_Y30_N13
cycloneii_lcell_ff \inst4|registers~997 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~997_regout ));

// Location: LCCOMB_X42_Y30_N12
cycloneii_lcell_comb \inst4|registers~2092 (
// Equation(s):
// \inst4|registers~2092_combout  = (\inst4|registers~2091_combout  & (((\inst4|registers~997_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~2091_combout  & (\inst4|registers~869_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~2091_combout ),
	.datab(\inst4|registers~869_regout ),
	.datac(\inst4|registers~997_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~2092_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2092 .lut_mask = 16'hE4AA;
defparam \inst4|registers~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneii_lcell_comb \inst4|registers~2093 (
// Equation(s):
// \inst4|registers~2093_combout  = (\inst4|registers~2090_combout  & (((\inst4|registers~2092_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~2090_combout  & (\inst4|registers~2085_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst4|registers~2085_combout ),
	.datab(\inst4|registers~2090_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~2092_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2093_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2093 .lut_mask = 16'hEC2C;
defparam \inst4|registers~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N23
cycloneii_lcell_ff \inst4|registers~261 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~261_regout ));

// Location: LCFF_X53_Y32_N13
cycloneii_lcell_ff \inst4|registers~293 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~293_regout ));

// Location: LCCOMB_X53_Y32_N22
cycloneii_lcell_comb \inst4|registers~2094 (
// Equation(s):
// \inst4|registers~2094_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~293_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~261_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~261_regout ),
	.datad(\inst4|registers~293_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2094_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2094 .lut_mask = 16'hDC98;
defparam \inst4|registers~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N11
cycloneii_lcell_ff \inst4|registers~357 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~357_regout ));

// Location: LCCOMB_X54_Y32_N10
cycloneii_lcell_comb \inst4|registers~2095 (
// Equation(s):
// \inst4|registers~2095_combout  = (\inst4|registers~2094_combout  & (((\inst4|registers~357_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~2094_combout  & (\inst4|registers~325_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~325_regout ),
	.datab(\inst4|registers~2094_combout ),
	.datac(\inst4|registers~357_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~2095_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2095 .lut_mask = 16'hE2CC;
defparam \inst4|registers~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N21
cycloneii_lcell_ff \inst4|registers~485 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[5]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~485_regout ));

// Location: LCFF_X54_Y25_N11
cycloneii_lcell_ff \inst4|registers~421 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~421_regout ));

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \inst4|registers~2102 (
// Equation(s):
// \inst4|registers~2102_combout  = (\inst4|registers~2101_combout  & ((\inst4|registers~485_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~2101_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & \inst4|registers~421_regout ))))

	.dataa(\inst4|registers~2101_combout ),
	.datab(\inst4|registers~485_regout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~421_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2102_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2102 .lut_mask = 16'hDA8A;
defparam \inst4|registers~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneii_lcell_comb \inst4|registers~2103 (
// Equation(s):
// \inst4|registers~2103_combout  = (\inst4|registers~2100_combout  & (((\inst4|registers~2102_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))) # (!\inst4|registers~2100_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~2095_combout )))

	.dataa(\inst4|registers~2100_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~2095_combout ),
	.datad(\inst4|registers~2102_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2103_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2103 .lut_mask = 16'hEA62;
defparam \inst4|registers~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \inst4|data2[5]~26 (
// Equation(s):
// \inst4|data2[5]~26_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2093_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// ((\inst4|registers~2103_combout ))))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|registers~2093_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~2103_combout ),
	.cin(gnd),
	.combout(\inst4|data2[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[5]~26 .lut_mask = 16'hC5C0;
defparam \inst4|data2[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \inst30|out[5]~26 (
// Equation(s):
// \inst30|out[5]~26_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[5]~26_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[5]~26_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.cin(gnd),
	.combout(\inst30|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[5]~26 .lut_mask = 16'hFC0C;
defparam \inst30|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N17
cycloneii_lcell_ff \inst4|registers~165 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~165_regout ));

// Location: LCFF_X49_Y25_N19
cycloneii_lcell_ff \inst4|registers~229 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~229_regout ));

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \inst4|registers~2077 (
// Equation(s):
// \inst4|registers~2077_combout  = (\inst4|registers~2076_combout  & (((\inst4|registers~229_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~2076_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~165_regout )))

	.dataa(\inst4|registers~2076_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~165_regout ),
	.datad(\inst4|registers~229_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2077_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2077 .lut_mask = 16'hEA62;
defparam \inst4|registers~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N5
cycloneii_lcell_ff \inst4|registers~101 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~101_regout ));

// Location: LCFF_X52_Y28_N15
cycloneii_lcell_ff \inst4|registers~69 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~69_regout ));

// Location: LCCOMB_X52_Y28_N14
cycloneii_lcell_comb \inst4|registers~2079 (
// Equation(s):
// \inst4|registers~2079_combout  = (\inst4|registers~2078_combout  & ((\inst4|registers~101_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2078_combout  & (((\inst4|registers~69_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~2078_combout ),
	.datab(\inst4|registers~101_regout ),
	.datac(\inst4|registers~69_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2079_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2079 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \inst4|registers~2080 (
// Equation(s):
// \inst4|registers~2080_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2077_combout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & \inst4|registers~2079_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~2077_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|registers~2079_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2080_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2080 .lut_mask = 16'hADA8;
defparam \inst4|registers~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneii_lcell_comb \inst4|registers~2074 (
// Equation(s):
// \inst4|registers~2074_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~293_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~261_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~293_regout ),
	.datad(\inst4|registers~261_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2074_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2074 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N25
cycloneii_lcell_ff \inst4|registers~325 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~325_regout ));

// Location: LCCOMB_X54_Y32_N24
cycloneii_lcell_comb \inst4|registers~2075 (
// Equation(s):
// \inst4|registers~2075_combout  = (\inst4|registers~2074_combout  & ((\inst4|registers~357_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~2074_combout  & (((\inst4|registers~325_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~357_regout ),
	.datab(\inst4|registers~2074_combout ),
	.datac(\inst4|registers~325_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2075_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2075 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y25_N15
cycloneii_lcell_ff \inst4|registers~389 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~389_regout ));

// Location: LCFF_X53_Y25_N5
cycloneii_lcell_ff \inst4|registers~453 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[5]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~453_regout ));

// Location: LCCOMB_X53_Y25_N4
cycloneii_lcell_comb \inst4|registers~2081 (
// Equation(s):
// \inst4|registers~2081_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~453_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~389_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~389_regout ),
	.datac(\inst4|registers~453_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2081_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2081 .lut_mask = 16'hFA44;
defparam \inst4|registers~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \inst4|registers~2082 (
// Equation(s):
// \inst4|registers~2082_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2081_combout  & ((\inst4|registers~485_regout ))) # (!\inst4|registers~2081_combout  & (\inst4|registers~421_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~2081_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~2081_combout ),
	.datac(\inst4|registers~421_regout ),
	.datad(\inst4|registers~485_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2082_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2082 .lut_mask = 16'hEC64;
defparam \inst4|registers~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneii_lcell_comb \inst4|registers~2083 (
// Equation(s):
// \inst4|registers~2083_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2080_combout  & ((\inst4|registers~2082_combout ))) # (!\inst4|registers~2080_combout  & (\inst4|registers~2075_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2080_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~2080_combout ),
	.datac(\inst4|registers~2075_combout ),
	.datad(\inst4|registers~2082_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2083_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2083 .lut_mask = 16'hEC64;
defparam \inst4|registers~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \inst4|data1[5]~26 (
// Equation(s):
// \inst4|data1[5]~26_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~2073_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2083_combout  & !\inst4|Equal0~0_combout 
// ))))

	.dataa(\inst4|registers~2073_combout ),
	.datab(\inst4|registers~2083_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[5]~26 .lut_mask = 16'hAA0C;
defparam \inst4|data1[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneii_lcell_comb \inst6|Mux26~4 (
// Equation(s):
// \inst6|Mux26~4_combout  = (\inst6|Add0~10_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst6|Add0~10_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst36|OpULA [1]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~4 .lut_mask = 16'h0A2A;
defparam \inst6|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \inst6|Mux26~2 (
// Equation(s):
// \inst6|Mux26~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~10_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux26~4_combout ))))) # (!\inst6|Mux30~3_combout  & (!\inst6|Mux30~4_combout ))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~10_combout ),
	.datad(\inst6|Mux26~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~2 .lut_mask = 16'hB391;
defparam \inst6|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \inst6|Mux26~3 (
// Equation(s):
// \inst6|Mux26~3_combout  = (\inst6|Mux0~1_combout  & ((\inst30|out[5]~26_combout  & ((\inst4|data1[5]~26_combout ) # (!\inst6|Mux26~2_combout ))) # (!\inst30|out[5]~26_combout  & (\inst4|data1[5]~26_combout  & !\inst6|Mux26~2_combout )))) # 
// (!\inst6|Mux0~1_combout  & (((\inst6|Mux26~2_combout ))))

	.dataa(\inst6|Mux0~1_combout ),
	.datab(\inst30|out[5]~26_combout ),
	.datac(\inst4|data1[5]~26_combout ),
	.datad(\inst6|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst6|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux26~3 .lut_mask = 16'hD5A8;
defparam \inst6|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y25
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~28_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X17_Y27
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[3]~28_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 .lut_mask = 16'hD8AA;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneii_lcell_comb \inst3|out[3]~28 (
// Equation(s):
// \inst3|out[3]~28_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux28~3_combout )))

	.dataa(\inst36|MemparaReg~combout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.datac(vcc),
	.datad(\inst6|Mux28~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[3]~28 .lut_mask = 16'hDD88;
defparam \inst3|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N7
cycloneii_lcell_ff \inst4|registers~963 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~963_regout ));

// Location: LCCOMB_X50_Y32_N6
cycloneii_lcell_comb \inst4|registers~2165 (
// Equation(s):
// \inst4|registers~2165_combout  = (\inst4|registers~2164_combout  & (((\inst4|registers~963_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~2164_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~707_regout ))))

	.dataa(\inst4|registers~2164_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~963_regout ),
	.datad(\inst4|registers~707_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2165_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2165 .lut_mask = 16'hE6A2;
defparam \inst4|registers~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N3
cycloneii_lcell_ff \inst4|registers~995 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~995_regout ));

// Location: LCFF_X52_Y27_N1
cycloneii_lcell_ff \inst4|registers~611 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~611_regout ));

// Location: LCFF_X45_Y28_N5
cycloneii_lcell_ff \inst4|registers~739 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[3]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~739_regout ));

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \inst4|registers~2171 (
// Equation(s):
// \inst4|registers~2171_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~739_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~611_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~611_regout ),
	.datad(\inst4|registers~739_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2171_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2171 .lut_mask = 16'hBA98;
defparam \inst4|registers~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneii_lcell_comb \inst4|registers~2172 (
// Equation(s):
// \inst4|registers~2172_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~2171_combout  & ((\inst4|registers~995_regout ))) # (!\inst4|registers~2171_combout  & (\inst4|registers~867_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~2171_combout ))))

	.dataa(\inst4|registers~867_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~995_regout ),
	.datad(\inst4|registers~2171_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2172_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2172 .lut_mask = 16'hF388;
defparam \inst4|registers~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneii_lcell_comb \inst4|registers~2173 (
// Equation(s):
// \inst4|registers~2173_combout  = (\inst4|registers~2170_combout  & (((\inst4|registers~2172_combout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~2170_combout  & (\inst4|registers~2165_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))

	.dataa(\inst4|registers~2170_combout ),
	.datab(\inst4|registers~2165_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~2172_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2173_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2173 .lut_mask = 16'hEA4A;
defparam \inst4|registers~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \inst4|data2[3]~28 (
// Equation(s):
// \inst4|data2[3]~28_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~2173_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~2183_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\inst4|registers~2183_combout ),
	.datab(\inst4|Equal1~0_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|registers~2173_combout ),
	.cin(gnd),
	.combout(\inst4|data2[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[3]~28 .lut_mask = 16'hF202;
defparam \inst4|data2[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \inst30|out[3]~28 (
// Equation(s):
// \inst30|out[3]~28_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[3]~28_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[3]~28_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.cin(gnd),
	.combout(\inst30|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[3]~28 .lut_mask = 16'hFC0C;
defparam \inst30|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneii_lcell_comb \inst6|Mux28~4 (
// Equation(s):
// \inst6|Mux28~4_combout  = (\inst6|Add0~6_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datac(\inst6|Add0~6_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~4 .lut_mask = 16'h5070;
defparam \inst6|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \inst6|Mux28~2 (
// Equation(s):
// \inst6|Mux28~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~6_combout  & (\inst6|Mux30~3_combout ))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux28~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~6_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux28~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~2 .lut_mask = 16'hB383;
defparam \inst6|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \inst6|Mux28~3 (
// Equation(s):
// \inst6|Mux28~3_combout  = (\inst6|Mux28~2_combout  & (((\inst30|out[3]~28_combout  & \inst4|data1[3]~28_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux28~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[3]~28_combout ) # 
// (\inst4|data1[3]~28_combout ))))

	.dataa(\inst30|out[3]~28_combout ),
	.datab(\inst6|Mux28~2_combout ),
	.datac(\inst4|data1[3]~28_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux28~3 .lut_mask = 16'hB2CC;
defparam \inst6|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y34
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~29_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[2]~29_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA;
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 .lut_mask = 16'hFA0C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~58_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 .lut_mask = 16'hCFA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
cycloneii_lcell_comb \inst3|out[2]~29 (
// Equation(s):
// \inst3|out[2]~29_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux29~3_combout )))

	.dataa(vcc),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[2]~59_combout ),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux29~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[2]~29 .lut_mask = 16'hCFC0;
defparam \inst3|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N5
cycloneii_lcell_ff \inst4|registers~2 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~2_regout ));

// Location: LCFF_X52_Y28_N11
cycloneii_lcell_ff \inst4|registers~66 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~66_regout ));

// Location: LCCOMB_X52_Y28_N10
cycloneii_lcell_comb \inst4|registers~2198 (
// Equation(s):
// \inst4|registers~2198_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~66_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~2_regout ),
	.datac(\inst4|registers~66_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2198_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2198 .lut_mask = 16'hFA44;
defparam \inst4|registers~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N25
cycloneii_lcell_ff \inst4|registers~34 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~34_regout ));

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \inst4|registers~2199 (
// Equation(s):
// \inst4|registers~2199_combout  = (\inst4|registers~2198_combout  & ((\inst4|registers~98_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~2198_combout  & (((\inst4|registers~34_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~98_regout ),
	.datab(\inst4|registers~2198_combout ),
	.datac(\inst4|registers~34_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~2199_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2199 .lut_mask = 16'hB8CC;
defparam \inst4|registers~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y32_N15
cycloneii_lcell_ff \inst4|registers~290 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~290_regout ));

// Location: LCFF_X54_Y29_N1
cycloneii_lcell_ff \inst4|registers~258 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~258_regout ));

// Location: LCFF_X54_Y29_N7
cycloneii_lcell_ff \inst4|registers~322 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~322_regout ));

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \inst4|registers~2196 (
// Equation(s):
// \inst4|registers~2196_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~322_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~258_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~258_regout ),
	.datac(\inst4|registers~322_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2196_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2196 .lut_mask = 16'hFA44;
defparam \inst4|registers~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneii_lcell_comb \inst4|registers~2197 (
// Equation(s):
// \inst4|registers~2197_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2196_combout  & (\inst4|registers~354_regout )) # (!\inst4|registers~2196_combout  & ((\inst4|registers~290_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2196_combout ))))

	.dataa(\inst4|registers~354_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~290_regout ),
	.datad(\inst4|registers~2196_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2197_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2197 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneii_lcell_comb \inst4|registers~2200 (
// Equation(s):
// \inst4|registers~2200_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~2197_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~2199_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~2199_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datad(\inst4|registers~2197_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2200_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2200 .lut_mask = 16'hF4A4;
defparam \inst4|registers~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneii_lcell_comb \inst4|registers~2194 (
// Equation(s):
// \inst4|registers~2194_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~162_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~130_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~162_regout ),
	.datad(\inst4|registers~130_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2194_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2194 .lut_mask = 16'hD9C8;
defparam \inst4|registers~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N13
cycloneii_lcell_ff \inst4|registers~194 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~194_regout ));

// Location: LCCOMB_X48_Y31_N12
cycloneii_lcell_comb \inst4|registers~2195 (
// Equation(s):
// \inst4|registers~2195_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2194_combout  & ((\inst4|registers~226_regout ))) # (!\inst4|registers~2194_combout  & (\inst4|registers~194_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2194_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~2194_combout ),
	.datac(\inst4|registers~194_regout ),
	.datad(\inst4|registers~226_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2195_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2195 .lut_mask = 16'hEC64;
defparam \inst4|registers~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \inst4|registers~418 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~418_regout ));

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \inst4|registers~2201 (
// Equation(s):
// \inst4|registers~2201_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~418_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~386_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~386_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~418_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~2201_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2201 .lut_mask = 16'hCCE2;
defparam \inst4|registers~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N8
cycloneii_lcell_comb \inst4|registers~2202 (
// Equation(s):
// \inst4|registers~2202_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2201_combout  & (\inst4|registers~482_regout )) # (!\inst4|registers~2201_combout  & ((\inst4|registers~450_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~2201_combout ))))

	.dataa(\inst4|registers~482_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~450_regout ),
	.datad(\inst4|registers~2201_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2202_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2202 .lut_mask = 16'hBBC0;
defparam \inst4|registers~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
cycloneii_lcell_comb \inst4|registers~2203 (
// Equation(s):
// \inst4|registers~2203_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~2200_combout  & ((\inst4|registers~2202_combout ))) # (!\inst4|registers~2200_combout  & (\inst4|registers~2195_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~2200_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\inst4|registers~2200_combout ),
	.datac(\inst4|registers~2195_combout ),
	.datad(\inst4|registers~2202_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2203_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2203 .lut_mask = 16'hEC64;
defparam \inst4|registers~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N25
cycloneii_lcell_ff \inst4|registers~738 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~738_regout ));

// Location: LCFF_X44_Y27_N11
cycloneii_lcell_ff \inst4|registers~994 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~994_regout ));

// Location: LCCOMB_X44_Y27_N24
cycloneii_lcell_comb \inst4|registers~2192 (
// Equation(s):
// \inst4|registers~2192_combout  = (\inst4|registers~2191_combout  & (((\inst4|registers~994_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~2191_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~738_regout )))

	.dataa(\inst4|registers~2191_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~738_regout ),
	.datad(\inst4|registers~994_regout ),
	.cin(gnd),
	.combout(\inst4|registers~2192_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2192 .lut_mask = 16'hEA62;
defparam \inst4|registers~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N25
cycloneii_lcell_ff \inst4|registers~834 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[2]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~834_regout ));

// Location: LCCOMB_X45_Y30_N24
cycloneii_lcell_comb \inst4|registers~2187 (
// Equation(s):
// \inst4|registers~2187_combout  = (\inst4|registers~2186_combout  & ((\inst4|registers~962_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])))) # (!\inst4|registers~2186_combout  & (((\inst4|registers~834_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))))

	.dataa(\inst4|registers~2186_combout ),
	.datab(\inst4|registers~962_regout ),
	.datac(\inst4|registers~834_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.cin(gnd),
	.combout(\inst4|registers~2187_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2187 .lut_mask = 16'hD8AA;
defparam \inst4|registers~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N6
cycloneii_lcell_comb \inst4|registers~2190 (
// Equation(s):
// \inst4|registers~2190_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~2187_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~2189_combout ))))

	.dataa(\inst4|registers~2189_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|registers~2187_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2190_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2190 .lut_mask = 16'hF2C2;
defparam \inst4|registers~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
cycloneii_lcell_comb \inst4|registers~2193 (
// Equation(s):
// \inst4|registers~2193_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~2190_combout  & ((\inst4|registers~2192_combout ))) # (!\inst4|registers~2190_combout  & (\inst4|registers~2185_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~2190_combout ))))

	.dataa(\inst4|registers~2185_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~2192_combout ),
	.datad(\inst4|registers~2190_combout ),
	.cin(gnd),
	.combout(\inst4|registers~2193_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~2193 .lut_mask = 16'hF388;
defparam \inst4|registers~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
cycloneii_lcell_comb \inst4|data1[2]~29 (
// Equation(s):
// \inst4|data1[2]~29_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~2193_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|registers~2203_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~2203_combout ),
	.datac(\inst4|registers~2193_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[2]~29 .lut_mask = 16'hF044;
defparam \inst4|data1[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \inst6|Mux29~3 (
// Equation(s):
// \inst6|Mux29~3_combout  = (\inst6|Mux29~2_combout  & (((\inst4|data1[2]~29_combout  & \inst30|out[2]~29_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux29~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[2]~29_combout ) # 
// (\inst30|out[2]~29_combout ))))

	.dataa(\inst6|Mux29~2_combout ),
	.datab(\inst6|Mux0~1_combout ),
	.datac(\inst4|data1[2]~29_combout ),
	.datad(\inst30|out[2]~29_combout ),
	.cin(gnd),
	.combout(\inst6|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux29~3 .lut_mask = 16'hE662;
defparam \inst6|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~18_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y15
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~18_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y14
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[13]~18_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~36_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \inst3|out[13]~18 (
// Equation(s):
// \inst3|out[13]~18_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux18~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux18~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[13]~37_combout ),
	.cin(gnd),
	.combout(\inst3|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[13]~18 .lut_mask = 16'hFC30;
defparam \inst3|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N21
cycloneii_lcell_ff \inst4|registers~653 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~653_regout ));

// Location: LCCOMB_X42_Y27_N20
cycloneii_lcell_comb \inst4|registers~1749 (
// Equation(s):
// \inst4|registers~1749_combout  = (\inst4|registers~1748_combout  & (((\inst4|registers~909_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1748_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~653_regout )))

	.dataa(\inst4|registers~1748_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~653_regout ),
	.datad(\inst4|registers~909_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1749_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1749 .lut_mask = 16'hEA62;
defparam \inst4|registers~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N9
cycloneii_lcell_ff \inst4|registers~813 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[13]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~813_regout ));

// Location: LCCOMB_X42_Y33_N8
cycloneii_lcell_comb \inst4|registers~1747 (
// Equation(s):
// \inst4|registers~1747_combout  = (\inst4|registers~1746_combout  & (((\inst4|registers~941_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]))) # (!\inst4|registers~1746_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~813_regout )))

	.dataa(\inst4|registers~1746_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~813_regout ),
	.datad(\inst4|registers~941_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1747_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1747 .lut_mask = 16'hEA62;
defparam \inst4|registers~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \inst4|registers~1750 (
// Equation(s):
// \inst4|registers~1750_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1747_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1749_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1749_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1747_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1750_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1750 .lut_mask = 16'hF4A4;
defparam \inst4|registers~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneii_lcell_comb \inst4|registers~1745 (
// Equation(s):
// \inst4|registers~1745_combout  = (\inst4|registers~1744_combout  & ((\inst4|registers~973_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1744_combout  & (((\inst4|registers~717_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1744_combout ),
	.datab(\inst4|registers~973_regout ),
	.datac(\inst4|registers~717_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1745_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1745 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \inst4|registers~1753 (
// Equation(s):
// \inst4|registers~1753_combout  = (\inst4|registers~1750_combout  & ((\inst4|registers~1752_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1750_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & \inst4|registers~1745_combout ))))

	.dataa(\inst4|registers~1752_combout ),
	.datab(\inst4|registers~1750_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datad(\inst4|registers~1745_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1753_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1753 .lut_mask = 16'hBC8C;
defparam \inst4|registers~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \inst4|data1[13]~18 (
// Equation(s):
// \inst4|data1[13]~18_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1753_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1763_combout  & 
// ((!\inst4|Equal0~0_combout ))))

	.dataa(\inst4|registers~1763_combout ),
	.datab(\inst4|registers~1753_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[13]~18 .lut_mask = 16'hCC0A;
defparam \inst4|data1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneii_lcell_comb \inst6|Add0~28 (
// Equation(s):
// \inst6|Add0~28_combout  = ((\inst30|out[14]~17_combout  $ (\inst4|data1[14]~17_combout  $ (!\inst6|Add0~27 )))) # (GND)
// \inst6|Add0~29  = CARRY((\inst30|out[14]~17_combout  & ((\inst4|data1[14]~17_combout ) # (!\inst6|Add0~27 ))) # (!\inst30|out[14]~17_combout  & (\inst4|data1[14]~17_combout  & !\inst6|Add0~27 )))

	.dataa(\inst30|out[14]~17_combout ),
	.datab(\inst4|data1[14]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst6|Add0~27 ),
	.combout(\inst6|Add0~28_combout ),
	.cout(\inst6|Add0~29 ));
// synopsys translate_off
defparam \inst6|Add0~28 .lut_mask = 16'h698E;
defparam \inst6|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneii_lcell_comb \inst6|Mux17~4 (
// Equation(s):
// \inst6|Mux17~4_combout  = (\inst6|Add0~28_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~28_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~4 .lut_mask = 16'h444C;
defparam \inst6|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \inst6|Mux17~2 (
// Equation(s):
// \inst6|Mux17~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~28_combout  & ((\inst6|Mux30~3_combout )))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux17~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~28_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux17~4_combout ),
	.datad(\inst6|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst6|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~2 .lut_mask = 16'hB833;
defparam \inst6|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \inst6|Mux17~3 (
// Equation(s):
// \inst6|Mux17~3_combout  = (\inst6|Mux17~2_combout  & (((\inst30|out[14]~17_combout  & \inst4|data1[14]~17_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux17~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[14]~17_combout ) # 
// (\inst4|data1[14]~17_combout ))))

	.dataa(\inst30|out[14]~17_combout ),
	.datab(\inst6|Mux17~2_combout ),
	.datac(\inst4|data1[14]~17_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux17~3 .lut_mask = 16'hB2CC;
defparam \inst6|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y38
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~17_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 .lut_mask = 16'hCEC2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[14]~17_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~34_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 .lut_mask = 16'hBCB0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \inst3|out[14]~17 (
// Equation(s):
// \inst3|out[14]~17_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux17~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux17~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[14]~35_combout ),
	.cin(gnd),
	.combout(\inst3|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[14]~17 .lut_mask = 16'hFC30;
defparam \inst3|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \inst4|registers~430 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~430_regout ));

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \inst4|registers~1721 (
// Equation(s):
// \inst4|registers~1721_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~430_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~398_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~398_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~430_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1721_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1721 .lut_mask = 16'hCCE2;
defparam \inst4|registers~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \inst4|registers~1722 (
// Equation(s):
// \inst4|registers~1722_combout  = (\inst4|registers~1721_combout  & ((\inst4|registers~494_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\inst4|registers~1721_combout  & (((\inst4|registers~462_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\inst4|registers~494_regout ),
	.datab(\inst4|registers~1721_combout ),
	.datac(\inst4|registers~462_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1722_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1722 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \inst4|registers~206 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~206_regout ));

// Location: LCFF_X47_Y31_N21
cycloneii_lcell_ff \inst4|registers~174 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~174_regout ));

// Location: LCCOMB_X47_Y31_N20
cycloneii_lcell_comb \inst4|registers~1714 (
// Equation(s):
// \inst4|registers~1714_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~174_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~142_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~174_regout ),
	.datad(\inst4|registers~142_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1714_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1714 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \inst4|registers~1715 (
// Equation(s):
// \inst4|registers~1715_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1714_combout  & (\inst4|registers~238_regout )) # (!\inst4|registers~1714_combout  & ((\inst4|registers~206_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1714_combout ))))

	.dataa(\inst4|registers~238_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~206_regout ),
	.datad(\inst4|registers~1714_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1715_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1715 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \inst4|registers~1723 (
// Equation(s):
// \inst4|registers~1723_combout  = (\inst4|registers~1720_combout  & ((\inst4|registers~1722_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1720_combout  & (((\inst4|registers~1715_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1720_combout ),
	.datab(\inst4|registers~1722_combout ),
	.datac(\inst4|registers~1715_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1723_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1723 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N21
cycloneii_lcell_ff \inst4|registers~750 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~750_regout ));

// Location: LCCOMB_X44_Y27_N20
cycloneii_lcell_comb \inst4|registers~1712 (
// Equation(s):
// \inst4|registers~1712_combout  = (\inst4|registers~1711_combout  & (((\inst4|registers~1006_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1711_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~750_regout )))

	.dataa(\inst4|registers~1711_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~750_regout ),
	.datad(\inst4|registers~1006_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1712_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1712 .lut_mask = 16'hEA62;
defparam \inst4|registers~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneii_lcell_comb \inst4|registers~1705 (
// Equation(s):
// \inst4|registers~1705_combout  = (\inst4|registers~1704_combout  & ((\inst4|registers~942_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1704_combout  & (((\inst4|registers~686_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~1704_combout ),
	.datab(\inst4|registers~942_regout ),
	.datac(\inst4|registers~686_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1705_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1705 .lut_mask = 16'hD8AA;
defparam \inst4|registers~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N27
cycloneii_lcell_ff \inst4|registers~910 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~910_regout ));

// Location: LCFF_X42_Y28_N7
cycloneii_lcell_ff \inst4|registers~782 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2324_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~782_regout ));

// Location: LCFF_X42_Y27_N1
cycloneii_lcell_ff \inst4|registers~654 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~654_regout ));

// Location: LCFF_X42_Y27_N19
cycloneii_lcell_ff \inst4|registers~526 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2326_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~526_regout ));

// Location: LCCOMB_X42_Y27_N0
cycloneii_lcell_comb \inst4|registers~1708 (
// Equation(s):
// \inst4|registers~1708_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~654_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~526_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~654_regout ),
	.datad(\inst4|registers~526_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1708_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1708 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneii_lcell_comb \inst4|registers~1709 (
// Equation(s):
// \inst4|registers~1709_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1708_combout  & (\inst4|registers~910_regout )) # (!\inst4|registers~1708_combout  & ((\inst4|registers~782_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1708_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~910_regout ),
	.datac(\inst4|registers~782_regout ),
	.datad(\inst4|registers~1708_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1709_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1709 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N13
cycloneii_lcell_ff \inst4|registers~718 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~718_regout ));

// Location: LCFF_X45_Y24_N31
cycloneii_lcell_ff \inst4|registers~590 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~590_regout ));

// Location: LCCOMB_X45_Y24_N12
cycloneii_lcell_comb \inst4|registers~1706 (
// Equation(s):
// \inst4|registers~1706_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]) # ((\inst4|registers~718_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~590_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~718_regout ),
	.datad(\inst4|registers~590_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1706_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1706 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N17
cycloneii_lcell_ff \inst4|registers~846 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~846_regout ));

// Location: LCFF_X45_Y30_N3
cycloneii_lcell_ff \inst4|registers~974 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[14]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~974_regout ));

// Location: LCCOMB_X45_Y30_N16
cycloneii_lcell_comb \inst4|registers~1707 (
// Equation(s):
// \inst4|registers~1707_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1706_combout  & ((\inst4|registers~974_regout ))) # (!\inst4|registers~1706_combout  & (\inst4|registers~846_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1706_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1706_combout ),
	.datac(\inst4|registers~846_regout ),
	.datad(\inst4|registers~974_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1707_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1707 .lut_mask = 16'hEC64;
defparam \inst4|registers~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \inst4|registers~1710 (
// Equation(s):
// \inst4|registers~1710_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1707_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1709_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~1709_combout ),
	.datad(\inst4|registers~1707_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1710_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1710 .lut_mask = 16'hDC98;
defparam \inst4|registers~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneii_lcell_comb \inst4|registers~1713 (
// Equation(s):
// \inst4|registers~1713_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1710_combout  & (\inst4|registers~1712_combout )) # (!\inst4|registers~1710_combout  & ((\inst4|registers~1705_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1710_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~1712_combout ),
	.datac(\inst4|registers~1705_combout ),
	.datad(\inst4|registers~1710_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1713_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1713 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \inst4|data1[14]~17 (
// Equation(s):
// \inst4|data1[14]~17_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1713_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (\inst4|registers~1723_combout  & 
// (!\inst4|Equal0~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.datab(\inst4|registers~1723_combout ),
	.datac(\inst4|Equal0~0_combout ),
	.datad(\inst4|registers~1713_combout ),
	.cin(gnd),
	.combout(\inst4|data1[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[14]~17 .lut_mask = 16'hAE04;
defparam \inst4|data1[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneii_lcell_comb \inst6|Mux16~4 (
// Equation(s):
// \inst6|Mux16~4_combout  = (\inst6|Add0~30_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~30_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~4 .lut_mask = 16'h444C;
defparam \inst6|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \inst6|Mux16~2 (
// Equation(s):
// \inst6|Mux16~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~30_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux16~4_combout )))) # (!\inst6|Mux30~3_combout  & (!\inst6|Mux30~4_combout ))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux16~4_combout ),
	.datad(\inst6|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst6|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~2 .lut_mask = 16'hB931;
defparam \inst6|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \inst6|Mux16~3 (
// Equation(s):
// \inst6|Mux16~3_combout  = (\inst6|Mux16~2_combout  & (((\inst4|data1[15]~16_combout  & \inst30|out[15]~16_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux16~2_combout  & (\inst6|Mux0~1_combout  & ((\inst4|data1[15]~16_combout ) # 
// (\inst30|out[15]~16_combout ))))

	.dataa(\inst4|data1[15]~16_combout ),
	.datab(\inst6|Mux16~2_combout ),
	.datac(\inst30|out[15]~16_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux16~3 .lut_mask = 16'hB2CC;
defparam \inst6|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout  = (!\inst6|Mux17~3_combout  & !\inst6|Mux16~3_combout )

	.dataa(\inst6|Mux17~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst6|Mux16~3_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0 .lut_mask = 16'h0055;
defparam \inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y35
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~4_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~4_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y36
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~4_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y32
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode834w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[27]~4_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  & 
// (\inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~8_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 .lut_mask = 16'hE6C4;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneii_lcell_comb \inst3|out[27]~4 (
// Equation(s):
// \inst3|out[27]~4_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux4~3_combout ))

	.dataa(vcc),
	.datab(\inst36|MemparaReg~combout ),
	.datac(\inst6|Mux4~3_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[27]~9_combout ),
	.cin(gnd),
	.combout(\inst3|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[27]~4 .lut_mask = 16'hFC30;
defparam \inst3|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N17
cycloneii_lcell_ff \inst4|registers~155 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~155_regout ));

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \inst4|registers~1216 (
// Equation(s):
// \inst4|registers~1216_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~219_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~155_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~219_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~155_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1216_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1216 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N27
cycloneii_lcell_ff \inst4|registers~251 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~251_regout ));

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \inst4|registers~1217 (
// Equation(s):
// \inst4|registers~1217_combout  = (\inst4|registers~1216_combout  & (((\inst4|registers~251_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1216_combout  & (\inst4|registers~187_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~187_regout ),
	.datab(\inst4|registers~1216_combout ),
	.datac(\inst4|registers~251_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1217_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1217 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N25
cycloneii_lcell_ff \inst4|registers~27 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~27_regout ));

// Location: LCFF_X52_Y31_N17
cycloneii_lcell_ff \inst4|registers~59 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~59_regout ));

// Location: LCCOMB_X45_Y26_N24
cycloneii_lcell_comb \inst4|registers~1218 (
// Equation(s):
// \inst4|registers~1218_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]) # ((\inst4|registers~59_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~27_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~27_regout ),
	.datad(\inst4|registers~59_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1218_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1218 .lut_mask = 16'hBA98;
defparam \inst4|registers~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N29
cycloneii_lcell_ff \inst4|registers~123 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~123_regout ));

// Location: LCFF_X50_Y29_N11
cycloneii_lcell_ff \inst4|registers~91 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~91_regout ));

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \inst4|registers~1219 (
// Equation(s):
// \inst4|registers~1219_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1218_combout  & (\inst4|registers~123_regout )) # (!\inst4|registers~1218_combout  & ((\inst4|registers~91_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1218_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1218_combout ),
	.datac(\inst4|registers~123_regout ),
	.datad(\inst4|registers~91_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1219_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1219 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneii_lcell_comb \inst4|registers~1220 (
// Equation(s):
// \inst4|registers~1220_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1217_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1219_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1217_combout ),
	.datad(\inst4|registers~1219_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1220_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1220 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N23
cycloneii_lcell_ff \inst4|registers~379 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~379_regout ));

// Location: LCFF_X54_Y32_N29
cycloneii_lcell_ff \inst4|registers~347 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~347_regout ));

// Location: LCCOMB_X54_Y32_N22
cycloneii_lcell_comb \inst4|registers~1215 (
// Equation(s):
// \inst4|registers~1215_combout  = (\inst4|registers~1214_combout  & (((\inst4|registers~379_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1214_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~347_regout ))))

	.dataa(\inst4|registers~1214_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~379_regout ),
	.datad(\inst4|registers~347_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1215_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1215 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y33_N29
cycloneii_lcell_ff \inst4|registers~475 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~475_regout ));

// Location: LCFF_X52_Y33_N23
cycloneii_lcell_ff \inst4|registers~411 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2352_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~411_regout ));

// Location: LCCOMB_X52_Y33_N22
cycloneii_lcell_comb \inst4|registers~1221 (
// Equation(s):
// \inst4|registers~1221_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~475_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~411_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~475_regout ),
	.datac(\inst4|registers~411_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1221_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1221 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N19
cycloneii_lcell_ff \inst4|registers~507 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~507_regout ));

// Location: LCCOMB_X51_Y33_N18
cycloneii_lcell_comb \inst4|registers~1222 (
// Equation(s):
// \inst4|registers~1222_combout  = (\inst4|registers~1221_combout  & (((\inst4|registers~507_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\inst4|registers~1221_combout  & (\inst4|registers~443_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]))))

	.dataa(\inst4|registers~443_regout ),
	.datab(\inst4|registers~1221_combout ),
	.datac(\inst4|registers~507_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1222_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1222 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneii_lcell_comb \inst4|registers~1223 (
// Equation(s):
// \inst4|registers~1223_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1220_combout  & ((\inst4|registers~1222_combout ))) # (!\inst4|registers~1220_combout  & (\inst4|registers~1215_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1220_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1220_combout ),
	.datac(\inst4|registers~1215_combout ),
	.datad(\inst4|registers~1222_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1223_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1223 .lut_mask = 16'hEC64;
defparam \inst4|registers~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneii_lcell_comb \inst4|registers~1212 (
// Equation(s):
// \inst4|registers~1212_combout  = (\inst4|registers~1211_combout  & (((\inst4|registers~1019_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1211_combout  & (\inst4|registers~891_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~1211_combout ),
	.datab(\inst4|registers~891_regout ),
	.datac(\inst4|registers~1019_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1212_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1212 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N3
cycloneii_lcell_ff \inst4|registers~987 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~987_regout ));

// Location: LCFF_X49_Y32_N13
cycloneii_lcell_ff \inst4|registers~603 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~603_regout ));

// Location: LCFF_X49_Y32_N3
cycloneii_lcell_ff \inst4|registers~859 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[27]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~859_regout ));

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \inst4|registers~1204 (
// Equation(s):
// \inst4|registers~1204_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~859_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~603_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~603_regout ),
	.datad(\inst4|registers~859_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1204_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1204 .lut_mask = 16'hDC98;
defparam \inst4|registers~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneii_lcell_comb \inst4|registers~1205 (
// Equation(s):
// \inst4|registers~1205_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1204_combout  & ((\inst4|registers~987_regout ))) # (!\inst4|registers~1204_combout  & (\inst4|registers~731_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1204_combout ))))

	.dataa(\inst4|registers~731_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~987_regout ),
	.datad(\inst4|registers~1204_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1205_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1205 .lut_mask = 16'hF388;
defparam \inst4|registers~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \inst4|registers~1213 (
// Equation(s):
// \inst4|registers~1213_combout  = (\inst4|registers~1210_combout  & ((\inst4|registers~1212_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1210_combout  & 
// (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & \inst4|registers~1205_combout ))))

	.dataa(\inst4|registers~1210_combout ),
	.datab(\inst4|registers~1212_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datad(\inst4|registers~1205_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1213_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1213 .lut_mask = 16'hDA8A;
defparam \inst4|registers~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \inst4|data2[27]~4 (
// Equation(s):
// \inst4|data2[27]~4_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1213_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (!\inst4|Equal1~0_combout  & 
// (\inst4|registers~1223_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|registers~1223_combout ),
	.datac(\inst4|registers~1213_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.cin(gnd),
	.combout(\inst4|data2[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[27]~4 .lut_mask = 16'hF044;
defparam \inst4|data2[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \inst30|out[27]~4 (
// Equation(s):
// \inst30|out[27]~4_combout  = (\inst36|OrigUla~combout  & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))) # (!\inst36|OrigUla~combout  & (\inst4|data2[27]~4_combout ))

	.dataa(vcc),
	.datab(\inst4|data2[27]~4_combout ),
	.datac(\inst36|OrigUla~combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(gnd),
	.combout(\inst30|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|out[27]~4 .lut_mask = 16'hFC0C;
defparam \inst30|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneii_lcell_comb \inst8~1 (
// Equation(s):
// \inst8~1_combout  = (\inst6|Add1~52_combout ) # ((\inst6|Add1~54_combout ) # ((\inst6|Add1~56_combout ) # (\inst6|Add1~50_combout )))

	.dataa(\inst6|Add1~52_combout ),
	.datab(\inst6|Add1~54_combout ),
	.datac(\inst6|Add1~56_combout ),
	.datad(\inst6|Add1~50_combout ),
	.cin(gnd),
	.combout(\inst8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~1 .lut_mask = 16'hFFFE;
defparam \inst8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneii_lcell_comb \inst8~2 (
// Equation(s):
// \inst8~2_combout  = (\inst6|Add1~42_combout ) # (\inst6|Add1~44_combout )

	.dataa(vcc),
	.datab(\inst6|Add1~42_combout ),
	.datac(\inst6|Add1~44_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~2 .lut_mask = 16'hFCFC;
defparam \inst8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneii_lcell_comb \inst8~4 (
// Equation(s):
// \inst8~4_combout  = (\inst8~3_combout ) # ((\inst6|Add1~48_combout ) # ((\inst6|Add1~46_combout ) # (\inst8~2_combout )))

	.dataa(\inst8~3_combout ),
	.datab(\inst6|Add1~48_combout ),
	.datac(\inst6|Add1~46_combout ),
	.datad(\inst8~2_combout ),
	.cin(gnd),
	.combout(\inst8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~4 .lut_mask = 16'hFFFE;
defparam \inst8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneii_lcell_comb \inst8~6 (
// Equation(s):
// \inst8~6_combout  = (\inst6|Add1~24_combout ) # ((\inst6|Add1~20_combout ) # ((\inst6|Add1~18_combout ) # (\inst6|Add1~22_combout )))

	.dataa(\inst6|Add1~24_combout ),
	.datab(\inst6|Add1~20_combout ),
	.datac(\inst6|Add1~18_combout ),
	.datad(\inst6|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~6 .lut_mask = 16'hFFFE;
defparam \inst8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \inst8~5 (
// Equation(s):
// \inst8~5_combout  = (\inst6|Add1~28_combout ) # ((\inst6|Add1~30_combout ) # ((\inst6|Add1~26_combout ) # (\inst6|Add1~32_combout )))

	.dataa(\inst6|Add1~28_combout ),
	.datab(\inst6|Add1~30_combout ),
	.datac(\inst6|Add1~26_combout ),
	.datad(\inst6|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~5 .lut_mask = 16'hFFFE;
defparam \inst8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneii_lcell_comb \inst8~8 (
// Equation(s):
// \inst8~8_combout  = (\inst6|Add1~4_combout ) # ((\inst6|Add1~8_combout ) # ((\inst6|Add1~2_combout ) # (\inst6|Add1~6_combout )))

	.dataa(\inst6|Add1~4_combout ),
	.datab(\inst6|Add1~8_combout ),
	.datac(\inst6|Add1~2_combout ),
	.datad(\inst6|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~8 .lut_mask = 16'hFFFE;
defparam \inst8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneii_lcell_comb \inst8~7 (
// Equation(s):
// \inst8~7_combout  = (\inst6|Add1~12_combout ) # (\inst6|Add1~10_combout )

	.dataa(vcc),
	.datab(\inst6|Add1~12_combout ),
	.datac(\inst6|Add1~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~7 .lut_mask = 16'hFCFC;
defparam \inst8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneii_lcell_comb \inst8~9 (
// Equation(s):
// \inst8~9_combout  = (\inst6|Add1~14_combout ) # ((\inst8~8_combout ) # ((\inst8~7_combout ) # (\inst6|Add1~16_combout )))

	.dataa(\inst6|Add1~14_combout ),
	.datab(\inst8~8_combout ),
	.datac(\inst8~7_combout ),
	.datad(\inst6|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~9 .lut_mask = 16'hFFFE;
defparam \inst8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneii_lcell_comb \inst8~10 (
// Equation(s):
// \inst8~10_combout  = (\inst6|Add1~0_combout ) # ((\inst8~6_combout ) # ((\inst8~5_combout ) # (\inst8~9_combout )))

	.dataa(\inst6|Add1~0_combout ),
	.datab(\inst8~6_combout ),
	.datac(\inst8~5_combout ),
	.datad(\inst8~9_combout ),
	.cin(gnd),
	.combout(\inst8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~10 .lut_mask = 16'hFFFE;
defparam \inst8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneii_lcell_comb \inst8~11 (
// Equation(s):
// \inst8~11_combout  = (\inst8~0_combout ) # ((\inst8~1_combout ) # ((\inst8~4_combout ) # (\inst8~10_combout )))

	.dataa(\inst8~0_combout ),
	.datab(\inst8~1_combout ),
	.datac(\inst8~4_combout ),
	.datad(\inst8~10_combout ),
	.cin(gnd),
	.combout(\inst8~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8~11 .lut_mask = 16'hFFFE;
defparam \inst8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneii_lcell_comb \inst9|out[2]~31 (
// Equation(s):
// \inst9|out[2]~31_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~0_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~0_combout )))

	.dataa(\inst12|inst|Add0~0_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst9|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[2]~31 .lut_mask = 16'hBB88;
defparam \inst9|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N7
cycloneii_lcell_ff \inst24|PC[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[2]~31_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [2]));

// Location: LCCOMB_X49_Y24_N26
cycloneii_lcell_comb \inst36|Decoder0~1 (
// Equation(s):
// \inst36|Decoder0~1_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [29] & \inst36|Decoder0~0_combout )

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.datab(vcc),
	.datac(\inst36|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst36|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|Decoder0~1 .lut_mask = 16'h5050;
defparam \inst36|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneii_lcell_comb \inst36|WideOr6~1 (
// Equation(s):
// \inst36|WideOr6~1_combout  = (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [30] & ((\inst36|Decoder0~1_combout ) # ((!\inst36|WideOr6~0_combout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]))))

	.dataa(\inst36|WideOr6~0_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.datad(\inst36|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst36|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|WideOr6~1 .lut_mask = 16'h0F01;
defparam \inst36|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneii_lcell_comb \inst36|EscreveReg (
// Equation(s):
// \inst36|EscreveReg~combout  = (GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & (\inst36|WideOr6~1_combout )) # (!GLOBAL(\inst36|WideOr0~1clkctrl_outclk ) & ((\inst36|EscreveReg~combout )))

	.dataa(vcc),
	.datab(\inst36|WideOr6~1_combout ),
	.datac(\inst36|WideOr0~1clkctrl_outclk ),
	.datad(\inst36|EscreveReg~combout ),
	.cin(gnd),
	.combout(\inst36|EscreveReg~combout ),
	.cout());
// synopsys translate_off
defparam \inst36|EscreveReg .lut_mask = 16'hCFC0;
defparam \inst36|EscreveReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneii_lcell_comb \inst6|Mux12~4 (
// Equation(s):
// \inst6|Mux12~4_combout  = (\inst6|Add0~38_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~38_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~4 .lut_mask = 16'h444C;
defparam \inst6|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneii_lcell_comb \inst6|Mux12~2 (
// Equation(s):
// \inst6|Mux12~2_combout  = (\inst6|Mux30~4_combout  & (\inst6|Add1~38_combout  & (\inst6|Mux30~3_combout ))) # (!\inst6|Mux30~4_combout  & (((\inst6|Mux12~4_combout ) # (!\inst6|Mux30~3_combout ))))

	.dataa(\inst6|Add1~38_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Mux30~3_combout ),
	.datad(\inst6|Mux12~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~2 .lut_mask = 16'hB383;
defparam \inst6|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N7
cycloneii_lcell_ff \inst4|registers~435 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2350_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~435_regout ));

// Location: LCFF_X56_Y27_N13
cycloneii_lcell_ff \inst4|registers~499 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[19]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~499_regout ));

// Location: LCCOMB_X50_Y31_N6
cycloneii_lcell_comb \inst4|registers~1522 (
// Equation(s):
// \inst4|registers~1522_combout  = (\inst4|registers~1521_combout  & (((\inst4|registers~499_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))) # (!\inst4|registers~1521_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~435_regout )))

	.dataa(\inst4|registers~1521_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~435_regout ),
	.datad(\inst4|registers~499_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1522_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1522 .lut_mask = 16'hEA62;
defparam \inst4|registers~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N29
cycloneii_lcell_ff \inst4|registers~179 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~179_regout ));

// Location: LCFF_X49_Y31_N9
cycloneii_lcell_ff \inst4|registers~211 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~211_regout ));

// Location: LCFF_X49_Y31_N19
cycloneii_lcell_ff \inst4|registers~147 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~147_regout ));

// Location: LCCOMB_X49_Y31_N8
cycloneii_lcell_comb \inst4|registers~1516 (
// Equation(s):
// \inst4|registers~1516_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~211_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~147_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~211_regout ),
	.datad(\inst4|registers~147_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1516_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1516 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneii_lcell_comb \inst4|registers~1517 (
// Equation(s):
// \inst4|registers~1517_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1516_combout  & (\inst4|registers~243_regout )) # (!\inst4|registers~1516_combout  & ((\inst4|registers~179_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1516_combout ))))

	.dataa(\inst4|registers~243_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~179_regout ),
	.datad(\inst4|registers~1516_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1517_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1517 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N27
cycloneii_lcell_ff \inst4|registers~83 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~83_regout ));

// Location: LCFF_X53_Y28_N9
cycloneii_lcell_ff \inst4|registers~51 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~51_regout ));

// Location: LCFF_X54_Y28_N21
cycloneii_lcell_ff \inst4|registers~19 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~19_regout ));

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \inst4|registers~1518 (
// Equation(s):
// \inst4|registers~1518_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~51_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~19_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~51_regout ),
	.datad(\inst4|registers~19_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1518_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1518 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \inst4|registers~1519 (
// Equation(s):
// \inst4|registers~1519_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1518_combout  & (\inst4|registers~115_regout )) # (!\inst4|registers~1518_combout  & ((\inst4|registers~83_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1518_combout ))))

	.dataa(\inst4|registers~115_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~83_regout ),
	.datad(\inst4|registers~1518_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1519_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1519 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneii_lcell_comb \inst4|registers~1520 (
// Equation(s):
// \inst4|registers~1520_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1517_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1519_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1517_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datad(\inst4|registers~1519_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1520_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1520 .lut_mask = 16'hE5E0;
defparam \inst4|registers~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N31
cycloneii_lcell_ff \inst4|registers~275 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2340_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~275_regout ));

// Location: LCFF_X53_Y31_N5
cycloneii_lcell_ff \inst4|registers~307 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~307_regout ));

// Location: LCCOMB_X53_Y31_N4
cycloneii_lcell_comb \inst4|registers~1514 (
// Equation(s):
// \inst4|registers~1514_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~307_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~275_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~275_regout ),
	.datac(\inst4|registers~307_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1514_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1514 .lut_mask = 16'hFA44;
defparam \inst4|registers~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N17
cycloneii_lcell_ff \inst4|registers~339 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~339_regout ));

// Location: LCFF_X54_Y32_N27
cycloneii_lcell_ff \inst4|registers~371 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2341_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~371_regout ));

// Location: LCCOMB_X54_Y32_N16
cycloneii_lcell_comb \inst4|registers~1515 (
// Equation(s):
// \inst4|registers~1515_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1514_combout  & ((\inst4|registers~371_regout ))) # (!\inst4|registers~1514_combout  & (\inst4|registers~339_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1514_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~1514_combout ),
	.datac(\inst4|registers~339_regout ),
	.datad(\inst4|registers~371_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1515_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1515 .lut_mask = 16'hEC64;
defparam \inst4|registers~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \inst4|registers~1523 (
// Equation(s):
// \inst4|registers~1523_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1520_combout  & (\inst4|registers~1522_combout )) # (!\inst4|registers~1520_combout  & ((\inst4|registers~1515_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~1520_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1522_combout ),
	.datac(\inst4|registers~1520_combout ),
	.datad(\inst4|registers~1515_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1523_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1523 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N5
cycloneii_lcell_ff \inst4|registers~659 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2322_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~659_regout ));

// Location: LCFF_X42_Y29_N7
cycloneii_lcell_ff \inst4|registers~915 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~915_regout ));

// Location: LCCOMB_X42_Y29_N4
cycloneii_lcell_comb \inst4|registers~1509 (
// Equation(s):
// \inst4|registers~1509_combout  = (\inst4|registers~1508_combout  & (((\inst4|registers~915_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))) # (!\inst4|registers~1508_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~659_regout )))

	.dataa(\inst4|registers~1508_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~659_regout ),
	.datad(\inst4|registers~915_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1509_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1509 .lut_mask = 16'hEA62;
defparam \inst4|registers~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \inst4|registers~1510 (
// Equation(s):
// \inst4|registers~1510_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~1507_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1509_combout )))))

	.dataa(\inst4|registers~1507_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datad(\inst4|registers~1509_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1510_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1510 .lut_mask = 16'hE3E0;
defparam \inst4|registers~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N13
cycloneii_lcell_ff \inst4|registers~851 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~851_regout ));

// Location: LCFF_X51_Y23_N31
cycloneii_lcell_ff \inst4|registers~595 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~595_regout ));

// Location: LCCOMB_X51_Y23_N12
cycloneii_lcell_comb \inst4|registers~1504 (
// Equation(s):
// \inst4|registers~1504_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24])) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~851_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~595_regout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~851_regout ),
	.datad(\inst4|registers~595_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1504_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1504 .lut_mask = 16'hD9C8;
defparam \inst4|registers~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N9
cycloneii_lcell_ff \inst4|registers~723 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~723_regout ));

// Location: LCCOMB_X50_Y23_N8
cycloneii_lcell_comb \inst4|registers~1505 (
// Equation(s):
// \inst4|registers~1505_combout  = (\inst4|registers~1504_combout  & ((\inst4|registers~979_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1504_combout  & (((\inst4|registers~723_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~979_regout ),
	.datab(\inst4|registers~1504_combout ),
	.datac(\inst4|registers~723_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1505_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1505 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \inst4|registers~1513 (
// Equation(s):
// \inst4|registers~1513_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1510_combout  & (\inst4|registers~1512_combout )) # (!\inst4|registers~1510_combout  & ((\inst4|registers~1505_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1510_combout ))))

	.dataa(\inst4|registers~1512_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datac(\inst4|registers~1510_combout ),
	.datad(\inst4|registers~1505_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1513_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1513 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \inst4|data1[19]~12 (
// Equation(s):
// \inst4|data1[19]~12_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1513_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// (\inst4|registers~1523_combout )))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1523_combout ),
	.datac(\inst4|registers~1513_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[19]~12 .lut_mask = 16'hF044;
defparam \inst4|data1[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneii_lcell_comb \inst6|Mux12~3 (
// Equation(s):
// \inst6|Mux12~3_combout  = (\inst6|Mux12~2_combout  & (((\inst30|out[19]~12_combout  & \inst4|data1[19]~12_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux12~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[19]~12_combout ) # 
// (\inst4|data1[19]~12_combout ))))

	.dataa(\inst30|out[19]~12_combout ),
	.datab(\inst6|Mux12~2_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[19]~12_combout ),
	.cin(gnd),
	.combout(\inst6|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux12~3 .lut_mask = 16'hBC2C;
defparam \inst6|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N11
cycloneii_lcell_ff \inst4|registers~627 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~627_regout ));

// Location: LCCOMB_X45_Y27_N10
cycloneii_lcell_comb \inst4|registers~1531 (
// Equation(s):
// \inst4|registers~1531_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~755_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~627_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~755_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~627_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1531_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1531 .lut_mask = 16'hCCB8;
defparam \inst4|registers~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N27
cycloneii_lcell_ff \inst4|registers~1011 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~1011_regout ));

// Location: LCFF_X43_Y27_N7
cycloneii_lcell_ff \inst4|registers~883 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~883_regout ));

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \inst4|registers~1532 (
// Equation(s):
// \inst4|registers~1532_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1531_combout  & (\inst4|registers~1011_regout )) # (!\inst4|registers~1531_combout  & ((\inst4|registers~883_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~1531_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\inst4|registers~1531_combout ),
	.datac(\inst4|registers~1011_regout ),
	.datad(\inst4|registers~883_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1532_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1532 .lut_mask = 16'hE6C4;
defparam \inst4|registers~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N5
cycloneii_lcell_ff \inst4|registers~691 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~691_regout ));

// Location: LCFF_X48_Y23_N31
cycloneii_lcell_ff \inst4|registers~563 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~563_regout ));

// Location: LCCOMB_X48_Y23_N30
cycloneii_lcell_comb \inst4|registers~1526 (
// Equation(s):
// \inst4|registers~1526_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~691_regout ) # ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~563_regout  & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~691_regout ),
	.datac(\inst4|registers~563_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1526_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1526 .lut_mask = 16'hAAD8;
defparam \inst4|registers~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N19
cycloneii_lcell_ff \inst4|registers~947 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~947_regout ));

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \inst4|registers~1527 (
// Equation(s):
// \inst4|registers~1527_combout  = (\inst4|registers~1526_combout  & (((\inst4|registers~947_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19])))) # (!\inst4|registers~1526_combout  & (\inst4|registers~819_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]))))

	.dataa(\inst4|registers~819_regout ),
	.datab(\inst4|registers~1526_combout ),
	.datac(\inst4|registers~947_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.cin(gnd),
	.combout(\inst4|registers~1527_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1527 .lut_mask = 16'hE2CC;
defparam \inst4|registers~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneii_lcell_comb \inst4|registers~1529 (
// Equation(s):
// \inst4|registers~1529_combout  = (\inst4|registers~1528_combout  & (((\inst4|registers~915_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18])))) # (!\inst4|registers~1528_combout  & (\inst4|registers~659_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))))

	.dataa(\inst4|registers~1528_combout ),
	.datab(\inst4|registers~659_regout ),
	.datac(\inst4|registers~915_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.cin(gnd),
	.combout(\inst4|registers~1529_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1529 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \inst4|registers~1530 (
// Equation(s):
// \inst4|registers~1530_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (\inst4|registers~1527_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1529_combout )))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1527_combout ),
	.datac(\inst4|registers~1529_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.cin(gnd),
	.combout(\inst4|registers~1530_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1530 .lut_mask = 16'hEE50;
defparam \inst4|registers~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y23_N3
cycloneii_lcell_ff \inst4|registers~979 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[19]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~979_regout ));

// Location: LCCOMB_X51_Y23_N30
cycloneii_lcell_comb \inst4|registers~1524 (
// Equation(s):
// \inst4|registers~1524_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]) # ((\inst4|registers~851_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~595_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~595_regout ),
	.datad(\inst4|registers~851_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1524_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1524 .lut_mask = 16'hBA98;
defparam \inst4|registers~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneii_lcell_comb \inst4|registers~1525 (
// Equation(s):
// \inst4|registers~1525_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~1524_combout  & ((\inst4|registers~979_regout ))) # (!\inst4|registers~1524_combout  & (\inst4|registers~723_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (((\inst4|registers~1524_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\inst4|registers~723_regout ),
	.datac(\inst4|registers~979_regout ),
	.datad(\inst4|registers~1524_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1525_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1525 .lut_mask = 16'hF588;
defparam \inst4|registers~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \inst4|registers~1533 (
// Equation(s):
// \inst4|registers~1533_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~1530_combout  & (\inst4|registers~1532_combout )) # (!\inst4|registers~1530_combout  & ((\inst4|registers~1525_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\inst4|registers~1530_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datab(\inst4|registers~1532_combout ),
	.datac(\inst4|registers~1530_combout ),
	.datad(\inst4|registers~1525_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1533_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1533 .lut_mask = 16'hDAD0;
defparam \inst4|registers~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneii_lcell_comb \inst4|data2[19]~12 (
// Equation(s):
// \inst4|data2[19]~12_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1533_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1543_combout  & 
// ((!\inst4|Equal1~0_combout ))))

	.dataa(\inst4|registers~1543_combout ),
	.datab(\inst4|registers~1533_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datad(\inst4|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst4|data2[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[19]~12 .lut_mask = 16'hC0CA;
defparam \inst4|data2[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y43
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode842w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~1_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~12_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 .lut_mask = 16'hF2C2;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y47
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[19]~12_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout  = (\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~24_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 .lut_mask = 16'hE2CC;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \inst3|out[19]~12 (
// Equation(s):
// \inst3|out[19]~12_combout  = (\inst36|MemparaReg~combout  & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ))) # (!\inst36|MemparaReg~combout  & (\inst6|Mux12~3_combout ))

	.dataa(\inst6|Mux12~3_combout ),
	.datab(vcc),
	.datac(\inst2|altsyncram_component|auto_generated|mux2|result_node[19]~25_combout ),
	.datad(\inst36|MemparaReg~combout ),
	.cin(gnd),
	.combout(\inst3|out[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[19]~12 .lut_mask = 16'hF0AA;
defparam \inst3|out[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N29
cycloneii_lcell_ff \inst4|registers~232 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~232_regout ));

// Location: LCFF_X47_Y32_N25
cycloneii_lcell_ff \inst4|registers~200 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2343_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~200_regout ));

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \inst4|registers~1975 (
// Equation(s):
// \inst4|registers~1975_combout  = (\inst4|registers~1974_combout  & (((\inst4|registers~232_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))) # (!\inst4|registers~1974_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & ((\inst4|registers~200_regout ))))

	.dataa(\inst4|registers~1974_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\inst4|registers~232_regout ),
	.datad(\inst4|registers~200_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1975_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1975 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N23
cycloneii_lcell_ff \inst4|registers~456 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2351_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~456_regout ));

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \inst4|registers~488 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst3|out[8]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|registers~2353_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~488_regout ));

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \inst4|registers~1982 (
// Equation(s):
// \inst4|registers~1982_combout  = (\inst4|registers~1981_combout  & (((\inst4|registers~488_regout ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17])))) # (!\inst4|registers~1981_combout  & (\inst4|registers~456_regout  & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]))))

	.dataa(\inst4|registers~1981_combout ),
	.datab(\inst4|registers~456_regout ),
	.datac(\inst4|registers~488_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.cin(gnd),
	.combout(\inst4|registers~1982_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1982 .lut_mask = 16'hE4AA;
defparam \inst4|registers~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \inst4|registers~1983 (
// Equation(s):
// \inst4|registers~1983_combout  = (\inst4|registers~1980_combout  & (((\inst4|registers~1982_combout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1980_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (\inst4|registers~1975_combout )))

	.dataa(\inst4|registers~1980_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~1975_combout ),
	.datad(\inst4|registers~1982_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1983_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1983 .lut_mask = 16'hEA62;
defparam \inst4|registers~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N29
cycloneii_lcell_ff \inst4|registers~968 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2312_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~968_regout ));

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \inst4|registers~584 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2310_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~584_regout ));

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \inst4|registers~712 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2306_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~712_regout ));

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \inst4|registers~1966 (
// Equation(s):
// \inst4|registers~1966_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]) # ((\inst4|registers~712_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (\inst4|registers~584_regout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~584_regout ),
	.datad(\inst4|registers~712_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1966_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1966 .lut_mask = 16'hBA98;
defparam \inst4|registers~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \inst4|registers~1967 (
// Equation(s):
// \inst4|registers~1967_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & ((\inst4|registers~1966_combout  & ((\inst4|registers~968_regout ))) # (!\inst4|registers~1966_combout  & (\inst4|registers~840_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [19] & (((\inst4|registers~1966_combout ))))

	.dataa(\inst4|registers~840_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.datac(\inst4|registers~968_regout ),
	.datad(\inst4|registers~1966_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1967_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1967 .lut_mask = 16'hF388;
defparam \inst4|registers~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \inst4|registers~1970 (
// Equation(s):
// \inst4|registers~1970_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]) # (\inst4|registers~1967_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [17] & (\inst4|registers~1969_combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16])))

	.dataa(\inst4|registers~1969_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datad(\inst4|registers~1967_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1970_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1970 .lut_mask = 16'hCEC2;
defparam \inst4|registers~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \inst4|registers~936 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2320_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~936_regout ));

// Location: LCFF_X43_Y33_N23
cycloneii_lcell_ff \inst4|registers~680 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2316_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~680_regout ));

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \inst4|registers~1965 (
// Equation(s):
// \inst4|registers~1965_combout  = (\inst4|registers~1964_combout  & (((\inst4|registers~936_regout )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]))) # (!\inst4|registers~1964_combout  & 
// (\50|altsyncram_component|auto_generated|altsyncram1|q_a [18] & ((\inst4|registers~680_regout ))))

	.dataa(\inst4|registers~1964_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.datac(\inst4|registers~936_regout ),
	.datad(\inst4|registers~680_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1965_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1965 .lut_mask = 16'hE6A2;
defparam \inst4|registers~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \inst4|registers~1973 (
// Equation(s):
// \inst4|registers~1973_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & ((\inst4|registers~1970_combout  & (\inst4|registers~1972_combout )) # (!\inst4|registers~1970_combout  & ((\inst4|registers~1965_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [16] & (((\inst4|registers~1970_combout ))))

	.dataa(\inst4|registers~1972_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.datac(\inst4|registers~1970_combout ),
	.datad(\inst4|registers~1965_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1973_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1973 .lut_mask = 16'hBCB0;
defparam \inst4|registers~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \inst4|data2[8]~23 (
// Equation(s):
// \inst4|data2[8]~23_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (((\inst4|registers~1973_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20] & (\inst4|registers~1983_combout  & 
// (!\inst4|Equal1~0_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datab(\inst4|registers~1983_combout ),
	.datac(\inst4|Equal1~0_combout ),
	.datad(\inst4|registers~1973_combout ),
	.cin(gnd),
	.combout(\inst4|data2[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data2[8]~23 .lut_mask = 16'hAE04;
defparam \inst4|data2[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y9
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode850w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode834w[2]~2_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~23_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y13
cycloneii_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode3|w_anode821w [2]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst2|altsyncram_component|auto_generated|deep_decode|w_anode821w[2]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst4|data2[8]~23_combout }),
	.portaaddr({\inst6|Mux18~3_combout ,\inst6|Mux19~3_combout ,\inst6|Mux20~3_combout ,\inst6|Mux21~3_combout ,\inst6|Mux22~3_combout ,\inst6|Mux23~3_combout ,\inst6|Mux24~3_combout ,\inst6|Mux25~3_combout ,\inst6|Mux26~3_combout ,\inst6|Mux27~3_combout ,\inst6|Mux28~3_combout ,
\inst6|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "DATA.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DataRam:inst2|altsyncram:altsyncram_component|altsyncram_m5c1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055;
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 .lut_mask = 16'hFA0C;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (!\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~46_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 .lut_mask = 16'hCFA0;
defparam \inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \inst3|out[8]~23 (
// Equation(s):
// \inst3|out[8]~23_combout  = (\inst36|MemparaReg~combout  & (\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout )) # (!\inst36|MemparaReg~combout  & ((\inst6|Mux23~3_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|mux2|result_node[8]~47_combout ),
	.datab(vcc),
	.datac(\inst36|MemparaReg~combout ),
	.datad(\inst6|Mux23~3_combout ),
	.cin(gnd),
	.combout(\inst3|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|out[8]~23 .lut_mask = 16'hAFA0;
defparam \inst3|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneii_lcell_comb \inst9|out[22]~9 (
// Equation(s):
// \inst9|out[22]~9_combout  = (\inst8~0_combout ) # ((\inst8~1_combout ) # ((\inst8~4_combout ) # (\inst8~10_combout )))

	.dataa(\inst8~0_combout ),
	.datab(\inst8~1_combout ),
	.datac(\inst8~4_combout ),
	.datad(\inst8~10_combout ),
	.cin(gnd),
	.combout(\inst9|out[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~9 .lut_mask = 16'hFFFE;
defparam \inst9|out[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneii_lcell_comb \inst11|inst2|Add0~24 (
// Equation(s):
// \inst11|inst2|Add0~24_combout  = ((\inst24|PC [14] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [12] $ (!\inst11|inst2|Add0~23 )))) # (GND)
// \inst11|inst2|Add0~25  = CARRY((\inst24|PC [14] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]) # (!\inst11|inst2|Add0~23 ))) # (!\inst24|PC [14] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [12] & !\inst11|inst2|Add0~23 
// )))

	.dataa(\inst24|PC [14]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~23 ),
	.combout(\inst11|inst2|Add0~24_combout ),
	.cout(\inst11|inst2|Add0~25 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~24 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneii_lcell_comb \inst11|inst2|Add0~26 (
// Equation(s):
// \inst11|inst2|Add0~26_combout  = (\inst24|PC [15] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (\inst11|inst2|Add0~25  & VCC)) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (!\inst11|inst2|Add0~25 )))) # 
// (!\inst24|PC [15] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [13] & (!\inst11|inst2|Add0~25 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [13] & ((\inst11|inst2|Add0~25 ) # (GND)))))
// \inst11|inst2|Add0~27  = CARRY((\inst24|PC [15] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [13] & !\inst11|inst2|Add0~25 )) # (!\inst24|PC [15] & ((!\inst11|inst2|Add0~25 ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [13]))))

	.dataa(\inst24|PC [15]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~25 ),
	.combout(\inst11|inst2|Add0~26_combout ),
	.cout(\inst11|inst2|Add0~27 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~26 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneii_lcell_comb \inst11|inst2|Add0~30 (
// Equation(s):
// \inst11|inst2|Add0~30_combout  = (\inst24|PC [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~29  & VCC)) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~29 )))) # 
// (!\inst24|PC [17] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~29 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~29 ) # (GND)))))
// \inst11|inst2|Add0~31  = CARRY((\inst24|PC [17] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~29 )) # (!\inst24|PC [17] & ((!\inst11|inst2|Add0~29 ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [15]))))

	.dataa(\inst24|PC [17]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~29 ),
	.combout(\inst11|inst2|Add0~30_combout ),
	.cout(\inst11|inst2|Add0~31 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~30 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneii_lcell_comb \inst11|inst2|Add0~34 (
// Equation(s):
// \inst11|inst2|Add0~34_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [19] & (\inst11|inst2|Add0~33  & VCC)) # (!\inst24|PC [19] & (!\inst11|inst2|Add0~33 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [19] & (!\inst11|inst2|Add0~33 )) # (!\inst24|PC [19] & ((\inst11|inst2|Add0~33 ) # (GND)))))
// \inst11|inst2|Add0~35  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst24|PC [19] & !\inst11|inst2|Add0~33 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~33 ) # (!\inst24|PC 
// [19]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~33 ),
	.combout(\inst11|inst2|Add0~34_combout ),
	.cout(\inst11|inst2|Add0~35 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~34 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneii_lcell_comb \inst9|out[14]~19 (
// Equation(s):
// \inst9|out[14]~19_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~24_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~24_combout )))

	.dataa(\inst12|inst|Add0~24_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst9|out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[14]~19 .lut_mask = 16'hBB88;
defparam \inst9|out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N17
cycloneii_lcell_ff \inst24|PC[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[14]~19_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [14]));

// Location: LCCOMB_X67_Y32_N28
cycloneii_lcell_comb \inst12|inst|Add0~26 (
// Equation(s):
// \inst12|inst|Add0~26_combout  = (\inst24|PC [15] & (!\inst12|inst|Add0~25 )) # (!\inst24|PC [15] & ((\inst12|inst|Add0~25 ) # (GND)))
// \inst12|inst|Add0~27  = CARRY((!\inst12|inst|Add0~25 ) # (!\inst24|PC [15]))

	.dataa(vcc),
	.datab(\inst24|PC [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~25 ),
	.combout(\inst12|inst|Add0~26_combout ),
	.cout(\inst12|inst|Add0~27 ));
// synopsys translate_off
defparam \inst12|inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneii_lcell_comb \inst9|out[15]~18 (
// Equation(s):
// \inst9|out[15]~18_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~26_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~26_combout ))

	.dataa(\inst8~11_combout ),
	.datab(\inst11|inst2|Add0~26_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst9|out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[15]~18 .lut_mask = 16'hEE44;
defparam \inst9|out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N1
cycloneii_lcell_ff \inst24|PC[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[15]~18_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [15]));

// Location: LCCOMB_X67_Y32_N30
cycloneii_lcell_comb \inst12|inst|Add0~28 (
// Equation(s):
// \inst12|inst|Add0~28_combout  = (\inst24|PC [16] & (\inst12|inst|Add0~27  $ (GND))) # (!\inst24|PC [16] & (!\inst12|inst|Add0~27  & VCC))
// \inst12|inst|Add0~29  = CARRY((\inst24|PC [16] & !\inst12|inst|Add0~27 ))

	.dataa(vcc),
	.datab(\inst24|PC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~27 ),
	.combout(\inst12|inst|Add0~28_combout ),
	.cout(\inst12|inst|Add0~29 ));
// synopsys translate_off
defparam \inst12|inst|Add0~28 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneii_lcell_comb \inst9|out[16]~17 (
// Equation(s):
// \inst9|out[16]~17_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~28_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~28_combout ))

	.dataa(\inst11|inst2|Add0~28_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst9|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[16]~17 .lut_mask = 16'hEE22;
defparam \inst9|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N29
cycloneii_lcell_ff \inst24|PC[16] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[16]~17_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [16]));

// Location: LCCOMB_X67_Y31_N0
cycloneii_lcell_comb \inst12|inst|Add0~30 (
// Equation(s):
// \inst12|inst|Add0~30_combout  = (\inst24|PC [17] & (!\inst12|inst|Add0~29 )) # (!\inst24|PC [17] & ((\inst12|inst|Add0~29 ) # (GND)))
// \inst12|inst|Add0~31  = CARRY((!\inst12|inst|Add0~29 ) # (!\inst24|PC [17]))

	.dataa(vcc),
	.datab(\inst24|PC [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~29 ),
	.combout(\inst12|inst|Add0~30_combout ),
	.cout(\inst12|inst|Add0~31 ));
// synopsys translate_off
defparam \inst12|inst|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneii_lcell_comb \inst9|out[17]~16 (
// Equation(s):
// \inst9|out[17]~16_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~30_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~30_combout )))

	.dataa(\inst8~11_combout ),
	.datab(\inst12|inst|Add0~30_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst9|out[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[17]~16 .lut_mask = 16'hDD88;
defparam \inst9|out[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N31
cycloneii_lcell_ff \inst24|PC[17] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[17]~16_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [17]));

// Location: LCCOMB_X67_Y31_N2
cycloneii_lcell_comb \inst12|inst|Add0~32 (
// Equation(s):
// \inst12|inst|Add0~32_combout  = (\inst24|PC [18] & (\inst12|inst|Add0~31  $ (GND))) # (!\inst24|PC [18] & (!\inst12|inst|Add0~31  & VCC))
// \inst12|inst|Add0~33  = CARRY((\inst24|PC [18] & !\inst12|inst|Add0~31 ))

	.dataa(\inst24|PC [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~31 ),
	.combout(\inst12|inst|Add0~32_combout ),
	.cout(\inst12|inst|Add0~33 ));
// synopsys translate_off
defparam \inst12|inst|Add0~32 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneii_lcell_comb \inst12|inst|Add0~34 (
// Equation(s):
// \inst12|inst|Add0~34_combout  = (\inst24|PC [19] & (!\inst12|inst|Add0~33 )) # (!\inst24|PC [19] & ((\inst12|inst|Add0~33 ) # (GND)))
// \inst12|inst|Add0~35  = CARRY((!\inst12|inst|Add0~33 ) # (!\inst24|PC [19]))

	.dataa(vcc),
	.datab(\inst24|PC [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~33 ),
	.combout(\inst12|inst|Add0~34_combout ),
	.cout(\inst12|inst|Add0~35 ));
// synopsys translate_off
defparam \inst12|inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneii_lcell_comb \inst9|out[19]~14 (
// Equation(s):
// \inst9|out[19]~14_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~34_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~34_combout ))

	.dataa(\inst8~11_combout ),
	.datab(\inst11|inst2|Add0~34_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst9|out[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[19]~14 .lut_mask = 16'hEE44;
defparam \inst9|out[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N25
cycloneii_lcell_ff \inst24|PC[19] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[19]~14_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [19]));

// Location: LCCOMB_X67_Y31_N6
cycloneii_lcell_comb \inst12|inst|Add0~36 (
// Equation(s):
// \inst12|inst|Add0~36_combout  = (\inst24|PC [20] & (\inst12|inst|Add0~35  $ (GND))) # (!\inst24|PC [20] & (!\inst12|inst|Add0~35  & VCC))
// \inst12|inst|Add0~37  = CARRY((\inst24|PC [20] & !\inst12|inst|Add0~35 ))

	.dataa(vcc),
	.datab(\inst24|PC [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~35 ),
	.combout(\inst12|inst|Add0~36_combout ),
	.cout(\inst12|inst|Add0~37 ));
// synopsys translate_off
defparam \inst12|inst|Add0~36 .lut_mask = 16'hC30C;
defparam \inst12|inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneii_lcell_comb \inst9|out[20]~13 (
// Equation(s):
// \inst9|out[20]~13_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~36_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~36_combout ))

	.dataa(\inst11|inst2|Add0~36_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst9|out[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[20]~13 .lut_mask = 16'hEE22;
defparam \inst9|out[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N23
cycloneii_lcell_ff \inst24|PC[20] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[20]~13_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [20]));

// Location: LCCOMB_X67_Y31_N10
cycloneii_lcell_comb \inst12|inst|Add0~40 (
// Equation(s):
// \inst12|inst|Add0~40_combout  = (\inst24|PC [22] & (!\inst12|inst|Add0~39  & VCC)) # (!\inst24|PC [22] & (\inst12|inst|Add0~39  $ (GND)))
// \inst12|inst|Add0~41  = CARRY((!\inst24|PC [22] & !\inst12|inst|Add0~39 ))

	.dataa(vcc),
	.datab(\inst24|PC [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~39 ),
	.combout(\inst12|inst|Add0~40_combout ),
	.cout(\inst12|inst|Add0~41 ));
// synopsys translate_off
defparam \inst12|inst|Add0~40 .lut_mask = 16'h3C03;
defparam \inst12|inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneii_lcell_comb \inst9|out[22]~10 (
// Equation(s):
// \inst9|out[22]~10_combout  = (\inst11|inst2|Add0~40_combout  & (((\inst9|out[22]~9_combout  & \inst12|inst|Add0~40_combout )) # (!\inst8~11_combout ))) # (!\inst11|inst2|Add0~40_combout  & (((\inst9|out[22]~9_combout  & \inst12|inst|Add0~40_combout ))))

	.dataa(\inst11|inst2|Add0~40_combout ),
	.datab(\inst8~11_combout ),
	.datac(\inst9|out[22]~9_combout ),
	.datad(\inst12|inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst9|out[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~10 .lut_mask = 16'hF222;
defparam \inst9|out[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneii_lcell_comb \inst9|out[22]~11 (
// Equation(s):
// \inst9|out[22]~11_combout  = (\inst36|Jump~combout  & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [20])) # (!\inst36|Jump~combout  & ((!\inst9|out[22]~10_combout )))

	.dataa(vcc),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.datac(\inst36|Jump~combout ),
	.datad(\inst9|out[22]~10_combout ),
	.cin(gnd),
	.combout(\inst9|out[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[22]~11 .lut_mask = 16'h303F;
defparam \inst9|out[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N21
cycloneii_lcell_ff \inst24|PC[22] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[22]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [22]));

// Location: LCCOMB_X67_Y31_N12
cycloneii_lcell_comb \inst12|inst|Add0~42 (
// Equation(s):
// \inst12|inst|Add0~42_combout  = (\inst24|PC [23] & (!\inst12|inst|Add0~41 )) # (!\inst24|PC [23] & ((\inst12|inst|Add0~41 ) # (GND)))
// \inst12|inst|Add0~43  = CARRY((!\inst12|inst|Add0~41 ) # (!\inst24|PC [23]))

	.dataa(vcc),
	.datab(\inst24|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~41 ),
	.combout(\inst12|inst|Add0~42_combout ),
	.cout(\inst12|inst|Add0~43 ));
// synopsys translate_off
defparam \inst12|inst|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneii_lcell_comb \inst9|out[23]~8 (
// Equation(s):
// \inst9|out[23]~8_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~42_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~42_combout ))

	.dataa(\inst11|inst2|Add0~42_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst9|out[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[23]~8 .lut_mask = 16'hEE22;
defparam \inst9|out[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N31
cycloneii_lcell_ff \inst24|PC[23] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[23]~8_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [23]));

// Location: LCCOMB_X65_Y31_N8
cycloneii_lcell_comb \inst11|inst2|Add0~38 (
// Equation(s):
// \inst11|inst2|Add0~38_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [21] & (\inst11|inst2|Add0~37  & VCC)) # (!\inst24|PC [21] & (!\inst11|inst2|Add0~37 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [21] & (!\inst11|inst2|Add0~37 )) # (!\inst24|PC [21] & ((\inst11|inst2|Add0~37 ) # (GND)))))
// \inst11|inst2|Add0~39  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst24|PC [21] & !\inst11|inst2|Add0~37 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~37 ) # (!\inst24|PC 
// [21]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~37 ),
	.combout(\inst11|inst2|Add0~38_combout ),
	.cout(\inst11|inst2|Add0~39 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~38 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneii_lcell_comb \inst9|out[21]~12 (
// Equation(s):
// \inst9|out[21]~12_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~38_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~38_combout )))

	.dataa(\inst12|inst|Add0~38_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst9|out[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[21]~12 .lut_mask = 16'hBB88;
defparam \inst9|out[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N21
cycloneii_lcell_ff \inst24|PC[21] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[21]~12_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [21]));

// Location: LCCOMB_X65_Y31_N14
cycloneii_lcell_comb \inst11|inst2|Add0~44 (
// Equation(s):
// \inst11|inst2|Add0~44_combout  = ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst24|PC [24] $ (!\inst11|inst2|Add0~43 )))) # (GND)
// \inst11|inst2|Add0~45  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [24]) # (!\inst11|inst2|Add0~43 ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst24|PC [24] & !\inst11|inst2|Add0~43 
// )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~43 ),
	.combout(\inst11|inst2|Add0~44_combout ),
	.cout(\inst11|inst2|Add0~45 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~44 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneii_lcell_comb \inst9|out[24]~7 (
// Equation(s):
// \inst9|out[24]~7_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~44_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~44_combout )))

	.dataa(\inst12|inst|Add0~44_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst9|out[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[24]~7 .lut_mask = 16'hBB88;
defparam \inst9|out[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N11
cycloneii_lcell_ff \inst24|PC[24] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[24]~7_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [24]));

// Location: LCCOMB_X65_Y31_N16
cycloneii_lcell_comb \inst11|inst2|Add0~46 (
// Equation(s):
// \inst11|inst2|Add0~46_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [25] & (\inst11|inst2|Add0~45  & VCC)) # (!\inst24|PC [25] & (!\inst11|inst2|Add0~45 )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [25] & (!\inst11|inst2|Add0~45 )) # (!\inst24|PC [25] & ((\inst11|inst2|Add0~45 ) # (GND)))))
// \inst11|inst2|Add0~47  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst24|PC [25] & !\inst11|inst2|Add0~45 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((!\inst11|inst2|Add0~45 ) # (!\inst24|PC 
// [25]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~45 ),
	.combout(\inst11|inst2|Add0~46_combout ),
	.cout(\inst11|inst2|Add0~47 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~46 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneii_lcell_comb \inst9|out[25]~6 (
// Equation(s):
// \inst9|out[25]~6_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~46_combout )) # (!\inst8~11_combout  & ((\inst11|inst2|Add0~46_combout )))

	.dataa(\inst12|inst|Add0~46_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst11|inst2|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst9|out[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[25]~6 .lut_mask = 16'hBB88;
defparam \inst9|out[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N1
cycloneii_lcell_ff \inst24|PC[25] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[25]~6_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [25]));

// Location: LCCOMB_X65_Y31_N22
cycloneii_lcell_comb \inst11|inst2|Add0~52 (
// Equation(s):
// \inst11|inst2|Add0~52_combout  = ((\inst24|PC [28] $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (!\inst11|inst2|Add0~51 )))) # (GND)
// \inst11|inst2|Add0~53  = CARRY((\inst24|PC [28] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]) # (!\inst11|inst2|Add0~51 ))) # (!\inst24|PC [28] & (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~51 
// )))

	.dataa(\inst24|PC [28]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~51 ),
	.combout(\inst11|inst2|Add0~52_combout ),
	.cout(\inst11|inst2|Add0~53 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~52 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneii_lcell_comb \inst11|inst2|Add0~54 (
// Equation(s):
// \inst11|inst2|Add0~54_combout  = (\inst24|PC [29] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst11|inst2|Add0~53  & VCC)) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~53 )))) # 
// (!\inst24|PC [29] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (!\inst11|inst2|Add0~53 )) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst11|inst2|Add0~53 ) # (GND)))))
// \inst11|inst2|Add0~55  = CARRY((\inst24|PC [29] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & !\inst11|inst2|Add0~53 )) # (!\inst24|PC [29] & ((!\inst11|inst2|Add0~53 ) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a 
// [15]))))

	.dataa(\inst24|PC [29]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~53 ),
	.combout(\inst11|inst2|Add0~54_combout ),
	.cout(\inst11|inst2|Add0~55 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~54 .lut_mask = 16'h9617;
defparam \inst11|inst2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneii_lcell_comb \inst11|inst2|Add0~56 (
// Equation(s):
// \inst11|inst2|Add0~56_combout  = ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] $ (\inst24|PC [30] $ (!\inst11|inst2|Add0~55 )))) # (GND)
// \inst11|inst2|Add0~57  = CARRY((\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & ((\inst24|PC [30]) # (!\inst11|inst2|Add0~55 ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [15] & (\inst24|PC [30] & !\inst11|inst2|Add0~55 
// )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.datab(\inst24|PC [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst11|inst2|Add0~55 ),
	.combout(\inst11|inst2|Add0~56_combout ),
	.cout(\inst11|inst2|Add0~57 ));
// synopsys translate_off
defparam \inst11|inst2|Add0~56 .lut_mask = 16'h698E;
defparam \inst11|inst2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneii_lcell_comb \inst9|out[30]~1 (
// Equation(s):
// \inst9|out[30]~1_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~56_combout )) # (!\inst8~11_combout  & ((\inst36|Jump~combout  & (\inst12|inst|Add0~56_combout )) # (!\inst36|Jump~combout  & ((\inst11|inst2|Add0~56_combout )))))

	.dataa(\inst12|inst|Add0~56_combout ),
	.datab(\inst8~11_combout ),
	.datac(\inst36|Jump~combout ),
	.datad(\inst11|inst2|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst9|out[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[30]~1 .lut_mask = 16'hABA8;
defparam \inst9|out[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N25
cycloneii_lcell_ff \inst24|PC[30] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[30]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [30]));

// Location: LCCOMB_X65_Y31_N28
cycloneii_lcell_comb \inst11|inst2|Add0~58 (
// Equation(s):
// \inst11|inst2|Add0~58_combout  = \inst24|PC [31] $ (\inst11|inst2|Add0~57  $ (\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]))

	.dataa(vcc),
	.datab(\inst24|PC [31]),
	.datac(vcc),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.cin(\inst11|inst2|Add0~57 ),
	.combout(\inst11|inst2|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst2|Add0~58 .lut_mask = 16'hC33C;
defparam \inst11|inst2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneii_lcell_comb \inst9|out[31]~0 (
// Equation(s):
// \inst9|out[31]~0_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~58_combout )) # (!\inst8~11_combout  & ((\inst36|Jump~combout  & (\inst12|inst|Add0~58_combout )) # (!\inst36|Jump~combout  & ((\inst11|inst2|Add0~58_combout )))))

	.dataa(\inst12|inst|Add0~58_combout ),
	.datab(\inst8~11_combout ),
	.datac(\inst36|Jump~combout ),
	.datad(\inst11|inst2|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst9|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[31]~0 .lut_mask = 16'hABA8;
defparam \inst9|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N17
cycloneii_lcell_ff \inst24|PC[31] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [31]));

// Location: LCCOMB_X67_Y31_N18
cycloneii_lcell_comb \inst12|inst|Add0~48 (
// Equation(s):
// \inst12|inst|Add0~48_combout  = (\inst24|PC [26] & (\inst12|inst|Add0~47  $ (GND))) # (!\inst24|PC [26] & (!\inst12|inst|Add0~47  & VCC))
// \inst12|inst|Add0~49  = CARRY((\inst24|PC [26] & !\inst12|inst|Add0~47 ))

	.dataa(\inst24|PC [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~47 ),
	.combout(\inst12|inst|Add0~48_combout ),
	.cout(\inst12|inst|Add0~49 ));
// synopsys translate_off
defparam \inst12|inst|Add0~48 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneii_lcell_comb \inst12|inst|Add0~50 (
// Equation(s):
// \inst12|inst|Add0~50_combout  = (\inst24|PC [27] & (!\inst12|inst|Add0~49 )) # (!\inst24|PC [27] & ((\inst12|inst|Add0~49 ) # (GND)))
// \inst12|inst|Add0~51  = CARRY((!\inst12|inst|Add0~49 ) # (!\inst24|PC [27]))

	.dataa(vcc),
	.datab(\inst24|PC [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~49 ),
	.combout(\inst12|inst|Add0~50_combout ),
	.cout(\inst12|inst|Add0~51 ));
// synopsys translate_off
defparam \inst12|inst|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneii_lcell_comb \inst9|out[27]~4 (
// Equation(s):
// \inst9|out[27]~4_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~50_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~50_combout ))

	.dataa(\inst11|inst2|Add0~50_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~50_combout ),
	.cin(gnd),
	.combout(\inst9|out[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[27]~4 .lut_mask = 16'hEE22;
defparam \inst9|out[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N9
cycloneii_lcell_ff \inst24|PC[27] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[27]~4_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [27]));

// Location: LCCOMB_X67_Y31_N22
cycloneii_lcell_comb \inst12|inst|Add0~52 (
// Equation(s):
// \inst12|inst|Add0~52_combout  = (\inst24|PC [28] & (\inst12|inst|Add0~51  $ (GND))) # (!\inst24|PC [28] & (!\inst12|inst|Add0~51  & VCC))
// \inst12|inst|Add0~53  = CARRY((\inst24|PC [28] & !\inst12|inst|Add0~51 ))

	.dataa(\inst24|PC [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~51 ),
	.combout(\inst12|inst|Add0~52_combout ),
	.cout(\inst12|inst|Add0~53 ));
// synopsys translate_off
defparam \inst12|inst|Add0~52 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneii_lcell_comb \inst12|inst|Add0~54 (
// Equation(s):
// \inst12|inst|Add0~54_combout  = (\inst24|PC [29] & (!\inst12|inst|Add0~53 )) # (!\inst24|PC [29] & ((\inst12|inst|Add0~53 ) # (GND)))
// \inst12|inst|Add0~55  = CARRY((!\inst12|inst|Add0~53 ) # (!\inst24|PC [29]))

	.dataa(vcc),
	.datab(\inst24|PC [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~53 ),
	.combout(\inst12|inst|Add0~54_combout ),
	.cout(\inst12|inst|Add0~55 ));
// synopsys translate_off
defparam \inst12|inst|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst12|inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneii_lcell_comb \inst9|out[29]~2 (
// Equation(s):
// \inst9|out[29]~2_combout  = (\inst36|Jump~combout  & (((\inst12|inst|Add0~54_combout )))) # (!\inst36|Jump~combout  & ((\inst8~11_combout  & ((\inst12|inst|Add0~54_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~54_combout ))))

	.dataa(\inst36|Jump~combout ),
	.datab(\inst11|inst2|Add0~54_combout ),
	.datac(\inst8~11_combout ),
	.datad(\inst12|inst|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst9|out[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[29]~2 .lut_mask = 16'hFE04;
defparam \inst9|out[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N19
cycloneii_lcell_ff \inst24|PC[29] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[29]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [29]));

// Location: LCCOMB_X63_Y31_N18
cycloneii_lcell_comb \inst9|out[28]~3 (
// Equation(s):
// \inst9|out[28]~3_combout  = (\inst8~11_combout  & (\inst12|inst|Add0~52_combout )) # (!\inst8~11_combout  & ((\inst36|Jump~combout  & (\inst12|inst|Add0~52_combout )) # (!\inst36|Jump~combout  & ((\inst11|inst2|Add0~52_combout )))))

	.dataa(\inst12|inst|Add0~52_combout ),
	.datab(\inst8~11_combout ),
	.datac(\inst36|Jump~combout ),
	.datad(\inst11|inst2|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst9|out[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[28]~3 .lut_mask = 16'hABA8;
defparam \inst9|out[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N19
cycloneii_lcell_ff \inst24|PC[28] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[28]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [28]));

// Location: LCCOMB_X63_Y31_N10
cycloneii_lcell_comb \inst9|out[26]~5 (
// Equation(s):
// \inst9|out[26]~5_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~48_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~48_combout ))

	.dataa(\inst11|inst2|Add0~48_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst9|out[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[26]~5 .lut_mask = 16'hEE22;
defparam \inst9|out[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N11
cycloneii_lcell_ff \inst24|PC[26] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[26]~5_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [26]));

// Location: LCCOMB_X66_Y31_N2
cycloneii_lcell_comb \inst9|out[18]~15 (
// Equation(s):
// \inst9|out[18]~15_combout  = (\inst8~11_combout  & ((\inst12|inst|Add0~32_combout ))) # (!\inst8~11_combout  & (\inst11|inst2|Add0~32_combout ))

	.dataa(\inst11|inst2|Add0~32_combout ),
	.datab(\inst8~11_combout ),
	.datac(vcc),
	.datad(\inst12|inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\inst9|out[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|out[18]~15 .lut_mask = 16'hEE22;
defparam \inst9|out[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N3
cycloneii_lcell_ff \inst24|PC[18] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst9|out[18]~15_combout ),
	.sdata(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst36|Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|PC [18]));

// Location: LCCOMB_X67_Y31_N26
cycloneii_lcell_comb \inst12|inst|Add0~56 (
// Equation(s):
// \inst12|inst|Add0~56_combout  = (\inst24|PC [30] & (\inst12|inst|Add0~55  $ (GND))) # (!\inst24|PC [30] & (!\inst12|inst|Add0~55  & VCC))
// \inst12|inst|Add0~57  = CARRY((\inst24|PC [30] & !\inst12|inst|Add0~55 ))

	.dataa(\inst24|PC [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst12|inst|Add0~55 ),
	.combout(\inst12|inst|Add0~56_combout ),
	.cout(\inst12|inst|Add0~57 ));
// synopsys translate_off
defparam \inst12|inst|Add0~56 .lut_mask = 16'hA50A;
defparam \inst12|inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneii_lcell_comb \inst12|inst|Add0~58 (
// Equation(s):
// \inst12|inst|Add0~58_combout  = \inst12|inst|Add0~57  $ (\inst24|PC [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|PC [31]),
	.cin(\inst12|inst|Add0~57 ),
	.combout(\inst12|inst|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst|Add0~58 .lut_mask = 16'h0FF0;
defparam \inst12|inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y33_N1
cycloneii_lcell_ff \inst4|registers~552 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2318_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~552_regout ));

// Location: LCFF_X42_Y33_N23
cycloneii_lcell_ff \inst4|registers~808 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2314_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~808_regout ));

// Location: LCCOMB_X42_Y33_N22
cycloneii_lcell_comb \inst4|registers~1944 (
// Equation(s):
// \inst4|registers~1944_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\inst4|registers~808_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~552_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~552_regout ),
	.datac(\inst4|registers~808_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1944_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1944 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \inst4|registers~1945 (
// Equation(s):
// \inst4|registers~1945_combout  = (\inst4|registers~1944_combout  & ((\inst4|registers~936_regout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\inst4|registers~1944_combout  & (((\inst4|registers~680_regout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [23]))))

	.dataa(\inst4|registers~936_regout ),
	.datab(\inst4|registers~1944_combout ),
	.datac(\inst4|registers~680_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1945_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1945 .lut_mask = 16'hB8CC;
defparam \inst4|registers~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \inst4|registers~1946 (
// Equation(s):
// \inst4|registers~1946_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~712_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~584_regout ))))

	.dataa(\inst4|registers~584_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datac(\inst4|registers~712_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.cin(gnd),
	.combout(\inst4|registers~1946_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1946 .lut_mask = 16'hFC22;
defparam \inst4|registers~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N31
cycloneii_lcell_ff \inst4|registers~840 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2308_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~840_regout ));

// Location: LCCOMB_X47_Y30_N30
cycloneii_lcell_comb \inst4|registers~1947 (
// Equation(s):
// \inst4|registers~1947_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\inst4|registers~1946_combout  & ((\inst4|registers~968_regout ))) # (!\inst4|registers~1946_combout  & (\inst4|registers~840_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (\inst4|registers~1946_combout ))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\inst4|registers~1946_combout ),
	.datac(\inst4|registers~840_regout ),
	.datad(\inst4|registers~968_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1947_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1947 .lut_mask = 16'hEC64;
defparam \inst4|registers~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \inst4|registers~1950 (
// Equation(s):
// \inst4|registers~1950_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1947_combout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~1949_combout ))))

	.dataa(\inst4|registers~1949_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~1947_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1950_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1950 .lut_mask = 16'hFC22;
defparam \inst4|registers~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \inst4|registers~1953 (
// Equation(s):
// \inst4|registers~1953_combout  = (\inst4|registers~1950_combout  & ((\inst4|registers~1952_combout ) # ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21])))) # (!\inst4|registers~1950_combout  & (((\inst4|registers~1945_combout  & 
// \50|altsyncram_component|auto_generated|altsyncram1|q_a [21]))))

	.dataa(\inst4|registers~1952_combout ),
	.datab(\inst4|registers~1945_combout ),
	.datac(\inst4|registers~1950_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.cin(gnd),
	.combout(\inst4|registers~1953_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1953 .lut_mask = 16'hACF0;
defparam \inst4|registers~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N19
cycloneii_lcell_ff \inst4|registers~136 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~136_regout ));

// Location: LCFF_X48_Y32_N27
cycloneii_lcell_ff \inst4|registers~168 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2342_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~168_regout ));

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \inst4|registers~1954 (
// Equation(s):
// \inst4|registers~1954_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~168_regout ) # (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (\inst4|registers~136_regout  & ((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~136_regout ),
	.datac(\inst4|registers~168_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1954_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1954 .lut_mask = 16'hAAE4;
defparam \inst4|registers~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \inst4|registers~1955 (
// Equation(s):
// \inst4|registers~1955_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~1954_combout  & (\inst4|registers~232_regout )) # (!\inst4|registers~1954_combout  & ((\inst4|registers~200_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (((\inst4|registers~1954_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\inst4|registers~232_regout ),
	.datac(\inst4|registers~200_regout ),
	.datad(\inst4|registers~1954_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1955_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1955 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N21
cycloneii_lcell_ff \inst4|registers~104 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2349_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~104_regout ));

// Location: LCFF_X51_Y28_N19
cycloneii_lcell_ff \inst4|registers~40 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~40_regout ));

// Location: LCFF_X52_Y28_N19
cycloneii_lcell_ff \inst4|registers~72 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~72_regout ));

// Location: LCFF_X52_Y28_N29
cycloneii_lcell_ff \inst4|registers~8 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2348_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~8_regout ));

// Location: LCCOMB_X52_Y28_N18
cycloneii_lcell_comb \inst4|registers~1958 (
// Equation(s):
// \inst4|registers~1958_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]) # ((\inst4|registers~72_regout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~8_regout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~72_regout ),
	.datad(\inst4|registers~8_regout ),
	.cin(gnd),
	.combout(\inst4|registers~1958_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1958 .lut_mask = 16'hB9A8;
defparam \inst4|registers~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
cycloneii_lcell_comb \inst4|registers~1959 (
// Equation(s):
// \inst4|registers~1959_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1958_combout  & (\inst4|registers~104_regout )) # (!\inst4|registers~1958_combout  & ((\inst4|registers~40_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1958_combout ))))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datab(\inst4|registers~104_regout ),
	.datac(\inst4|registers~40_regout ),
	.datad(\inst4|registers~1958_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1959_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1959 .lut_mask = 16'hDDA0;
defparam \inst4|registers~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N5
cycloneii_lcell_ff \inst4|registers~296 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~296_regout ));

// Location: LCFF_X52_Y31_N31
cycloneii_lcell_ff \inst4|registers~328 (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|out[8]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|registers~2338_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|registers~328_regout ));

// Location: LCCOMB_X52_Y31_N30
cycloneii_lcell_comb \inst4|registers~1956 (
// Equation(s):
// \inst4|registers~1956_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22])))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & 
// ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & ((\inst4|registers~328_regout ))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [22] & (\inst4|registers~264_regout ))))

	.dataa(\inst4|registers~264_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~328_regout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.cin(gnd),
	.combout(\inst4|registers~1956_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1956 .lut_mask = 16'hFC22;
defparam \inst4|registers~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneii_lcell_comb \inst4|registers~1957 (
// Equation(s):
// \inst4|registers~1957_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & ((\inst4|registers~1956_combout  & (\inst4|registers~360_regout )) # (!\inst4|registers~1956_combout  & ((\inst4|registers~296_regout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [21] & (((\inst4|registers~1956_combout ))))

	.dataa(\inst4|registers~360_regout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.datac(\inst4|registers~296_regout ),
	.datad(\inst4|registers~1956_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1957_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1957 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \inst4|registers~1960 (
// Equation(s):
// \inst4|registers~1960_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & ((\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]) # ((\inst4|registers~1957_combout )))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [24] & (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (\inst4|registers~1959_combout )))

	.dataa(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1959_combout ),
	.datad(\inst4|registers~1957_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1960_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1960 .lut_mask = 16'hBA98;
defparam \inst4|registers~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \inst4|registers~1963 (
// Equation(s):
// \inst4|registers~1963_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & ((\inst4|registers~1960_combout  & (\inst4|registers~1962_combout )) # (!\inst4|registers~1960_combout  & ((\inst4|registers~1955_combout ))))) # 
// (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [23] & (((\inst4|registers~1960_combout ))))

	.dataa(\inst4|registers~1962_combout ),
	.datab(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.datac(\inst4|registers~1955_combout ),
	.datad(\inst4|registers~1960_combout ),
	.cin(gnd),
	.combout(\inst4|registers~1963_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|registers~1963 .lut_mask = 16'hBBC0;
defparam \inst4|registers~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \inst4|data1[8]~23 (
// Equation(s):
// \inst4|data1[8]~23_combout  = (\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (((\inst4|registers~1953_combout )))) # (!\50|altsyncram_component|auto_generated|altsyncram1|q_a [25] & (!\inst4|Equal0~0_combout  & 
// ((\inst4|registers~1963_combout ))))

	.dataa(\inst4|Equal0~0_combout ),
	.datab(\inst4|registers~1953_combout ),
	.datac(\inst4|registers~1963_combout ),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.cin(gnd),
	.combout(\inst4|data1[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|data1[8]~23 .lut_mask = 16'hCC50;
defparam \inst4|data1[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneii_lcell_comb \inst6|Mux11~4 (
// Equation(s):
// \inst6|Mux11~4_combout  = (\inst6|Add0~40_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~40_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~4 .lut_mask = 16'h444C;
defparam \inst6|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneii_lcell_comb \inst6|Mux11~2 (
// Equation(s):
// \inst6|Mux11~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & (\inst6|Add1~40_combout )) # (!\inst6|Mux30~4_combout  & ((\inst6|Mux11~4_combout ))))) # (!\inst6|Mux30~3_combout  & (!\inst6|Mux30~4_combout ))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux30~4_combout ),
	.datac(\inst6|Add1~40_combout ),
	.datad(\inst6|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst6|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~2 .lut_mask = 16'hB391;
defparam \inst6|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneii_lcell_comb \inst6|Mux11~3 (
// Equation(s):
// \inst6|Mux11~3_combout  = (\inst6|Mux11~2_combout  & (((\inst30|out[20]~11_combout  & \inst4|data1[20]~11_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux11~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[20]~11_combout ) # 
// (\inst4|data1[20]~11_combout ))))

	.dataa(\inst6|Mux11~2_combout ),
	.datab(\inst30|out[20]~11_combout ),
	.datac(\inst6|Mux0~1_combout ),
	.datad(\inst4|data1[20]~11_combout ),
	.cin(gnd),
	.combout(\inst6|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux11~3 .lut_mask = 16'hDA4A;
defparam \inst6|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneii_lcell_comb \inst6|Mux13~4 (
// Equation(s):
// \inst6|Mux13~4_combout  = (\inst6|Add0~36_combout  & (((!\50|altsyncram_component|auto_generated|altsyncram1|q_a [3] & !\50|altsyncram_component|auto_generated|altsyncram1|q_a [0])) # (!\inst36|OpULA [1])))

	.dataa(\inst36|OpULA [1]),
	.datab(\inst6|Add0~36_combout ),
	.datac(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.datad(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\inst6|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~4 .lut_mask = 16'h444C;
defparam \inst6|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneii_lcell_comb \inst6|Mux13~2 (
// Equation(s):
// \inst6|Mux13~2_combout  = (\inst6|Mux30~3_combout  & ((\inst6|Mux30~4_combout  & ((\inst6|Add1~36_combout ))) # (!\inst6|Mux30~4_combout  & (\inst6|Mux13~4_combout )))) # (!\inst6|Mux30~3_combout  & (((!\inst6|Mux30~4_combout ))))

	.dataa(\inst6|Mux30~3_combout ),
	.datab(\inst6|Mux13~4_combout ),
	.datac(\inst6|Mux30~4_combout ),
	.datad(\inst6|Add1~36_combout ),
	.cin(gnd),
	.combout(\inst6|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~2 .lut_mask = 16'hAD0D;
defparam \inst6|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \inst6|Mux13~3 (
// Equation(s):
// \inst6|Mux13~3_combout  = (\inst6|Mux13~2_combout  & (((\inst30|out[18]~13_combout  & \inst4|data1[18]~13_combout )) # (!\inst6|Mux0~1_combout ))) # (!\inst6|Mux13~2_combout  & (\inst6|Mux0~1_combout  & ((\inst30|out[18]~13_combout ) # 
// (\inst4|data1[18]~13_combout ))))

	.dataa(\inst30|out[18]~13_combout ),
	.datab(\inst4|data1[18]~13_combout ),
	.datac(\inst6|Mux13~2_combout ),
	.datad(\inst6|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst6|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux13~3 .lut_mask = 16'h8EF0;
defparam \inst6|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y6_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EscreveREG~I (
	.datain(\inst36|EscreveReg~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EscreveREG));
// synopsys translate_off
defparam \EscreveREG~I .input_async_reset = "none";
defparam \EscreveREG~I .input_power_up = "low";
defparam \EscreveREG~I .input_register_mode = "none";
defparam \EscreveREG~I .input_sync_reset = "none";
defparam \EscreveREG~I .oe_async_reset = "none";
defparam \EscreveREG~I .oe_power_up = "low";
defparam \EscreveREG~I .oe_register_mode = "none";
defparam \EscreveREG~I .oe_sync_reset = "none";
defparam \EscreveREG~I .operation_mode = "output";
defparam \EscreveREG~I .output_async_reset = "none";
defparam \EscreveREG~I .output_power_up = "low";
defparam \EscreveREG~I .output_register_mode = "none";
defparam \EscreveREG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[31]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[31]));
// synopsys translate_off
defparam \INSTRUCAO[31]~I .input_async_reset = "none";
defparam \INSTRUCAO[31]~I .input_power_up = "low";
defparam \INSTRUCAO[31]~I .input_register_mode = "none";
defparam \INSTRUCAO[31]~I .input_sync_reset = "none";
defparam \INSTRUCAO[31]~I .oe_async_reset = "none";
defparam \INSTRUCAO[31]~I .oe_power_up = "low";
defparam \INSTRUCAO[31]~I .oe_register_mode = "none";
defparam \INSTRUCAO[31]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[31]~I .operation_mode = "output";
defparam \INSTRUCAO[31]~I .output_async_reset = "none";
defparam \INSTRUCAO[31]~I .output_power_up = "low";
defparam \INSTRUCAO[31]~I .output_register_mode = "none";
defparam \INSTRUCAO[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[30]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[30]));
// synopsys translate_off
defparam \INSTRUCAO[30]~I .input_async_reset = "none";
defparam \INSTRUCAO[30]~I .input_power_up = "low";
defparam \INSTRUCAO[30]~I .input_register_mode = "none";
defparam \INSTRUCAO[30]~I .input_sync_reset = "none";
defparam \INSTRUCAO[30]~I .oe_async_reset = "none";
defparam \INSTRUCAO[30]~I .oe_power_up = "low";
defparam \INSTRUCAO[30]~I .oe_register_mode = "none";
defparam \INSTRUCAO[30]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[30]~I .operation_mode = "output";
defparam \INSTRUCAO[30]~I .output_async_reset = "none";
defparam \INSTRUCAO[30]~I .output_power_up = "low";
defparam \INSTRUCAO[30]~I .output_register_mode = "none";
defparam \INSTRUCAO[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[29]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[29]));
// synopsys translate_off
defparam \INSTRUCAO[29]~I .input_async_reset = "none";
defparam \INSTRUCAO[29]~I .input_power_up = "low";
defparam \INSTRUCAO[29]~I .input_register_mode = "none";
defparam \INSTRUCAO[29]~I .input_sync_reset = "none";
defparam \INSTRUCAO[29]~I .oe_async_reset = "none";
defparam \INSTRUCAO[29]~I .oe_power_up = "low";
defparam \INSTRUCAO[29]~I .oe_register_mode = "none";
defparam \INSTRUCAO[29]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[29]~I .operation_mode = "output";
defparam \INSTRUCAO[29]~I .output_async_reset = "none";
defparam \INSTRUCAO[29]~I .output_power_up = "low";
defparam \INSTRUCAO[29]~I .output_register_mode = "none";
defparam \INSTRUCAO[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[28]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[28]));
// synopsys translate_off
defparam \INSTRUCAO[28]~I .input_async_reset = "none";
defparam \INSTRUCAO[28]~I .input_power_up = "low";
defparam \INSTRUCAO[28]~I .input_register_mode = "none";
defparam \INSTRUCAO[28]~I .input_sync_reset = "none";
defparam \INSTRUCAO[28]~I .oe_async_reset = "none";
defparam \INSTRUCAO[28]~I .oe_power_up = "low";
defparam \INSTRUCAO[28]~I .oe_register_mode = "none";
defparam \INSTRUCAO[28]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[28]~I .operation_mode = "output";
defparam \INSTRUCAO[28]~I .output_async_reset = "none";
defparam \INSTRUCAO[28]~I .output_power_up = "low";
defparam \INSTRUCAO[28]~I .output_register_mode = "none";
defparam \INSTRUCAO[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[27]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[27]));
// synopsys translate_off
defparam \INSTRUCAO[27]~I .input_async_reset = "none";
defparam \INSTRUCAO[27]~I .input_power_up = "low";
defparam \INSTRUCAO[27]~I .input_register_mode = "none";
defparam \INSTRUCAO[27]~I .input_sync_reset = "none";
defparam \INSTRUCAO[27]~I .oe_async_reset = "none";
defparam \INSTRUCAO[27]~I .oe_power_up = "low";
defparam \INSTRUCAO[27]~I .oe_register_mode = "none";
defparam \INSTRUCAO[27]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[27]~I .operation_mode = "output";
defparam \INSTRUCAO[27]~I .output_async_reset = "none";
defparam \INSTRUCAO[27]~I .output_power_up = "low";
defparam \INSTRUCAO[27]~I .output_register_mode = "none";
defparam \INSTRUCAO[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[26]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[26]));
// synopsys translate_off
defparam \INSTRUCAO[26]~I .input_async_reset = "none";
defparam \INSTRUCAO[26]~I .input_power_up = "low";
defparam \INSTRUCAO[26]~I .input_register_mode = "none";
defparam \INSTRUCAO[26]~I .input_sync_reset = "none";
defparam \INSTRUCAO[26]~I .oe_async_reset = "none";
defparam \INSTRUCAO[26]~I .oe_power_up = "low";
defparam \INSTRUCAO[26]~I .oe_register_mode = "none";
defparam \INSTRUCAO[26]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[26]~I .operation_mode = "output";
defparam \INSTRUCAO[26]~I .output_async_reset = "none";
defparam \INSTRUCAO[26]~I .output_power_up = "low";
defparam \INSTRUCAO[26]~I .output_register_mode = "none";
defparam \INSTRUCAO[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[25]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[25]));
// synopsys translate_off
defparam \INSTRUCAO[25]~I .input_async_reset = "none";
defparam \INSTRUCAO[25]~I .input_power_up = "low";
defparam \INSTRUCAO[25]~I .input_register_mode = "none";
defparam \INSTRUCAO[25]~I .input_sync_reset = "none";
defparam \INSTRUCAO[25]~I .oe_async_reset = "none";
defparam \INSTRUCAO[25]~I .oe_power_up = "low";
defparam \INSTRUCAO[25]~I .oe_register_mode = "none";
defparam \INSTRUCAO[25]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[25]~I .operation_mode = "output";
defparam \INSTRUCAO[25]~I .output_async_reset = "none";
defparam \INSTRUCAO[25]~I .output_power_up = "low";
defparam \INSTRUCAO[25]~I .output_register_mode = "none";
defparam \INSTRUCAO[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[24]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[24]));
// synopsys translate_off
defparam \INSTRUCAO[24]~I .input_async_reset = "none";
defparam \INSTRUCAO[24]~I .input_power_up = "low";
defparam \INSTRUCAO[24]~I .input_register_mode = "none";
defparam \INSTRUCAO[24]~I .input_sync_reset = "none";
defparam \INSTRUCAO[24]~I .oe_async_reset = "none";
defparam \INSTRUCAO[24]~I .oe_power_up = "low";
defparam \INSTRUCAO[24]~I .oe_register_mode = "none";
defparam \INSTRUCAO[24]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[24]~I .operation_mode = "output";
defparam \INSTRUCAO[24]~I .output_async_reset = "none";
defparam \INSTRUCAO[24]~I .output_power_up = "low";
defparam \INSTRUCAO[24]~I .output_register_mode = "none";
defparam \INSTRUCAO[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[23]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[23]));
// synopsys translate_off
defparam \INSTRUCAO[23]~I .input_async_reset = "none";
defparam \INSTRUCAO[23]~I .input_power_up = "low";
defparam \INSTRUCAO[23]~I .input_register_mode = "none";
defparam \INSTRUCAO[23]~I .input_sync_reset = "none";
defparam \INSTRUCAO[23]~I .oe_async_reset = "none";
defparam \INSTRUCAO[23]~I .oe_power_up = "low";
defparam \INSTRUCAO[23]~I .oe_register_mode = "none";
defparam \INSTRUCAO[23]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[23]~I .operation_mode = "output";
defparam \INSTRUCAO[23]~I .output_async_reset = "none";
defparam \INSTRUCAO[23]~I .output_power_up = "low";
defparam \INSTRUCAO[23]~I .output_register_mode = "none";
defparam \INSTRUCAO[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[22]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[22]));
// synopsys translate_off
defparam \INSTRUCAO[22]~I .input_async_reset = "none";
defparam \INSTRUCAO[22]~I .input_power_up = "low";
defparam \INSTRUCAO[22]~I .input_register_mode = "none";
defparam \INSTRUCAO[22]~I .input_sync_reset = "none";
defparam \INSTRUCAO[22]~I .oe_async_reset = "none";
defparam \INSTRUCAO[22]~I .oe_power_up = "low";
defparam \INSTRUCAO[22]~I .oe_register_mode = "none";
defparam \INSTRUCAO[22]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[22]~I .operation_mode = "output";
defparam \INSTRUCAO[22]~I .output_async_reset = "none";
defparam \INSTRUCAO[22]~I .output_power_up = "low";
defparam \INSTRUCAO[22]~I .output_register_mode = "none";
defparam \INSTRUCAO[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[21]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[21]));
// synopsys translate_off
defparam \INSTRUCAO[21]~I .input_async_reset = "none";
defparam \INSTRUCAO[21]~I .input_power_up = "low";
defparam \INSTRUCAO[21]~I .input_register_mode = "none";
defparam \INSTRUCAO[21]~I .input_sync_reset = "none";
defparam \INSTRUCAO[21]~I .oe_async_reset = "none";
defparam \INSTRUCAO[21]~I .oe_power_up = "low";
defparam \INSTRUCAO[21]~I .oe_register_mode = "none";
defparam \INSTRUCAO[21]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[21]~I .operation_mode = "output";
defparam \INSTRUCAO[21]~I .output_async_reset = "none";
defparam \INSTRUCAO[21]~I .output_power_up = "low";
defparam \INSTRUCAO[21]~I .output_register_mode = "none";
defparam \INSTRUCAO[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[20]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[20]));
// synopsys translate_off
defparam \INSTRUCAO[20]~I .input_async_reset = "none";
defparam \INSTRUCAO[20]~I .input_power_up = "low";
defparam \INSTRUCAO[20]~I .input_register_mode = "none";
defparam \INSTRUCAO[20]~I .input_sync_reset = "none";
defparam \INSTRUCAO[20]~I .oe_async_reset = "none";
defparam \INSTRUCAO[20]~I .oe_power_up = "low";
defparam \INSTRUCAO[20]~I .oe_register_mode = "none";
defparam \INSTRUCAO[20]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[20]~I .operation_mode = "output";
defparam \INSTRUCAO[20]~I .output_async_reset = "none";
defparam \INSTRUCAO[20]~I .output_power_up = "low";
defparam \INSTRUCAO[20]~I .output_register_mode = "none";
defparam \INSTRUCAO[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[19]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[19]));
// synopsys translate_off
defparam \INSTRUCAO[19]~I .input_async_reset = "none";
defparam \INSTRUCAO[19]~I .input_power_up = "low";
defparam \INSTRUCAO[19]~I .input_register_mode = "none";
defparam \INSTRUCAO[19]~I .input_sync_reset = "none";
defparam \INSTRUCAO[19]~I .oe_async_reset = "none";
defparam \INSTRUCAO[19]~I .oe_power_up = "low";
defparam \INSTRUCAO[19]~I .oe_register_mode = "none";
defparam \INSTRUCAO[19]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[19]~I .operation_mode = "output";
defparam \INSTRUCAO[19]~I .output_async_reset = "none";
defparam \INSTRUCAO[19]~I .output_power_up = "low";
defparam \INSTRUCAO[19]~I .output_register_mode = "none";
defparam \INSTRUCAO[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[18]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[18]));
// synopsys translate_off
defparam \INSTRUCAO[18]~I .input_async_reset = "none";
defparam \INSTRUCAO[18]~I .input_power_up = "low";
defparam \INSTRUCAO[18]~I .input_register_mode = "none";
defparam \INSTRUCAO[18]~I .input_sync_reset = "none";
defparam \INSTRUCAO[18]~I .oe_async_reset = "none";
defparam \INSTRUCAO[18]~I .oe_power_up = "low";
defparam \INSTRUCAO[18]~I .oe_register_mode = "none";
defparam \INSTRUCAO[18]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[18]~I .operation_mode = "output";
defparam \INSTRUCAO[18]~I .output_async_reset = "none";
defparam \INSTRUCAO[18]~I .output_power_up = "low";
defparam \INSTRUCAO[18]~I .output_register_mode = "none";
defparam \INSTRUCAO[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[17]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[17]));
// synopsys translate_off
defparam \INSTRUCAO[17]~I .input_async_reset = "none";
defparam \INSTRUCAO[17]~I .input_power_up = "low";
defparam \INSTRUCAO[17]~I .input_register_mode = "none";
defparam \INSTRUCAO[17]~I .input_sync_reset = "none";
defparam \INSTRUCAO[17]~I .oe_async_reset = "none";
defparam \INSTRUCAO[17]~I .oe_power_up = "low";
defparam \INSTRUCAO[17]~I .oe_register_mode = "none";
defparam \INSTRUCAO[17]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[17]~I .operation_mode = "output";
defparam \INSTRUCAO[17]~I .output_async_reset = "none";
defparam \INSTRUCAO[17]~I .output_power_up = "low";
defparam \INSTRUCAO[17]~I .output_register_mode = "none";
defparam \INSTRUCAO[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[16]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[16]));
// synopsys translate_off
defparam \INSTRUCAO[16]~I .input_async_reset = "none";
defparam \INSTRUCAO[16]~I .input_power_up = "low";
defparam \INSTRUCAO[16]~I .input_register_mode = "none";
defparam \INSTRUCAO[16]~I .input_sync_reset = "none";
defparam \INSTRUCAO[16]~I .oe_async_reset = "none";
defparam \INSTRUCAO[16]~I .oe_power_up = "low";
defparam \INSTRUCAO[16]~I .oe_register_mode = "none";
defparam \INSTRUCAO[16]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[16]~I .operation_mode = "output";
defparam \INSTRUCAO[16]~I .output_async_reset = "none";
defparam \INSTRUCAO[16]~I .output_power_up = "low";
defparam \INSTRUCAO[16]~I .output_register_mode = "none";
defparam \INSTRUCAO[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[15]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[15]));
// synopsys translate_off
defparam \INSTRUCAO[15]~I .input_async_reset = "none";
defparam \INSTRUCAO[15]~I .input_power_up = "low";
defparam \INSTRUCAO[15]~I .input_register_mode = "none";
defparam \INSTRUCAO[15]~I .input_sync_reset = "none";
defparam \INSTRUCAO[15]~I .oe_async_reset = "none";
defparam \INSTRUCAO[15]~I .oe_power_up = "low";
defparam \INSTRUCAO[15]~I .oe_register_mode = "none";
defparam \INSTRUCAO[15]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[15]~I .operation_mode = "output";
defparam \INSTRUCAO[15]~I .output_async_reset = "none";
defparam \INSTRUCAO[15]~I .output_power_up = "low";
defparam \INSTRUCAO[15]~I .output_register_mode = "none";
defparam \INSTRUCAO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[14]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[14]));
// synopsys translate_off
defparam \INSTRUCAO[14]~I .input_async_reset = "none";
defparam \INSTRUCAO[14]~I .input_power_up = "low";
defparam \INSTRUCAO[14]~I .input_register_mode = "none";
defparam \INSTRUCAO[14]~I .input_sync_reset = "none";
defparam \INSTRUCAO[14]~I .oe_async_reset = "none";
defparam \INSTRUCAO[14]~I .oe_power_up = "low";
defparam \INSTRUCAO[14]~I .oe_register_mode = "none";
defparam \INSTRUCAO[14]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[14]~I .operation_mode = "output";
defparam \INSTRUCAO[14]~I .output_async_reset = "none";
defparam \INSTRUCAO[14]~I .output_power_up = "low";
defparam \INSTRUCAO[14]~I .output_register_mode = "none";
defparam \INSTRUCAO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[13]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[13]));
// synopsys translate_off
defparam \INSTRUCAO[13]~I .input_async_reset = "none";
defparam \INSTRUCAO[13]~I .input_power_up = "low";
defparam \INSTRUCAO[13]~I .input_register_mode = "none";
defparam \INSTRUCAO[13]~I .input_sync_reset = "none";
defparam \INSTRUCAO[13]~I .oe_async_reset = "none";
defparam \INSTRUCAO[13]~I .oe_power_up = "low";
defparam \INSTRUCAO[13]~I .oe_register_mode = "none";
defparam \INSTRUCAO[13]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[13]~I .operation_mode = "output";
defparam \INSTRUCAO[13]~I .output_async_reset = "none";
defparam \INSTRUCAO[13]~I .output_power_up = "low";
defparam \INSTRUCAO[13]~I .output_register_mode = "none";
defparam \INSTRUCAO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[12]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[12]));
// synopsys translate_off
defparam \INSTRUCAO[12]~I .input_async_reset = "none";
defparam \INSTRUCAO[12]~I .input_power_up = "low";
defparam \INSTRUCAO[12]~I .input_register_mode = "none";
defparam \INSTRUCAO[12]~I .input_sync_reset = "none";
defparam \INSTRUCAO[12]~I .oe_async_reset = "none";
defparam \INSTRUCAO[12]~I .oe_power_up = "low";
defparam \INSTRUCAO[12]~I .oe_register_mode = "none";
defparam \INSTRUCAO[12]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[12]~I .operation_mode = "output";
defparam \INSTRUCAO[12]~I .output_async_reset = "none";
defparam \INSTRUCAO[12]~I .output_power_up = "low";
defparam \INSTRUCAO[12]~I .output_register_mode = "none";
defparam \INSTRUCAO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[11]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[11]));
// synopsys translate_off
defparam \INSTRUCAO[11]~I .input_async_reset = "none";
defparam \INSTRUCAO[11]~I .input_power_up = "low";
defparam \INSTRUCAO[11]~I .input_register_mode = "none";
defparam \INSTRUCAO[11]~I .input_sync_reset = "none";
defparam \INSTRUCAO[11]~I .oe_async_reset = "none";
defparam \INSTRUCAO[11]~I .oe_power_up = "low";
defparam \INSTRUCAO[11]~I .oe_register_mode = "none";
defparam \INSTRUCAO[11]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[11]~I .operation_mode = "output";
defparam \INSTRUCAO[11]~I .output_async_reset = "none";
defparam \INSTRUCAO[11]~I .output_power_up = "low";
defparam \INSTRUCAO[11]~I .output_register_mode = "none";
defparam \INSTRUCAO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[10]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[10]));
// synopsys translate_off
defparam \INSTRUCAO[10]~I .input_async_reset = "none";
defparam \INSTRUCAO[10]~I .input_power_up = "low";
defparam \INSTRUCAO[10]~I .input_register_mode = "none";
defparam \INSTRUCAO[10]~I .input_sync_reset = "none";
defparam \INSTRUCAO[10]~I .oe_async_reset = "none";
defparam \INSTRUCAO[10]~I .oe_power_up = "low";
defparam \INSTRUCAO[10]~I .oe_register_mode = "none";
defparam \INSTRUCAO[10]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[10]~I .operation_mode = "output";
defparam \INSTRUCAO[10]~I .output_async_reset = "none";
defparam \INSTRUCAO[10]~I .output_power_up = "low";
defparam \INSTRUCAO[10]~I .output_register_mode = "none";
defparam \INSTRUCAO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[9]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[9]));
// synopsys translate_off
defparam \INSTRUCAO[9]~I .input_async_reset = "none";
defparam \INSTRUCAO[9]~I .input_power_up = "low";
defparam \INSTRUCAO[9]~I .input_register_mode = "none";
defparam \INSTRUCAO[9]~I .input_sync_reset = "none";
defparam \INSTRUCAO[9]~I .oe_async_reset = "none";
defparam \INSTRUCAO[9]~I .oe_power_up = "low";
defparam \INSTRUCAO[9]~I .oe_register_mode = "none";
defparam \INSTRUCAO[9]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[9]~I .operation_mode = "output";
defparam \INSTRUCAO[9]~I .output_async_reset = "none";
defparam \INSTRUCAO[9]~I .output_power_up = "low";
defparam \INSTRUCAO[9]~I .output_register_mode = "none";
defparam \INSTRUCAO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[8]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[8]));
// synopsys translate_off
defparam \INSTRUCAO[8]~I .input_async_reset = "none";
defparam \INSTRUCAO[8]~I .input_power_up = "low";
defparam \INSTRUCAO[8]~I .input_register_mode = "none";
defparam \INSTRUCAO[8]~I .input_sync_reset = "none";
defparam \INSTRUCAO[8]~I .oe_async_reset = "none";
defparam \INSTRUCAO[8]~I .oe_power_up = "low";
defparam \INSTRUCAO[8]~I .oe_register_mode = "none";
defparam \INSTRUCAO[8]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[8]~I .operation_mode = "output";
defparam \INSTRUCAO[8]~I .output_async_reset = "none";
defparam \INSTRUCAO[8]~I .output_power_up = "low";
defparam \INSTRUCAO[8]~I .output_register_mode = "none";
defparam \INSTRUCAO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[7]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[7]));
// synopsys translate_off
defparam \INSTRUCAO[7]~I .input_async_reset = "none";
defparam \INSTRUCAO[7]~I .input_power_up = "low";
defparam \INSTRUCAO[7]~I .input_register_mode = "none";
defparam \INSTRUCAO[7]~I .input_sync_reset = "none";
defparam \INSTRUCAO[7]~I .oe_async_reset = "none";
defparam \INSTRUCAO[7]~I .oe_power_up = "low";
defparam \INSTRUCAO[7]~I .oe_register_mode = "none";
defparam \INSTRUCAO[7]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[7]~I .operation_mode = "output";
defparam \INSTRUCAO[7]~I .output_async_reset = "none";
defparam \INSTRUCAO[7]~I .output_power_up = "low";
defparam \INSTRUCAO[7]~I .output_register_mode = "none";
defparam \INSTRUCAO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[6]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[6]));
// synopsys translate_off
defparam \INSTRUCAO[6]~I .input_async_reset = "none";
defparam \INSTRUCAO[6]~I .input_power_up = "low";
defparam \INSTRUCAO[6]~I .input_register_mode = "none";
defparam \INSTRUCAO[6]~I .input_sync_reset = "none";
defparam \INSTRUCAO[6]~I .oe_async_reset = "none";
defparam \INSTRUCAO[6]~I .oe_power_up = "low";
defparam \INSTRUCAO[6]~I .oe_register_mode = "none";
defparam \INSTRUCAO[6]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[6]~I .operation_mode = "output";
defparam \INSTRUCAO[6]~I .output_async_reset = "none";
defparam \INSTRUCAO[6]~I .output_power_up = "low";
defparam \INSTRUCAO[6]~I .output_register_mode = "none";
defparam \INSTRUCAO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[5]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[5]));
// synopsys translate_off
defparam \INSTRUCAO[5]~I .input_async_reset = "none";
defparam \INSTRUCAO[5]~I .input_power_up = "low";
defparam \INSTRUCAO[5]~I .input_register_mode = "none";
defparam \INSTRUCAO[5]~I .input_sync_reset = "none";
defparam \INSTRUCAO[5]~I .oe_async_reset = "none";
defparam \INSTRUCAO[5]~I .oe_power_up = "low";
defparam \INSTRUCAO[5]~I .oe_register_mode = "none";
defparam \INSTRUCAO[5]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[5]~I .operation_mode = "output";
defparam \INSTRUCAO[5]~I .output_async_reset = "none";
defparam \INSTRUCAO[5]~I .output_power_up = "low";
defparam \INSTRUCAO[5]~I .output_register_mode = "none";
defparam \INSTRUCAO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[4]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[4]));
// synopsys translate_off
defparam \INSTRUCAO[4]~I .input_async_reset = "none";
defparam \INSTRUCAO[4]~I .input_power_up = "low";
defparam \INSTRUCAO[4]~I .input_register_mode = "none";
defparam \INSTRUCAO[4]~I .input_sync_reset = "none";
defparam \INSTRUCAO[4]~I .oe_async_reset = "none";
defparam \INSTRUCAO[4]~I .oe_power_up = "low";
defparam \INSTRUCAO[4]~I .oe_register_mode = "none";
defparam \INSTRUCAO[4]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[4]~I .operation_mode = "output";
defparam \INSTRUCAO[4]~I .output_async_reset = "none";
defparam \INSTRUCAO[4]~I .output_power_up = "low";
defparam \INSTRUCAO[4]~I .output_register_mode = "none";
defparam \INSTRUCAO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[3]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[3]));
// synopsys translate_off
defparam \INSTRUCAO[3]~I .input_async_reset = "none";
defparam \INSTRUCAO[3]~I .input_power_up = "low";
defparam \INSTRUCAO[3]~I .input_register_mode = "none";
defparam \INSTRUCAO[3]~I .input_sync_reset = "none";
defparam \INSTRUCAO[3]~I .oe_async_reset = "none";
defparam \INSTRUCAO[3]~I .oe_power_up = "low";
defparam \INSTRUCAO[3]~I .oe_register_mode = "none";
defparam \INSTRUCAO[3]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[3]~I .operation_mode = "output";
defparam \INSTRUCAO[3]~I .output_async_reset = "none";
defparam \INSTRUCAO[3]~I .output_power_up = "low";
defparam \INSTRUCAO[3]~I .output_register_mode = "none";
defparam \INSTRUCAO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[2]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[2]));
// synopsys translate_off
defparam \INSTRUCAO[2]~I .input_async_reset = "none";
defparam \INSTRUCAO[2]~I .input_power_up = "low";
defparam \INSTRUCAO[2]~I .input_register_mode = "none";
defparam \INSTRUCAO[2]~I .input_sync_reset = "none";
defparam \INSTRUCAO[2]~I .oe_async_reset = "none";
defparam \INSTRUCAO[2]~I .oe_power_up = "low";
defparam \INSTRUCAO[2]~I .oe_register_mode = "none";
defparam \INSTRUCAO[2]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[2]~I .operation_mode = "output";
defparam \INSTRUCAO[2]~I .output_async_reset = "none";
defparam \INSTRUCAO[2]~I .output_power_up = "low";
defparam \INSTRUCAO[2]~I .output_register_mode = "none";
defparam \INSTRUCAO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[1]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[1]));
// synopsys translate_off
defparam \INSTRUCAO[1]~I .input_async_reset = "none";
defparam \INSTRUCAO[1]~I .input_power_up = "low";
defparam \INSTRUCAO[1]~I .input_register_mode = "none";
defparam \INSTRUCAO[1]~I .input_sync_reset = "none";
defparam \INSTRUCAO[1]~I .oe_async_reset = "none";
defparam \INSTRUCAO[1]~I .oe_power_up = "low";
defparam \INSTRUCAO[1]~I .oe_register_mode = "none";
defparam \INSTRUCAO[1]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[1]~I .operation_mode = "output";
defparam \INSTRUCAO[1]~I .output_async_reset = "none";
defparam \INSTRUCAO[1]~I .output_power_up = "low";
defparam \INSTRUCAO[1]~I .output_register_mode = "none";
defparam \INSTRUCAO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INSTRUCAO[0]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INSTRUCAO[0]));
// synopsys translate_off
defparam \INSTRUCAO[0]~I .input_async_reset = "none";
defparam \INSTRUCAO[0]~I .input_power_up = "low";
defparam \INSTRUCAO[0]~I .input_register_mode = "none";
defparam \INSTRUCAO[0]~I .input_sync_reset = "none";
defparam \INSTRUCAO[0]~I .oe_async_reset = "none";
defparam \INSTRUCAO[0]~I .oe_power_up = "low";
defparam \INSTRUCAO[0]~I .oe_register_mode = "none";
defparam \INSTRUCAO[0]~I .oe_sync_reset = "none";
defparam \INSTRUCAO[0]~I .operation_mode = "output";
defparam \INSTRUCAO[0]~I .output_async_reset = "none";
defparam \INSTRUCAO[0]~I .output_power_up = "low";
defparam \INSTRUCAO[0]~I .output_register_mode = "none";
defparam \INSTRUCAO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[31]~I (
	.datain(\inst3|out[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[31]));
// synopsys translate_off
defparam \IROUTPUT[31]~I .input_async_reset = "none";
defparam \IROUTPUT[31]~I .input_power_up = "low";
defparam \IROUTPUT[31]~I .input_register_mode = "none";
defparam \IROUTPUT[31]~I .input_sync_reset = "none";
defparam \IROUTPUT[31]~I .oe_async_reset = "none";
defparam \IROUTPUT[31]~I .oe_power_up = "low";
defparam \IROUTPUT[31]~I .oe_register_mode = "none";
defparam \IROUTPUT[31]~I .oe_sync_reset = "none";
defparam \IROUTPUT[31]~I .operation_mode = "output";
defparam \IROUTPUT[31]~I .output_async_reset = "none";
defparam \IROUTPUT[31]~I .output_power_up = "low";
defparam \IROUTPUT[31]~I .output_register_mode = "none";
defparam \IROUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[30]~I (
	.datain(\inst3|out[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[30]));
// synopsys translate_off
defparam \IROUTPUT[30]~I .input_async_reset = "none";
defparam \IROUTPUT[30]~I .input_power_up = "low";
defparam \IROUTPUT[30]~I .input_register_mode = "none";
defparam \IROUTPUT[30]~I .input_sync_reset = "none";
defparam \IROUTPUT[30]~I .oe_async_reset = "none";
defparam \IROUTPUT[30]~I .oe_power_up = "low";
defparam \IROUTPUT[30]~I .oe_register_mode = "none";
defparam \IROUTPUT[30]~I .oe_sync_reset = "none";
defparam \IROUTPUT[30]~I .operation_mode = "output";
defparam \IROUTPUT[30]~I .output_async_reset = "none";
defparam \IROUTPUT[30]~I .output_power_up = "low";
defparam \IROUTPUT[30]~I .output_register_mode = "none";
defparam \IROUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[29]~I (
	.datain(\inst3|out[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[29]));
// synopsys translate_off
defparam \IROUTPUT[29]~I .input_async_reset = "none";
defparam \IROUTPUT[29]~I .input_power_up = "low";
defparam \IROUTPUT[29]~I .input_register_mode = "none";
defparam \IROUTPUT[29]~I .input_sync_reset = "none";
defparam \IROUTPUT[29]~I .oe_async_reset = "none";
defparam \IROUTPUT[29]~I .oe_power_up = "low";
defparam \IROUTPUT[29]~I .oe_register_mode = "none";
defparam \IROUTPUT[29]~I .oe_sync_reset = "none";
defparam \IROUTPUT[29]~I .operation_mode = "output";
defparam \IROUTPUT[29]~I .output_async_reset = "none";
defparam \IROUTPUT[29]~I .output_power_up = "low";
defparam \IROUTPUT[29]~I .output_register_mode = "none";
defparam \IROUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[28]~I (
	.datain(\inst3|out[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[28]));
// synopsys translate_off
defparam \IROUTPUT[28]~I .input_async_reset = "none";
defparam \IROUTPUT[28]~I .input_power_up = "low";
defparam \IROUTPUT[28]~I .input_register_mode = "none";
defparam \IROUTPUT[28]~I .input_sync_reset = "none";
defparam \IROUTPUT[28]~I .oe_async_reset = "none";
defparam \IROUTPUT[28]~I .oe_power_up = "low";
defparam \IROUTPUT[28]~I .oe_register_mode = "none";
defparam \IROUTPUT[28]~I .oe_sync_reset = "none";
defparam \IROUTPUT[28]~I .operation_mode = "output";
defparam \IROUTPUT[28]~I .output_async_reset = "none";
defparam \IROUTPUT[28]~I .output_power_up = "low";
defparam \IROUTPUT[28]~I .output_register_mode = "none";
defparam \IROUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[27]~I (
	.datain(\inst3|out[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[27]));
// synopsys translate_off
defparam \IROUTPUT[27]~I .input_async_reset = "none";
defparam \IROUTPUT[27]~I .input_power_up = "low";
defparam \IROUTPUT[27]~I .input_register_mode = "none";
defparam \IROUTPUT[27]~I .input_sync_reset = "none";
defparam \IROUTPUT[27]~I .oe_async_reset = "none";
defparam \IROUTPUT[27]~I .oe_power_up = "low";
defparam \IROUTPUT[27]~I .oe_register_mode = "none";
defparam \IROUTPUT[27]~I .oe_sync_reset = "none";
defparam \IROUTPUT[27]~I .operation_mode = "output";
defparam \IROUTPUT[27]~I .output_async_reset = "none";
defparam \IROUTPUT[27]~I .output_power_up = "low";
defparam \IROUTPUT[27]~I .output_register_mode = "none";
defparam \IROUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[26]~I (
	.datain(\inst3|out[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[26]));
// synopsys translate_off
defparam \IROUTPUT[26]~I .input_async_reset = "none";
defparam \IROUTPUT[26]~I .input_power_up = "low";
defparam \IROUTPUT[26]~I .input_register_mode = "none";
defparam \IROUTPUT[26]~I .input_sync_reset = "none";
defparam \IROUTPUT[26]~I .oe_async_reset = "none";
defparam \IROUTPUT[26]~I .oe_power_up = "low";
defparam \IROUTPUT[26]~I .oe_register_mode = "none";
defparam \IROUTPUT[26]~I .oe_sync_reset = "none";
defparam \IROUTPUT[26]~I .operation_mode = "output";
defparam \IROUTPUT[26]~I .output_async_reset = "none";
defparam \IROUTPUT[26]~I .output_power_up = "low";
defparam \IROUTPUT[26]~I .output_register_mode = "none";
defparam \IROUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[25]~I (
	.datain(\inst3|out[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[25]));
// synopsys translate_off
defparam \IROUTPUT[25]~I .input_async_reset = "none";
defparam \IROUTPUT[25]~I .input_power_up = "low";
defparam \IROUTPUT[25]~I .input_register_mode = "none";
defparam \IROUTPUT[25]~I .input_sync_reset = "none";
defparam \IROUTPUT[25]~I .oe_async_reset = "none";
defparam \IROUTPUT[25]~I .oe_power_up = "low";
defparam \IROUTPUT[25]~I .oe_register_mode = "none";
defparam \IROUTPUT[25]~I .oe_sync_reset = "none";
defparam \IROUTPUT[25]~I .operation_mode = "output";
defparam \IROUTPUT[25]~I .output_async_reset = "none";
defparam \IROUTPUT[25]~I .output_power_up = "low";
defparam \IROUTPUT[25]~I .output_register_mode = "none";
defparam \IROUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[24]~I (
	.datain(\inst3|out[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[24]));
// synopsys translate_off
defparam \IROUTPUT[24]~I .input_async_reset = "none";
defparam \IROUTPUT[24]~I .input_power_up = "low";
defparam \IROUTPUT[24]~I .input_register_mode = "none";
defparam \IROUTPUT[24]~I .input_sync_reset = "none";
defparam \IROUTPUT[24]~I .oe_async_reset = "none";
defparam \IROUTPUT[24]~I .oe_power_up = "low";
defparam \IROUTPUT[24]~I .oe_register_mode = "none";
defparam \IROUTPUT[24]~I .oe_sync_reset = "none";
defparam \IROUTPUT[24]~I .operation_mode = "output";
defparam \IROUTPUT[24]~I .output_async_reset = "none";
defparam \IROUTPUT[24]~I .output_power_up = "low";
defparam \IROUTPUT[24]~I .output_register_mode = "none";
defparam \IROUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[23]~I (
	.datain(\inst3|out[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[23]));
// synopsys translate_off
defparam \IROUTPUT[23]~I .input_async_reset = "none";
defparam \IROUTPUT[23]~I .input_power_up = "low";
defparam \IROUTPUT[23]~I .input_register_mode = "none";
defparam \IROUTPUT[23]~I .input_sync_reset = "none";
defparam \IROUTPUT[23]~I .oe_async_reset = "none";
defparam \IROUTPUT[23]~I .oe_power_up = "low";
defparam \IROUTPUT[23]~I .oe_register_mode = "none";
defparam \IROUTPUT[23]~I .oe_sync_reset = "none";
defparam \IROUTPUT[23]~I .operation_mode = "output";
defparam \IROUTPUT[23]~I .output_async_reset = "none";
defparam \IROUTPUT[23]~I .output_power_up = "low";
defparam \IROUTPUT[23]~I .output_register_mode = "none";
defparam \IROUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[22]~I (
	.datain(\inst3|out[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[22]));
// synopsys translate_off
defparam \IROUTPUT[22]~I .input_async_reset = "none";
defparam \IROUTPUT[22]~I .input_power_up = "low";
defparam \IROUTPUT[22]~I .input_register_mode = "none";
defparam \IROUTPUT[22]~I .input_sync_reset = "none";
defparam \IROUTPUT[22]~I .oe_async_reset = "none";
defparam \IROUTPUT[22]~I .oe_power_up = "low";
defparam \IROUTPUT[22]~I .oe_register_mode = "none";
defparam \IROUTPUT[22]~I .oe_sync_reset = "none";
defparam \IROUTPUT[22]~I .operation_mode = "output";
defparam \IROUTPUT[22]~I .output_async_reset = "none";
defparam \IROUTPUT[22]~I .output_power_up = "low";
defparam \IROUTPUT[22]~I .output_register_mode = "none";
defparam \IROUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[21]~I (
	.datain(\inst3|out[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[21]));
// synopsys translate_off
defparam \IROUTPUT[21]~I .input_async_reset = "none";
defparam \IROUTPUT[21]~I .input_power_up = "low";
defparam \IROUTPUT[21]~I .input_register_mode = "none";
defparam \IROUTPUT[21]~I .input_sync_reset = "none";
defparam \IROUTPUT[21]~I .oe_async_reset = "none";
defparam \IROUTPUT[21]~I .oe_power_up = "low";
defparam \IROUTPUT[21]~I .oe_register_mode = "none";
defparam \IROUTPUT[21]~I .oe_sync_reset = "none";
defparam \IROUTPUT[21]~I .operation_mode = "output";
defparam \IROUTPUT[21]~I .output_async_reset = "none";
defparam \IROUTPUT[21]~I .output_power_up = "low";
defparam \IROUTPUT[21]~I .output_register_mode = "none";
defparam \IROUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[20]~I (
	.datain(\inst3|out[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[20]));
// synopsys translate_off
defparam \IROUTPUT[20]~I .input_async_reset = "none";
defparam \IROUTPUT[20]~I .input_power_up = "low";
defparam \IROUTPUT[20]~I .input_register_mode = "none";
defparam \IROUTPUT[20]~I .input_sync_reset = "none";
defparam \IROUTPUT[20]~I .oe_async_reset = "none";
defparam \IROUTPUT[20]~I .oe_power_up = "low";
defparam \IROUTPUT[20]~I .oe_register_mode = "none";
defparam \IROUTPUT[20]~I .oe_sync_reset = "none";
defparam \IROUTPUT[20]~I .operation_mode = "output";
defparam \IROUTPUT[20]~I .output_async_reset = "none";
defparam \IROUTPUT[20]~I .output_power_up = "low";
defparam \IROUTPUT[20]~I .output_register_mode = "none";
defparam \IROUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[19]~I (
	.datain(\inst3|out[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[19]));
// synopsys translate_off
defparam \IROUTPUT[19]~I .input_async_reset = "none";
defparam \IROUTPUT[19]~I .input_power_up = "low";
defparam \IROUTPUT[19]~I .input_register_mode = "none";
defparam \IROUTPUT[19]~I .input_sync_reset = "none";
defparam \IROUTPUT[19]~I .oe_async_reset = "none";
defparam \IROUTPUT[19]~I .oe_power_up = "low";
defparam \IROUTPUT[19]~I .oe_register_mode = "none";
defparam \IROUTPUT[19]~I .oe_sync_reset = "none";
defparam \IROUTPUT[19]~I .operation_mode = "output";
defparam \IROUTPUT[19]~I .output_async_reset = "none";
defparam \IROUTPUT[19]~I .output_power_up = "low";
defparam \IROUTPUT[19]~I .output_register_mode = "none";
defparam \IROUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[18]~I (
	.datain(\inst3|out[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[18]));
// synopsys translate_off
defparam \IROUTPUT[18]~I .input_async_reset = "none";
defparam \IROUTPUT[18]~I .input_power_up = "low";
defparam \IROUTPUT[18]~I .input_register_mode = "none";
defparam \IROUTPUT[18]~I .input_sync_reset = "none";
defparam \IROUTPUT[18]~I .oe_async_reset = "none";
defparam \IROUTPUT[18]~I .oe_power_up = "low";
defparam \IROUTPUT[18]~I .oe_register_mode = "none";
defparam \IROUTPUT[18]~I .oe_sync_reset = "none";
defparam \IROUTPUT[18]~I .operation_mode = "output";
defparam \IROUTPUT[18]~I .output_async_reset = "none";
defparam \IROUTPUT[18]~I .output_power_up = "low";
defparam \IROUTPUT[18]~I .output_register_mode = "none";
defparam \IROUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[17]~I (
	.datain(\inst3|out[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[17]));
// synopsys translate_off
defparam \IROUTPUT[17]~I .input_async_reset = "none";
defparam \IROUTPUT[17]~I .input_power_up = "low";
defparam \IROUTPUT[17]~I .input_register_mode = "none";
defparam \IROUTPUT[17]~I .input_sync_reset = "none";
defparam \IROUTPUT[17]~I .oe_async_reset = "none";
defparam \IROUTPUT[17]~I .oe_power_up = "low";
defparam \IROUTPUT[17]~I .oe_register_mode = "none";
defparam \IROUTPUT[17]~I .oe_sync_reset = "none";
defparam \IROUTPUT[17]~I .operation_mode = "output";
defparam \IROUTPUT[17]~I .output_async_reset = "none";
defparam \IROUTPUT[17]~I .output_power_up = "low";
defparam \IROUTPUT[17]~I .output_register_mode = "none";
defparam \IROUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[16]~I (
	.datain(\inst3|out[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[16]));
// synopsys translate_off
defparam \IROUTPUT[16]~I .input_async_reset = "none";
defparam \IROUTPUT[16]~I .input_power_up = "low";
defparam \IROUTPUT[16]~I .input_register_mode = "none";
defparam \IROUTPUT[16]~I .input_sync_reset = "none";
defparam \IROUTPUT[16]~I .oe_async_reset = "none";
defparam \IROUTPUT[16]~I .oe_power_up = "low";
defparam \IROUTPUT[16]~I .oe_register_mode = "none";
defparam \IROUTPUT[16]~I .oe_sync_reset = "none";
defparam \IROUTPUT[16]~I .operation_mode = "output";
defparam \IROUTPUT[16]~I .output_async_reset = "none";
defparam \IROUTPUT[16]~I .output_power_up = "low";
defparam \IROUTPUT[16]~I .output_register_mode = "none";
defparam \IROUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[15]~I (
	.datain(\inst3|out[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[15]));
// synopsys translate_off
defparam \IROUTPUT[15]~I .input_async_reset = "none";
defparam \IROUTPUT[15]~I .input_power_up = "low";
defparam \IROUTPUT[15]~I .input_register_mode = "none";
defparam \IROUTPUT[15]~I .input_sync_reset = "none";
defparam \IROUTPUT[15]~I .oe_async_reset = "none";
defparam \IROUTPUT[15]~I .oe_power_up = "low";
defparam \IROUTPUT[15]~I .oe_register_mode = "none";
defparam \IROUTPUT[15]~I .oe_sync_reset = "none";
defparam \IROUTPUT[15]~I .operation_mode = "output";
defparam \IROUTPUT[15]~I .output_async_reset = "none";
defparam \IROUTPUT[15]~I .output_power_up = "low";
defparam \IROUTPUT[15]~I .output_register_mode = "none";
defparam \IROUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[14]~I (
	.datain(\inst3|out[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[14]));
// synopsys translate_off
defparam \IROUTPUT[14]~I .input_async_reset = "none";
defparam \IROUTPUT[14]~I .input_power_up = "low";
defparam \IROUTPUT[14]~I .input_register_mode = "none";
defparam \IROUTPUT[14]~I .input_sync_reset = "none";
defparam \IROUTPUT[14]~I .oe_async_reset = "none";
defparam \IROUTPUT[14]~I .oe_power_up = "low";
defparam \IROUTPUT[14]~I .oe_register_mode = "none";
defparam \IROUTPUT[14]~I .oe_sync_reset = "none";
defparam \IROUTPUT[14]~I .operation_mode = "output";
defparam \IROUTPUT[14]~I .output_async_reset = "none";
defparam \IROUTPUT[14]~I .output_power_up = "low";
defparam \IROUTPUT[14]~I .output_register_mode = "none";
defparam \IROUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[13]~I (
	.datain(\inst3|out[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[13]));
// synopsys translate_off
defparam \IROUTPUT[13]~I .input_async_reset = "none";
defparam \IROUTPUT[13]~I .input_power_up = "low";
defparam \IROUTPUT[13]~I .input_register_mode = "none";
defparam \IROUTPUT[13]~I .input_sync_reset = "none";
defparam \IROUTPUT[13]~I .oe_async_reset = "none";
defparam \IROUTPUT[13]~I .oe_power_up = "low";
defparam \IROUTPUT[13]~I .oe_register_mode = "none";
defparam \IROUTPUT[13]~I .oe_sync_reset = "none";
defparam \IROUTPUT[13]~I .operation_mode = "output";
defparam \IROUTPUT[13]~I .output_async_reset = "none";
defparam \IROUTPUT[13]~I .output_power_up = "low";
defparam \IROUTPUT[13]~I .output_register_mode = "none";
defparam \IROUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[12]~I (
	.datain(\inst3|out[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[12]));
// synopsys translate_off
defparam \IROUTPUT[12]~I .input_async_reset = "none";
defparam \IROUTPUT[12]~I .input_power_up = "low";
defparam \IROUTPUT[12]~I .input_register_mode = "none";
defparam \IROUTPUT[12]~I .input_sync_reset = "none";
defparam \IROUTPUT[12]~I .oe_async_reset = "none";
defparam \IROUTPUT[12]~I .oe_power_up = "low";
defparam \IROUTPUT[12]~I .oe_register_mode = "none";
defparam \IROUTPUT[12]~I .oe_sync_reset = "none";
defparam \IROUTPUT[12]~I .operation_mode = "output";
defparam \IROUTPUT[12]~I .output_async_reset = "none";
defparam \IROUTPUT[12]~I .output_power_up = "low";
defparam \IROUTPUT[12]~I .output_register_mode = "none";
defparam \IROUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[11]~I (
	.datain(\inst3|out[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[11]));
// synopsys translate_off
defparam \IROUTPUT[11]~I .input_async_reset = "none";
defparam \IROUTPUT[11]~I .input_power_up = "low";
defparam \IROUTPUT[11]~I .input_register_mode = "none";
defparam \IROUTPUT[11]~I .input_sync_reset = "none";
defparam \IROUTPUT[11]~I .oe_async_reset = "none";
defparam \IROUTPUT[11]~I .oe_power_up = "low";
defparam \IROUTPUT[11]~I .oe_register_mode = "none";
defparam \IROUTPUT[11]~I .oe_sync_reset = "none";
defparam \IROUTPUT[11]~I .operation_mode = "output";
defparam \IROUTPUT[11]~I .output_async_reset = "none";
defparam \IROUTPUT[11]~I .output_power_up = "low";
defparam \IROUTPUT[11]~I .output_register_mode = "none";
defparam \IROUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[10]~I (
	.datain(\inst3|out[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[10]));
// synopsys translate_off
defparam \IROUTPUT[10]~I .input_async_reset = "none";
defparam \IROUTPUT[10]~I .input_power_up = "low";
defparam \IROUTPUT[10]~I .input_register_mode = "none";
defparam \IROUTPUT[10]~I .input_sync_reset = "none";
defparam \IROUTPUT[10]~I .oe_async_reset = "none";
defparam \IROUTPUT[10]~I .oe_power_up = "low";
defparam \IROUTPUT[10]~I .oe_register_mode = "none";
defparam \IROUTPUT[10]~I .oe_sync_reset = "none";
defparam \IROUTPUT[10]~I .operation_mode = "output";
defparam \IROUTPUT[10]~I .output_async_reset = "none";
defparam \IROUTPUT[10]~I .output_power_up = "low";
defparam \IROUTPUT[10]~I .output_register_mode = "none";
defparam \IROUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[9]~I (
	.datain(\inst3|out[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[9]));
// synopsys translate_off
defparam \IROUTPUT[9]~I .input_async_reset = "none";
defparam \IROUTPUT[9]~I .input_power_up = "low";
defparam \IROUTPUT[9]~I .input_register_mode = "none";
defparam \IROUTPUT[9]~I .input_sync_reset = "none";
defparam \IROUTPUT[9]~I .oe_async_reset = "none";
defparam \IROUTPUT[9]~I .oe_power_up = "low";
defparam \IROUTPUT[9]~I .oe_register_mode = "none";
defparam \IROUTPUT[9]~I .oe_sync_reset = "none";
defparam \IROUTPUT[9]~I .operation_mode = "output";
defparam \IROUTPUT[9]~I .output_async_reset = "none";
defparam \IROUTPUT[9]~I .output_power_up = "low";
defparam \IROUTPUT[9]~I .output_register_mode = "none";
defparam \IROUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[8]~I (
	.datain(\inst3|out[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[8]));
// synopsys translate_off
defparam \IROUTPUT[8]~I .input_async_reset = "none";
defparam \IROUTPUT[8]~I .input_power_up = "low";
defparam \IROUTPUT[8]~I .input_register_mode = "none";
defparam \IROUTPUT[8]~I .input_sync_reset = "none";
defparam \IROUTPUT[8]~I .oe_async_reset = "none";
defparam \IROUTPUT[8]~I .oe_power_up = "low";
defparam \IROUTPUT[8]~I .oe_register_mode = "none";
defparam \IROUTPUT[8]~I .oe_sync_reset = "none";
defparam \IROUTPUT[8]~I .operation_mode = "output";
defparam \IROUTPUT[8]~I .output_async_reset = "none";
defparam \IROUTPUT[8]~I .output_power_up = "low";
defparam \IROUTPUT[8]~I .output_register_mode = "none";
defparam \IROUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[7]~I (
	.datain(\inst3|out[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[7]));
// synopsys translate_off
defparam \IROUTPUT[7]~I .input_async_reset = "none";
defparam \IROUTPUT[7]~I .input_power_up = "low";
defparam \IROUTPUT[7]~I .input_register_mode = "none";
defparam \IROUTPUT[7]~I .input_sync_reset = "none";
defparam \IROUTPUT[7]~I .oe_async_reset = "none";
defparam \IROUTPUT[7]~I .oe_power_up = "low";
defparam \IROUTPUT[7]~I .oe_register_mode = "none";
defparam \IROUTPUT[7]~I .oe_sync_reset = "none";
defparam \IROUTPUT[7]~I .operation_mode = "output";
defparam \IROUTPUT[7]~I .output_async_reset = "none";
defparam \IROUTPUT[7]~I .output_power_up = "low";
defparam \IROUTPUT[7]~I .output_register_mode = "none";
defparam \IROUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[6]~I (
	.datain(\inst3|out[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[6]));
// synopsys translate_off
defparam \IROUTPUT[6]~I .input_async_reset = "none";
defparam \IROUTPUT[6]~I .input_power_up = "low";
defparam \IROUTPUT[6]~I .input_register_mode = "none";
defparam \IROUTPUT[6]~I .input_sync_reset = "none";
defparam \IROUTPUT[6]~I .oe_async_reset = "none";
defparam \IROUTPUT[6]~I .oe_power_up = "low";
defparam \IROUTPUT[6]~I .oe_register_mode = "none";
defparam \IROUTPUT[6]~I .oe_sync_reset = "none";
defparam \IROUTPUT[6]~I .operation_mode = "output";
defparam \IROUTPUT[6]~I .output_async_reset = "none";
defparam \IROUTPUT[6]~I .output_power_up = "low";
defparam \IROUTPUT[6]~I .output_register_mode = "none";
defparam \IROUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[5]~I (
	.datain(\inst3|out[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[5]));
// synopsys translate_off
defparam \IROUTPUT[5]~I .input_async_reset = "none";
defparam \IROUTPUT[5]~I .input_power_up = "low";
defparam \IROUTPUT[5]~I .input_register_mode = "none";
defparam \IROUTPUT[5]~I .input_sync_reset = "none";
defparam \IROUTPUT[5]~I .oe_async_reset = "none";
defparam \IROUTPUT[5]~I .oe_power_up = "low";
defparam \IROUTPUT[5]~I .oe_register_mode = "none";
defparam \IROUTPUT[5]~I .oe_sync_reset = "none";
defparam \IROUTPUT[5]~I .operation_mode = "output";
defparam \IROUTPUT[5]~I .output_async_reset = "none";
defparam \IROUTPUT[5]~I .output_power_up = "low";
defparam \IROUTPUT[5]~I .output_register_mode = "none";
defparam \IROUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[4]~I (
	.datain(\inst3|out[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[4]));
// synopsys translate_off
defparam \IROUTPUT[4]~I .input_async_reset = "none";
defparam \IROUTPUT[4]~I .input_power_up = "low";
defparam \IROUTPUT[4]~I .input_register_mode = "none";
defparam \IROUTPUT[4]~I .input_sync_reset = "none";
defparam \IROUTPUT[4]~I .oe_async_reset = "none";
defparam \IROUTPUT[4]~I .oe_power_up = "low";
defparam \IROUTPUT[4]~I .oe_register_mode = "none";
defparam \IROUTPUT[4]~I .oe_sync_reset = "none";
defparam \IROUTPUT[4]~I .operation_mode = "output";
defparam \IROUTPUT[4]~I .output_async_reset = "none";
defparam \IROUTPUT[4]~I .output_power_up = "low";
defparam \IROUTPUT[4]~I .output_register_mode = "none";
defparam \IROUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[3]~I (
	.datain(\inst3|out[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[3]));
// synopsys translate_off
defparam \IROUTPUT[3]~I .input_async_reset = "none";
defparam \IROUTPUT[3]~I .input_power_up = "low";
defparam \IROUTPUT[3]~I .input_register_mode = "none";
defparam \IROUTPUT[3]~I .input_sync_reset = "none";
defparam \IROUTPUT[3]~I .oe_async_reset = "none";
defparam \IROUTPUT[3]~I .oe_power_up = "low";
defparam \IROUTPUT[3]~I .oe_register_mode = "none";
defparam \IROUTPUT[3]~I .oe_sync_reset = "none";
defparam \IROUTPUT[3]~I .operation_mode = "output";
defparam \IROUTPUT[3]~I .output_async_reset = "none";
defparam \IROUTPUT[3]~I .output_power_up = "low";
defparam \IROUTPUT[3]~I .output_register_mode = "none";
defparam \IROUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[2]~I (
	.datain(\inst3|out[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[2]));
// synopsys translate_off
defparam \IROUTPUT[2]~I .input_async_reset = "none";
defparam \IROUTPUT[2]~I .input_power_up = "low";
defparam \IROUTPUT[2]~I .input_register_mode = "none";
defparam \IROUTPUT[2]~I .input_sync_reset = "none";
defparam \IROUTPUT[2]~I .oe_async_reset = "none";
defparam \IROUTPUT[2]~I .oe_power_up = "low";
defparam \IROUTPUT[2]~I .oe_register_mode = "none";
defparam \IROUTPUT[2]~I .oe_sync_reset = "none";
defparam \IROUTPUT[2]~I .operation_mode = "output";
defparam \IROUTPUT[2]~I .output_async_reset = "none";
defparam \IROUTPUT[2]~I .output_power_up = "low";
defparam \IROUTPUT[2]~I .output_register_mode = "none";
defparam \IROUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[1]~I (
	.datain(\inst3|out[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[1]));
// synopsys translate_off
defparam \IROUTPUT[1]~I .input_async_reset = "none";
defparam \IROUTPUT[1]~I .input_power_up = "low";
defparam \IROUTPUT[1]~I .input_register_mode = "none";
defparam \IROUTPUT[1]~I .input_sync_reset = "none";
defparam \IROUTPUT[1]~I .oe_async_reset = "none";
defparam \IROUTPUT[1]~I .oe_power_up = "low";
defparam \IROUTPUT[1]~I .oe_register_mode = "none";
defparam \IROUTPUT[1]~I .oe_sync_reset = "none";
defparam \IROUTPUT[1]~I .operation_mode = "output";
defparam \IROUTPUT[1]~I .output_async_reset = "none";
defparam \IROUTPUT[1]~I .output_power_up = "low";
defparam \IROUTPUT[1]~I .output_register_mode = "none";
defparam \IROUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IROUTPUT[0]~I (
	.datain(\inst3|out[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IROUTPUT[0]));
// synopsys translate_off
defparam \IROUTPUT[0]~I .input_async_reset = "none";
defparam \IROUTPUT[0]~I .input_power_up = "low";
defparam \IROUTPUT[0]~I .input_register_mode = "none";
defparam \IROUTPUT[0]~I .input_sync_reset = "none";
defparam \IROUTPUT[0]~I .oe_async_reset = "none";
defparam \IROUTPUT[0]~I .oe_power_up = "low";
defparam \IROUTPUT[0]~I .oe_register_mode = "none";
defparam \IROUTPUT[0]~I .oe_sync_reset = "none";
defparam \IROUTPUT[0]~I .operation_mode = "output";
defparam \IROUTPUT[0]~I .output_async_reset = "none";
defparam \IROUTPUT[0]~I .output_power_up = "low";
defparam \IROUTPUT[0]~I .output_register_mode = "none";
defparam \IROUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(\inst24|PC [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(\inst24|PC [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(\inst24|PC [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(\inst24|PC [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(\inst24|PC [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(\inst24|PC [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(\inst24|PC [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(\inst24|PC [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(\inst24|PC [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(!\inst24|PC [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(\inst24|PC [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(\inst24|PC [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(\inst24|PC [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(\inst24|PC [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(\inst24|PC [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(\inst24|PC [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\inst24|PC [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\inst24|PC [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\inst24|PC [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\inst24|PC [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\inst24|PC [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\inst24|PC [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\inst24|PC [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\inst24|PC [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\inst24|PC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\inst24|PC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\inst24|PC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\inst24|PC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\inst24|PC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\inst24|PC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[31]~I (
	.datain(\inst12|inst|Add0~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[31]));
// synopsys translate_off
defparam \PCJUMP[31]~I .input_async_reset = "none";
defparam \PCJUMP[31]~I .input_power_up = "low";
defparam \PCJUMP[31]~I .input_register_mode = "none";
defparam \PCJUMP[31]~I .input_sync_reset = "none";
defparam \PCJUMP[31]~I .oe_async_reset = "none";
defparam \PCJUMP[31]~I .oe_power_up = "low";
defparam \PCJUMP[31]~I .oe_register_mode = "none";
defparam \PCJUMP[31]~I .oe_sync_reset = "none";
defparam \PCJUMP[31]~I .operation_mode = "output";
defparam \PCJUMP[31]~I .output_async_reset = "none";
defparam \PCJUMP[31]~I .output_power_up = "low";
defparam \PCJUMP[31]~I .output_register_mode = "none";
defparam \PCJUMP[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[30]~I (
	.datain(\inst12|inst|Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[30]));
// synopsys translate_off
defparam \PCJUMP[30]~I .input_async_reset = "none";
defparam \PCJUMP[30]~I .input_power_up = "low";
defparam \PCJUMP[30]~I .input_register_mode = "none";
defparam \PCJUMP[30]~I .input_sync_reset = "none";
defparam \PCJUMP[30]~I .oe_async_reset = "none";
defparam \PCJUMP[30]~I .oe_power_up = "low";
defparam \PCJUMP[30]~I .oe_register_mode = "none";
defparam \PCJUMP[30]~I .oe_sync_reset = "none";
defparam \PCJUMP[30]~I .operation_mode = "output";
defparam \PCJUMP[30]~I .output_async_reset = "none";
defparam \PCJUMP[30]~I .output_power_up = "low";
defparam \PCJUMP[30]~I .output_register_mode = "none";
defparam \PCJUMP[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[29]~I (
	.datain(\inst12|inst|Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[29]));
// synopsys translate_off
defparam \PCJUMP[29]~I .input_async_reset = "none";
defparam \PCJUMP[29]~I .input_power_up = "low";
defparam \PCJUMP[29]~I .input_register_mode = "none";
defparam \PCJUMP[29]~I .input_sync_reset = "none";
defparam \PCJUMP[29]~I .oe_async_reset = "none";
defparam \PCJUMP[29]~I .oe_power_up = "low";
defparam \PCJUMP[29]~I .oe_register_mode = "none";
defparam \PCJUMP[29]~I .oe_sync_reset = "none";
defparam \PCJUMP[29]~I .operation_mode = "output";
defparam \PCJUMP[29]~I .output_async_reset = "none";
defparam \PCJUMP[29]~I .output_power_up = "low";
defparam \PCJUMP[29]~I .output_register_mode = "none";
defparam \PCJUMP[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[28]~I (
	.datain(\inst12|inst|Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[28]));
// synopsys translate_off
defparam \PCJUMP[28]~I .input_async_reset = "none";
defparam \PCJUMP[28]~I .input_power_up = "low";
defparam \PCJUMP[28]~I .input_register_mode = "none";
defparam \PCJUMP[28]~I .input_sync_reset = "none";
defparam \PCJUMP[28]~I .oe_async_reset = "none";
defparam \PCJUMP[28]~I .oe_power_up = "low";
defparam \PCJUMP[28]~I .oe_register_mode = "none";
defparam \PCJUMP[28]~I .oe_sync_reset = "none";
defparam \PCJUMP[28]~I .operation_mode = "output";
defparam \PCJUMP[28]~I .output_async_reset = "none";
defparam \PCJUMP[28]~I .output_power_up = "low";
defparam \PCJUMP[28]~I .output_register_mode = "none";
defparam \PCJUMP[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[27]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[27]));
// synopsys translate_off
defparam \PCJUMP[27]~I .input_async_reset = "none";
defparam \PCJUMP[27]~I .input_power_up = "low";
defparam \PCJUMP[27]~I .input_register_mode = "none";
defparam \PCJUMP[27]~I .input_sync_reset = "none";
defparam \PCJUMP[27]~I .oe_async_reset = "none";
defparam \PCJUMP[27]~I .oe_power_up = "low";
defparam \PCJUMP[27]~I .oe_register_mode = "none";
defparam \PCJUMP[27]~I .oe_sync_reset = "none";
defparam \PCJUMP[27]~I .operation_mode = "output";
defparam \PCJUMP[27]~I .output_async_reset = "none";
defparam \PCJUMP[27]~I .output_power_up = "low";
defparam \PCJUMP[27]~I .output_register_mode = "none";
defparam \PCJUMP[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[26]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[26]));
// synopsys translate_off
defparam \PCJUMP[26]~I .input_async_reset = "none";
defparam \PCJUMP[26]~I .input_power_up = "low";
defparam \PCJUMP[26]~I .input_register_mode = "none";
defparam \PCJUMP[26]~I .input_sync_reset = "none";
defparam \PCJUMP[26]~I .oe_async_reset = "none";
defparam \PCJUMP[26]~I .oe_power_up = "low";
defparam \PCJUMP[26]~I .oe_register_mode = "none";
defparam \PCJUMP[26]~I .oe_sync_reset = "none";
defparam \PCJUMP[26]~I .operation_mode = "output";
defparam \PCJUMP[26]~I .output_async_reset = "none";
defparam \PCJUMP[26]~I .output_power_up = "low";
defparam \PCJUMP[26]~I .output_register_mode = "none";
defparam \PCJUMP[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[25]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[25]));
// synopsys translate_off
defparam \PCJUMP[25]~I .input_async_reset = "none";
defparam \PCJUMP[25]~I .input_power_up = "low";
defparam \PCJUMP[25]~I .input_register_mode = "none";
defparam \PCJUMP[25]~I .input_sync_reset = "none";
defparam \PCJUMP[25]~I .oe_async_reset = "none";
defparam \PCJUMP[25]~I .oe_power_up = "low";
defparam \PCJUMP[25]~I .oe_register_mode = "none";
defparam \PCJUMP[25]~I .oe_sync_reset = "none";
defparam \PCJUMP[25]~I .operation_mode = "output";
defparam \PCJUMP[25]~I .output_async_reset = "none";
defparam \PCJUMP[25]~I .output_power_up = "low";
defparam \PCJUMP[25]~I .output_register_mode = "none";
defparam \PCJUMP[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[24]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[24]));
// synopsys translate_off
defparam \PCJUMP[24]~I .input_async_reset = "none";
defparam \PCJUMP[24]~I .input_power_up = "low";
defparam \PCJUMP[24]~I .input_register_mode = "none";
defparam \PCJUMP[24]~I .input_sync_reset = "none";
defparam \PCJUMP[24]~I .oe_async_reset = "none";
defparam \PCJUMP[24]~I .oe_power_up = "low";
defparam \PCJUMP[24]~I .oe_register_mode = "none";
defparam \PCJUMP[24]~I .oe_sync_reset = "none";
defparam \PCJUMP[24]~I .operation_mode = "output";
defparam \PCJUMP[24]~I .output_async_reset = "none";
defparam \PCJUMP[24]~I .output_power_up = "low";
defparam \PCJUMP[24]~I .output_register_mode = "none";
defparam \PCJUMP[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[23]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[23]));
// synopsys translate_off
defparam \PCJUMP[23]~I .input_async_reset = "none";
defparam \PCJUMP[23]~I .input_power_up = "low";
defparam \PCJUMP[23]~I .input_register_mode = "none";
defparam \PCJUMP[23]~I .input_sync_reset = "none";
defparam \PCJUMP[23]~I .oe_async_reset = "none";
defparam \PCJUMP[23]~I .oe_power_up = "low";
defparam \PCJUMP[23]~I .oe_register_mode = "none";
defparam \PCJUMP[23]~I .oe_sync_reset = "none";
defparam \PCJUMP[23]~I .operation_mode = "output";
defparam \PCJUMP[23]~I .output_async_reset = "none";
defparam \PCJUMP[23]~I .output_power_up = "low";
defparam \PCJUMP[23]~I .output_register_mode = "none";
defparam \PCJUMP[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[22]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[22]));
// synopsys translate_off
defparam \PCJUMP[22]~I .input_async_reset = "none";
defparam \PCJUMP[22]~I .input_power_up = "low";
defparam \PCJUMP[22]~I .input_register_mode = "none";
defparam \PCJUMP[22]~I .input_sync_reset = "none";
defparam \PCJUMP[22]~I .oe_async_reset = "none";
defparam \PCJUMP[22]~I .oe_power_up = "low";
defparam \PCJUMP[22]~I .oe_register_mode = "none";
defparam \PCJUMP[22]~I .oe_sync_reset = "none";
defparam \PCJUMP[22]~I .operation_mode = "output";
defparam \PCJUMP[22]~I .output_async_reset = "none";
defparam \PCJUMP[22]~I .output_power_up = "low";
defparam \PCJUMP[22]~I .output_register_mode = "none";
defparam \PCJUMP[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[21]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[21]));
// synopsys translate_off
defparam \PCJUMP[21]~I .input_async_reset = "none";
defparam \PCJUMP[21]~I .input_power_up = "low";
defparam \PCJUMP[21]~I .input_register_mode = "none";
defparam \PCJUMP[21]~I .input_sync_reset = "none";
defparam \PCJUMP[21]~I .oe_async_reset = "none";
defparam \PCJUMP[21]~I .oe_power_up = "low";
defparam \PCJUMP[21]~I .oe_register_mode = "none";
defparam \PCJUMP[21]~I .oe_sync_reset = "none";
defparam \PCJUMP[21]~I .operation_mode = "output";
defparam \PCJUMP[21]~I .output_async_reset = "none";
defparam \PCJUMP[21]~I .output_power_up = "low";
defparam \PCJUMP[21]~I .output_register_mode = "none";
defparam \PCJUMP[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[20]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[20]));
// synopsys translate_off
defparam \PCJUMP[20]~I .input_async_reset = "none";
defparam \PCJUMP[20]~I .input_power_up = "low";
defparam \PCJUMP[20]~I .input_register_mode = "none";
defparam \PCJUMP[20]~I .input_sync_reset = "none";
defparam \PCJUMP[20]~I .oe_async_reset = "none";
defparam \PCJUMP[20]~I .oe_power_up = "low";
defparam \PCJUMP[20]~I .oe_register_mode = "none";
defparam \PCJUMP[20]~I .oe_sync_reset = "none";
defparam \PCJUMP[20]~I .operation_mode = "output";
defparam \PCJUMP[20]~I .output_async_reset = "none";
defparam \PCJUMP[20]~I .output_power_up = "low";
defparam \PCJUMP[20]~I .output_register_mode = "none";
defparam \PCJUMP[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[19]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[19]));
// synopsys translate_off
defparam \PCJUMP[19]~I .input_async_reset = "none";
defparam \PCJUMP[19]~I .input_power_up = "low";
defparam \PCJUMP[19]~I .input_register_mode = "none";
defparam \PCJUMP[19]~I .input_sync_reset = "none";
defparam \PCJUMP[19]~I .oe_async_reset = "none";
defparam \PCJUMP[19]~I .oe_power_up = "low";
defparam \PCJUMP[19]~I .oe_register_mode = "none";
defparam \PCJUMP[19]~I .oe_sync_reset = "none";
defparam \PCJUMP[19]~I .operation_mode = "output";
defparam \PCJUMP[19]~I .output_async_reset = "none";
defparam \PCJUMP[19]~I .output_power_up = "low";
defparam \PCJUMP[19]~I .output_register_mode = "none";
defparam \PCJUMP[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[18]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[18]));
// synopsys translate_off
defparam \PCJUMP[18]~I .input_async_reset = "none";
defparam \PCJUMP[18]~I .input_power_up = "low";
defparam \PCJUMP[18]~I .input_register_mode = "none";
defparam \PCJUMP[18]~I .input_sync_reset = "none";
defparam \PCJUMP[18]~I .oe_async_reset = "none";
defparam \PCJUMP[18]~I .oe_power_up = "low";
defparam \PCJUMP[18]~I .oe_register_mode = "none";
defparam \PCJUMP[18]~I .oe_sync_reset = "none";
defparam \PCJUMP[18]~I .operation_mode = "output";
defparam \PCJUMP[18]~I .output_async_reset = "none";
defparam \PCJUMP[18]~I .output_power_up = "low";
defparam \PCJUMP[18]~I .output_register_mode = "none";
defparam \PCJUMP[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[17]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[17]));
// synopsys translate_off
defparam \PCJUMP[17]~I .input_async_reset = "none";
defparam \PCJUMP[17]~I .input_power_up = "low";
defparam \PCJUMP[17]~I .input_register_mode = "none";
defparam \PCJUMP[17]~I .input_sync_reset = "none";
defparam \PCJUMP[17]~I .oe_async_reset = "none";
defparam \PCJUMP[17]~I .oe_power_up = "low";
defparam \PCJUMP[17]~I .oe_register_mode = "none";
defparam \PCJUMP[17]~I .oe_sync_reset = "none";
defparam \PCJUMP[17]~I .operation_mode = "output";
defparam \PCJUMP[17]~I .output_async_reset = "none";
defparam \PCJUMP[17]~I .output_power_up = "low";
defparam \PCJUMP[17]~I .output_register_mode = "none";
defparam \PCJUMP[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[16]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[16]));
// synopsys translate_off
defparam \PCJUMP[16]~I .input_async_reset = "none";
defparam \PCJUMP[16]~I .input_power_up = "low";
defparam \PCJUMP[16]~I .input_register_mode = "none";
defparam \PCJUMP[16]~I .input_sync_reset = "none";
defparam \PCJUMP[16]~I .oe_async_reset = "none";
defparam \PCJUMP[16]~I .oe_power_up = "low";
defparam \PCJUMP[16]~I .oe_register_mode = "none";
defparam \PCJUMP[16]~I .oe_sync_reset = "none";
defparam \PCJUMP[16]~I .operation_mode = "output";
defparam \PCJUMP[16]~I .output_async_reset = "none";
defparam \PCJUMP[16]~I .output_power_up = "low";
defparam \PCJUMP[16]~I .output_register_mode = "none";
defparam \PCJUMP[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[15]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[15]));
// synopsys translate_off
defparam \PCJUMP[15]~I .input_async_reset = "none";
defparam \PCJUMP[15]~I .input_power_up = "low";
defparam \PCJUMP[15]~I .input_register_mode = "none";
defparam \PCJUMP[15]~I .input_sync_reset = "none";
defparam \PCJUMP[15]~I .oe_async_reset = "none";
defparam \PCJUMP[15]~I .oe_power_up = "low";
defparam \PCJUMP[15]~I .oe_register_mode = "none";
defparam \PCJUMP[15]~I .oe_sync_reset = "none";
defparam \PCJUMP[15]~I .operation_mode = "output";
defparam \PCJUMP[15]~I .output_async_reset = "none";
defparam \PCJUMP[15]~I .output_power_up = "low";
defparam \PCJUMP[15]~I .output_register_mode = "none";
defparam \PCJUMP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[14]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[14]));
// synopsys translate_off
defparam \PCJUMP[14]~I .input_async_reset = "none";
defparam \PCJUMP[14]~I .input_power_up = "low";
defparam \PCJUMP[14]~I .input_register_mode = "none";
defparam \PCJUMP[14]~I .input_sync_reset = "none";
defparam \PCJUMP[14]~I .oe_async_reset = "none";
defparam \PCJUMP[14]~I .oe_power_up = "low";
defparam \PCJUMP[14]~I .oe_register_mode = "none";
defparam \PCJUMP[14]~I .oe_sync_reset = "none";
defparam \PCJUMP[14]~I .operation_mode = "output";
defparam \PCJUMP[14]~I .output_async_reset = "none";
defparam \PCJUMP[14]~I .output_power_up = "low";
defparam \PCJUMP[14]~I .output_register_mode = "none";
defparam \PCJUMP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[13]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[13]));
// synopsys translate_off
defparam \PCJUMP[13]~I .input_async_reset = "none";
defparam \PCJUMP[13]~I .input_power_up = "low";
defparam \PCJUMP[13]~I .input_register_mode = "none";
defparam \PCJUMP[13]~I .input_sync_reset = "none";
defparam \PCJUMP[13]~I .oe_async_reset = "none";
defparam \PCJUMP[13]~I .oe_power_up = "low";
defparam \PCJUMP[13]~I .oe_register_mode = "none";
defparam \PCJUMP[13]~I .oe_sync_reset = "none";
defparam \PCJUMP[13]~I .operation_mode = "output";
defparam \PCJUMP[13]~I .output_async_reset = "none";
defparam \PCJUMP[13]~I .output_power_up = "low";
defparam \PCJUMP[13]~I .output_register_mode = "none";
defparam \PCJUMP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[12]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[12]));
// synopsys translate_off
defparam \PCJUMP[12]~I .input_async_reset = "none";
defparam \PCJUMP[12]~I .input_power_up = "low";
defparam \PCJUMP[12]~I .input_register_mode = "none";
defparam \PCJUMP[12]~I .input_sync_reset = "none";
defparam \PCJUMP[12]~I .oe_async_reset = "none";
defparam \PCJUMP[12]~I .oe_power_up = "low";
defparam \PCJUMP[12]~I .oe_register_mode = "none";
defparam \PCJUMP[12]~I .oe_sync_reset = "none";
defparam \PCJUMP[12]~I .operation_mode = "output";
defparam \PCJUMP[12]~I .output_async_reset = "none";
defparam \PCJUMP[12]~I .output_power_up = "low";
defparam \PCJUMP[12]~I .output_register_mode = "none";
defparam \PCJUMP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[11]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[11]));
// synopsys translate_off
defparam \PCJUMP[11]~I .input_async_reset = "none";
defparam \PCJUMP[11]~I .input_power_up = "low";
defparam \PCJUMP[11]~I .input_register_mode = "none";
defparam \PCJUMP[11]~I .input_sync_reset = "none";
defparam \PCJUMP[11]~I .oe_async_reset = "none";
defparam \PCJUMP[11]~I .oe_power_up = "low";
defparam \PCJUMP[11]~I .oe_register_mode = "none";
defparam \PCJUMP[11]~I .oe_sync_reset = "none";
defparam \PCJUMP[11]~I .operation_mode = "output";
defparam \PCJUMP[11]~I .output_async_reset = "none";
defparam \PCJUMP[11]~I .output_power_up = "low";
defparam \PCJUMP[11]~I .output_register_mode = "none";
defparam \PCJUMP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[10]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[10]));
// synopsys translate_off
defparam \PCJUMP[10]~I .input_async_reset = "none";
defparam \PCJUMP[10]~I .input_power_up = "low";
defparam \PCJUMP[10]~I .input_register_mode = "none";
defparam \PCJUMP[10]~I .input_sync_reset = "none";
defparam \PCJUMP[10]~I .oe_async_reset = "none";
defparam \PCJUMP[10]~I .oe_power_up = "low";
defparam \PCJUMP[10]~I .oe_register_mode = "none";
defparam \PCJUMP[10]~I .oe_sync_reset = "none";
defparam \PCJUMP[10]~I .operation_mode = "output";
defparam \PCJUMP[10]~I .output_async_reset = "none";
defparam \PCJUMP[10]~I .output_power_up = "low";
defparam \PCJUMP[10]~I .output_register_mode = "none";
defparam \PCJUMP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[9]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[9]));
// synopsys translate_off
defparam \PCJUMP[9]~I .input_async_reset = "none";
defparam \PCJUMP[9]~I .input_power_up = "low";
defparam \PCJUMP[9]~I .input_register_mode = "none";
defparam \PCJUMP[9]~I .input_sync_reset = "none";
defparam \PCJUMP[9]~I .oe_async_reset = "none";
defparam \PCJUMP[9]~I .oe_power_up = "low";
defparam \PCJUMP[9]~I .oe_register_mode = "none";
defparam \PCJUMP[9]~I .oe_sync_reset = "none";
defparam \PCJUMP[9]~I .operation_mode = "output";
defparam \PCJUMP[9]~I .output_async_reset = "none";
defparam \PCJUMP[9]~I .output_power_up = "low";
defparam \PCJUMP[9]~I .output_register_mode = "none";
defparam \PCJUMP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[8]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[8]));
// synopsys translate_off
defparam \PCJUMP[8]~I .input_async_reset = "none";
defparam \PCJUMP[8]~I .input_power_up = "low";
defparam \PCJUMP[8]~I .input_register_mode = "none";
defparam \PCJUMP[8]~I .input_sync_reset = "none";
defparam \PCJUMP[8]~I .oe_async_reset = "none";
defparam \PCJUMP[8]~I .oe_power_up = "low";
defparam \PCJUMP[8]~I .oe_register_mode = "none";
defparam \PCJUMP[8]~I .oe_sync_reset = "none";
defparam \PCJUMP[8]~I .operation_mode = "output";
defparam \PCJUMP[8]~I .output_async_reset = "none";
defparam \PCJUMP[8]~I .output_power_up = "low";
defparam \PCJUMP[8]~I .output_register_mode = "none";
defparam \PCJUMP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[7]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[7]));
// synopsys translate_off
defparam \PCJUMP[7]~I .input_async_reset = "none";
defparam \PCJUMP[7]~I .input_power_up = "low";
defparam \PCJUMP[7]~I .input_register_mode = "none";
defparam \PCJUMP[7]~I .input_sync_reset = "none";
defparam \PCJUMP[7]~I .oe_async_reset = "none";
defparam \PCJUMP[7]~I .oe_power_up = "low";
defparam \PCJUMP[7]~I .oe_register_mode = "none";
defparam \PCJUMP[7]~I .oe_sync_reset = "none";
defparam \PCJUMP[7]~I .operation_mode = "output";
defparam \PCJUMP[7]~I .output_async_reset = "none";
defparam \PCJUMP[7]~I .output_power_up = "low";
defparam \PCJUMP[7]~I .output_register_mode = "none";
defparam \PCJUMP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[6]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[6]));
// synopsys translate_off
defparam \PCJUMP[6]~I .input_async_reset = "none";
defparam \PCJUMP[6]~I .input_power_up = "low";
defparam \PCJUMP[6]~I .input_register_mode = "none";
defparam \PCJUMP[6]~I .input_sync_reset = "none";
defparam \PCJUMP[6]~I .oe_async_reset = "none";
defparam \PCJUMP[6]~I .oe_power_up = "low";
defparam \PCJUMP[6]~I .oe_register_mode = "none";
defparam \PCJUMP[6]~I .oe_sync_reset = "none";
defparam \PCJUMP[6]~I .operation_mode = "output";
defparam \PCJUMP[6]~I .output_async_reset = "none";
defparam \PCJUMP[6]~I .output_power_up = "low";
defparam \PCJUMP[6]~I .output_register_mode = "none";
defparam \PCJUMP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[5]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[5]));
// synopsys translate_off
defparam \PCJUMP[5]~I .input_async_reset = "none";
defparam \PCJUMP[5]~I .input_power_up = "low";
defparam \PCJUMP[5]~I .input_register_mode = "none";
defparam \PCJUMP[5]~I .input_sync_reset = "none";
defparam \PCJUMP[5]~I .oe_async_reset = "none";
defparam \PCJUMP[5]~I .oe_power_up = "low";
defparam \PCJUMP[5]~I .oe_register_mode = "none";
defparam \PCJUMP[5]~I .oe_sync_reset = "none";
defparam \PCJUMP[5]~I .operation_mode = "output";
defparam \PCJUMP[5]~I .output_async_reset = "none";
defparam \PCJUMP[5]~I .output_power_up = "low";
defparam \PCJUMP[5]~I .output_register_mode = "none";
defparam \PCJUMP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[4]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[4]));
// synopsys translate_off
defparam \PCJUMP[4]~I .input_async_reset = "none";
defparam \PCJUMP[4]~I .input_power_up = "low";
defparam \PCJUMP[4]~I .input_register_mode = "none";
defparam \PCJUMP[4]~I .input_sync_reset = "none";
defparam \PCJUMP[4]~I .oe_async_reset = "none";
defparam \PCJUMP[4]~I .oe_power_up = "low";
defparam \PCJUMP[4]~I .oe_register_mode = "none";
defparam \PCJUMP[4]~I .oe_sync_reset = "none";
defparam \PCJUMP[4]~I .operation_mode = "output";
defparam \PCJUMP[4]~I .output_async_reset = "none";
defparam \PCJUMP[4]~I .output_power_up = "low";
defparam \PCJUMP[4]~I .output_register_mode = "none";
defparam \PCJUMP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[3]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[3]));
// synopsys translate_off
defparam \PCJUMP[3]~I .input_async_reset = "none";
defparam \PCJUMP[3]~I .input_power_up = "low";
defparam \PCJUMP[3]~I .input_register_mode = "none";
defparam \PCJUMP[3]~I .input_sync_reset = "none";
defparam \PCJUMP[3]~I .oe_async_reset = "none";
defparam \PCJUMP[3]~I .oe_power_up = "low";
defparam \PCJUMP[3]~I .oe_register_mode = "none";
defparam \PCJUMP[3]~I .oe_sync_reset = "none";
defparam \PCJUMP[3]~I .operation_mode = "output";
defparam \PCJUMP[3]~I .output_async_reset = "none";
defparam \PCJUMP[3]~I .output_power_up = "low";
defparam \PCJUMP[3]~I .output_register_mode = "none";
defparam \PCJUMP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[2]~I (
	.datain(\50|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[2]));
// synopsys translate_off
defparam \PCJUMP[2]~I .input_async_reset = "none";
defparam \PCJUMP[2]~I .input_power_up = "low";
defparam \PCJUMP[2]~I .input_register_mode = "none";
defparam \PCJUMP[2]~I .input_sync_reset = "none";
defparam \PCJUMP[2]~I .oe_async_reset = "none";
defparam \PCJUMP[2]~I .oe_power_up = "low";
defparam \PCJUMP[2]~I .oe_register_mode = "none";
defparam \PCJUMP[2]~I .oe_sync_reset = "none";
defparam \PCJUMP[2]~I .operation_mode = "output";
defparam \PCJUMP[2]~I .output_async_reset = "none";
defparam \PCJUMP[2]~I .output_power_up = "low";
defparam \PCJUMP[2]~I .output_register_mode = "none";
defparam \PCJUMP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[1]));
// synopsys translate_off
defparam \PCJUMP[1]~I .input_async_reset = "none";
defparam \PCJUMP[1]~I .input_power_up = "low";
defparam \PCJUMP[1]~I .input_register_mode = "none";
defparam \PCJUMP[1]~I .input_sync_reset = "none";
defparam \PCJUMP[1]~I .oe_async_reset = "none";
defparam \PCJUMP[1]~I .oe_power_up = "low";
defparam \PCJUMP[1]~I .oe_register_mode = "none";
defparam \PCJUMP[1]~I .oe_sync_reset = "none";
defparam \PCJUMP[1]~I .operation_mode = "output";
defparam \PCJUMP[1]~I .output_async_reset = "none";
defparam \PCJUMP[1]~I .output_power_up = "low";
defparam \PCJUMP[1]~I .output_register_mode = "none";
defparam \PCJUMP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCJUMP[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCJUMP[0]));
// synopsys translate_off
defparam \PCJUMP[0]~I .input_async_reset = "none";
defparam \PCJUMP[0]~I .input_power_up = "low";
defparam \PCJUMP[0]~I .input_register_mode = "none";
defparam \PCJUMP[0]~I .input_sync_reset = "none";
defparam \PCJUMP[0]~I .oe_async_reset = "none";
defparam \PCJUMP[0]~I .oe_power_up = "low";
defparam \PCJUMP[0]~I .oe_register_mode = "none";
defparam \PCJUMP[0]~I .oe_sync_reset = "none";
defparam \PCJUMP[0]~I .operation_mode = "output";
defparam \PCJUMP[0]~I .output_async_reset = "none";
defparam \PCJUMP[0]~I .output_power_up = "low";
defparam \PCJUMP[0]~I .output_register_mode = "none";
defparam \PCJUMP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[31]~I (
	.datain(\inst4|data1[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[31]));
// synopsys translate_off
defparam \ULAA[31]~I .input_async_reset = "none";
defparam \ULAA[31]~I .input_power_up = "low";
defparam \ULAA[31]~I .input_register_mode = "none";
defparam \ULAA[31]~I .input_sync_reset = "none";
defparam \ULAA[31]~I .oe_async_reset = "none";
defparam \ULAA[31]~I .oe_power_up = "low";
defparam \ULAA[31]~I .oe_register_mode = "none";
defparam \ULAA[31]~I .oe_sync_reset = "none";
defparam \ULAA[31]~I .operation_mode = "output";
defparam \ULAA[31]~I .output_async_reset = "none";
defparam \ULAA[31]~I .output_power_up = "low";
defparam \ULAA[31]~I .output_register_mode = "none";
defparam \ULAA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[30]~I (
	.datain(\inst4|data1[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[30]));
// synopsys translate_off
defparam \ULAA[30]~I .input_async_reset = "none";
defparam \ULAA[30]~I .input_power_up = "low";
defparam \ULAA[30]~I .input_register_mode = "none";
defparam \ULAA[30]~I .input_sync_reset = "none";
defparam \ULAA[30]~I .oe_async_reset = "none";
defparam \ULAA[30]~I .oe_power_up = "low";
defparam \ULAA[30]~I .oe_register_mode = "none";
defparam \ULAA[30]~I .oe_sync_reset = "none";
defparam \ULAA[30]~I .operation_mode = "output";
defparam \ULAA[30]~I .output_async_reset = "none";
defparam \ULAA[30]~I .output_power_up = "low";
defparam \ULAA[30]~I .output_register_mode = "none";
defparam \ULAA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[29]~I (
	.datain(\inst4|data1[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[29]));
// synopsys translate_off
defparam \ULAA[29]~I .input_async_reset = "none";
defparam \ULAA[29]~I .input_power_up = "low";
defparam \ULAA[29]~I .input_register_mode = "none";
defparam \ULAA[29]~I .input_sync_reset = "none";
defparam \ULAA[29]~I .oe_async_reset = "none";
defparam \ULAA[29]~I .oe_power_up = "low";
defparam \ULAA[29]~I .oe_register_mode = "none";
defparam \ULAA[29]~I .oe_sync_reset = "none";
defparam \ULAA[29]~I .operation_mode = "output";
defparam \ULAA[29]~I .output_async_reset = "none";
defparam \ULAA[29]~I .output_power_up = "low";
defparam \ULAA[29]~I .output_register_mode = "none";
defparam \ULAA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[28]~I (
	.datain(\inst4|data1[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[28]));
// synopsys translate_off
defparam \ULAA[28]~I .input_async_reset = "none";
defparam \ULAA[28]~I .input_power_up = "low";
defparam \ULAA[28]~I .input_register_mode = "none";
defparam \ULAA[28]~I .input_sync_reset = "none";
defparam \ULAA[28]~I .oe_async_reset = "none";
defparam \ULAA[28]~I .oe_power_up = "low";
defparam \ULAA[28]~I .oe_register_mode = "none";
defparam \ULAA[28]~I .oe_sync_reset = "none";
defparam \ULAA[28]~I .operation_mode = "output";
defparam \ULAA[28]~I .output_async_reset = "none";
defparam \ULAA[28]~I .output_power_up = "low";
defparam \ULAA[28]~I .output_register_mode = "none";
defparam \ULAA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[27]~I (
	.datain(\inst4|data1[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[27]));
// synopsys translate_off
defparam \ULAA[27]~I .input_async_reset = "none";
defparam \ULAA[27]~I .input_power_up = "low";
defparam \ULAA[27]~I .input_register_mode = "none";
defparam \ULAA[27]~I .input_sync_reset = "none";
defparam \ULAA[27]~I .oe_async_reset = "none";
defparam \ULAA[27]~I .oe_power_up = "low";
defparam \ULAA[27]~I .oe_register_mode = "none";
defparam \ULAA[27]~I .oe_sync_reset = "none";
defparam \ULAA[27]~I .operation_mode = "output";
defparam \ULAA[27]~I .output_async_reset = "none";
defparam \ULAA[27]~I .output_power_up = "low";
defparam \ULAA[27]~I .output_register_mode = "none";
defparam \ULAA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[26]~I (
	.datain(\inst4|data1[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[26]));
// synopsys translate_off
defparam \ULAA[26]~I .input_async_reset = "none";
defparam \ULAA[26]~I .input_power_up = "low";
defparam \ULAA[26]~I .input_register_mode = "none";
defparam \ULAA[26]~I .input_sync_reset = "none";
defparam \ULAA[26]~I .oe_async_reset = "none";
defparam \ULAA[26]~I .oe_power_up = "low";
defparam \ULAA[26]~I .oe_register_mode = "none";
defparam \ULAA[26]~I .oe_sync_reset = "none";
defparam \ULAA[26]~I .operation_mode = "output";
defparam \ULAA[26]~I .output_async_reset = "none";
defparam \ULAA[26]~I .output_power_up = "low";
defparam \ULAA[26]~I .output_register_mode = "none";
defparam \ULAA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[25]~I (
	.datain(\inst4|data1[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[25]));
// synopsys translate_off
defparam \ULAA[25]~I .input_async_reset = "none";
defparam \ULAA[25]~I .input_power_up = "low";
defparam \ULAA[25]~I .input_register_mode = "none";
defparam \ULAA[25]~I .input_sync_reset = "none";
defparam \ULAA[25]~I .oe_async_reset = "none";
defparam \ULAA[25]~I .oe_power_up = "low";
defparam \ULAA[25]~I .oe_register_mode = "none";
defparam \ULAA[25]~I .oe_sync_reset = "none";
defparam \ULAA[25]~I .operation_mode = "output";
defparam \ULAA[25]~I .output_async_reset = "none";
defparam \ULAA[25]~I .output_power_up = "low";
defparam \ULAA[25]~I .output_register_mode = "none";
defparam \ULAA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[24]~I (
	.datain(\inst4|data1[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[24]));
// synopsys translate_off
defparam \ULAA[24]~I .input_async_reset = "none";
defparam \ULAA[24]~I .input_power_up = "low";
defparam \ULAA[24]~I .input_register_mode = "none";
defparam \ULAA[24]~I .input_sync_reset = "none";
defparam \ULAA[24]~I .oe_async_reset = "none";
defparam \ULAA[24]~I .oe_power_up = "low";
defparam \ULAA[24]~I .oe_register_mode = "none";
defparam \ULAA[24]~I .oe_sync_reset = "none";
defparam \ULAA[24]~I .operation_mode = "output";
defparam \ULAA[24]~I .output_async_reset = "none";
defparam \ULAA[24]~I .output_power_up = "low";
defparam \ULAA[24]~I .output_register_mode = "none";
defparam \ULAA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[23]~I (
	.datain(\inst4|data1[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[23]));
// synopsys translate_off
defparam \ULAA[23]~I .input_async_reset = "none";
defparam \ULAA[23]~I .input_power_up = "low";
defparam \ULAA[23]~I .input_register_mode = "none";
defparam \ULAA[23]~I .input_sync_reset = "none";
defparam \ULAA[23]~I .oe_async_reset = "none";
defparam \ULAA[23]~I .oe_power_up = "low";
defparam \ULAA[23]~I .oe_register_mode = "none";
defparam \ULAA[23]~I .oe_sync_reset = "none";
defparam \ULAA[23]~I .operation_mode = "output";
defparam \ULAA[23]~I .output_async_reset = "none";
defparam \ULAA[23]~I .output_power_up = "low";
defparam \ULAA[23]~I .output_register_mode = "none";
defparam \ULAA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[22]~I (
	.datain(\inst4|data1[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[22]));
// synopsys translate_off
defparam \ULAA[22]~I .input_async_reset = "none";
defparam \ULAA[22]~I .input_power_up = "low";
defparam \ULAA[22]~I .input_register_mode = "none";
defparam \ULAA[22]~I .input_sync_reset = "none";
defparam \ULAA[22]~I .oe_async_reset = "none";
defparam \ULAA[22]~I .oe_power_up = "low";
defparam \ULAA[22]~I .oe_register_mode = "none";
defparam \ULAA[22]~I .oe_sync_reset = "none";
defparam \ULAA[22]~I .operation_mode = "output";
defparam \ULAA[22]~I .output_async_reset = "none";
defparam \ULAA[22]~I .output_power_up = "low";
defparam \ULAA[22]~I .output_register_mode = "none";
defparam \ULAA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[21]~I (
	.datain(\inst4|data1[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[21]));
// synopsys translate_off
defparam \ULAA[21]~I .input_async_reset = "none";
defparam \ULAA[21]~I .input_power_up = "low";
defparam \ULAA[21]~I .input_register_mode = "none";
defparam \ULAA[21]~I .input_sync_reset = "none";
defparam \ULAA[21]~I .oe_async_reset = "none";
defparam \ULAA[21]~I .oe_power_up = "low";
defparam \ULAA[21]~I .oe_register_mode = "none";
defparam \ULAA[21]~I .oe_sync_reset = "none";
defparam \ULAA[21]~I .operation_mode = "output";
defparam \ULAA[21]~I .output_async_reset = "none";
defparam \ULAA[21]~I .output_power_up = "low";
defparam \ULAA[21]~I .output_register_mode = "none";
defparam \ULAA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[20]~I (
	.datain(\inst4|data1[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[20]));
// synopsys translate_off
defparam \ULAA[20]~I .input_async_reset = "none";
defparam \ULAA[20]~I .input_power_up = "low";
defparam \ULAA[20]~I .input_register_mode = "none";
defparam \ULAA[20]~I .input_sync_reset = "none";
defparam \ULAA[20]~I .oe_async_reset = "none";
defparam \ULAA[20]~I .oe_power_up = "low";
defparam \ULAA[20]~I .oe_register_mode = "none";
defparam \ULAA[20]~I .oe_sync_reset = "none";
defparam \ULAA[20]~I .operation_mode = "output";
defparam \ULAA[20]~I .output_async_reset = "none";
defparam \ULAA[20]~I .output_power_up = "low";
defparam \ULAA[20]~I .output_register_mode = "none";
defparam \ULAA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[19]~I (
	.datain(\inst4|data1[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[19]));
// synopsys translate_off
defparam \ULAA[19]~I .input_async_reset = "none";
defparam \ULAA[19]~I .input_power_up = "low";
defparam \ULAA[19]~I .input_register_mode = "none";
defparam \ULAA[19]~I .input_sync_reset = "none";
defparam \ULAA[19]~I .oe_async_reset = "none";
defparam \ULAA[19]~I .oe_power_up = "low";
defparam \ULAA[19]~I .oe_register_mode = "none";
defparam \ULAA[19]~I .oe_sync_reset = "none";
defparam \ULAA[19]~I .operation_mode = "output";
defparam \ULAA[19]~I .output_async_reset = "none";
defparam \ULAA[19]~I .output_power_up = "low";
defparam \ULAA[19]~I .output_register_mode = "none";
defparam \ULAA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[18]~I (
	.datain(\inst4|data1[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[18]));
// synopsys translate_off
defparam \ULAA[18]~I .input_async_reset = "none";
defparam \ULAA[18]~I .input_power_up = "low";
defparam \ULAA[18]~I .input_register_mode = "none";
defparam \ULAA[18]~I .input_sync_reset = "none";
defparam \ULAA[18]~I .oe_async_reset = "none";
defparam \ULAA[18]~I .oe_power_up = "low";
defparam \ULAA[18]~I .oe_register_mode = "none";
defparam \ULAA[18]~I .oe_sync_reset = "none";
defparam \ULAA[18]~I .operation_mode = "output";
defparam \ULAA[18]~I .output_async_reset = "none";
defparam \ULAA[18]~I .output_power_up = "low";
defparam \ULAA[18]~I .output_register_mode = "none";
defparam \ULAA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[17]~I (
	.datain(\inst4|data1[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[17]));
// synopsys translate_off
defparam \ULAA[17]~I .input_async_reset = "none";
defparam \ULAA[17]~I .input_power_up = "low";
defparam \ULAA[17]~I .input_register_mode = "none";
defparam \ULAA[17]~I .input_sync_reset = "none";
defparam \ULAA[17]~I .oe_async_reset = "none";
defparam \ULAA[17]~I .oe_power_up = "low";
defparam \ULAA[17]~I .oe_register_mode = "none";
defparam \ULAA[17]~I .oe_sync_reset = "none";
defparam \ULAA[17]~I .operation_mode = "output";
defparam \ULAA[17]~I .output_async_reset = "none";
defparam \ULAA[17]~I .output_power_up = "low";
defparam \ULAA[17]~I .output_register_mode = "none";
defparam \ULAA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[16]~I (
	.datain(\inst4|data1[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[16]));
// synopsys translate_off
defparam \ULAA[16]~I .input_async_reset = "none";
defparam \ULAA[16]~I .input_power_up = "low";
defparam \ULAA[16]~I .input_register_mode = "none";
defparam \ULAA[16]~I .input_sync_reset = "none";
defparam \ULAA[16]~I .oe_async_reset = "none";
defparam \ULAA[16]~I .oe_power_up = "low";
defparam \ULAA[16]~I .oe_register_mode = "none";
defparam \ULAA[16]~I .oe_sync_reset = "none";
defparam \ULAA[16]~I .operation_mode = "output";
defparam \ULAA[16]~I .output_async_reset = "none";
defparam \ULAA[16]~I .output_power_up = "low";
defparam \ULAA[16]~I .output_register_mode = "none";
defparam \ULAA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[15]~I (
	.datain(\inst4|data1[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[15]));
// synopsys translate_off
defparam \ULAA[15]~I .input_async_reset = "none";
defparam \ULAA[15]~I .input_power_up = "low";
defparam \ULAA[15]~I .input_register_mode = "none";
defparam \ULAA[15]~I .input_sync_reset = "none";
defparam \ULAA[15]~I .oe_async_reset = "none";
defparam \ULAA[15]~I .oe_power_up = "low";
defparam \ULAA[15]~I .oe_register_mode = "none";
defparam \ULAA[15]~I .oe_sync_reset = "none";
defparam \ULAA[15]~I .operation_mode = "output";
defparam \ULAA[15]~I .output_async_reset = "none";
defparam \ULAA[15]~I .output_power_up = "low";
defparam \ULAA[15]~I .output_register_mode = "none";
defparam \ULAA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[14]~I (
	.datain(\inst4|data1[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[14]));
// synopsys translate_off
defparam \ULAA[14]~I .input_async_reset = "none";
defparam \ULAA[14]~I .input_power_up = "low";
defparam \ULAA[14]~I .input_register_mode = "none";
defparam \ULAA[14]~I .input_sync_reset = "none";
defparam \ULAA[14]~I .oe_async_reset = "none";
defparam \ULAA[14]~I .oe_power_up = "low";
defparam \ULAA[14]~I .oe_register_mode = "none";
defparam \ULAA[14]~I .oe_sync_reset = "none";
defparam \ULAA[14]~I .operation_mode = "output";
defparam \ULAA[14]~I .output_async_reset = "none";
defparam \ULAA[14]~I .output_power_up = "low";
defparam \ULAA[14]~I .output_register_mode = "none";
defparam \ULAA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[13]~I (
	.datain(\inst4|data1[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[13]));
// synopsys translate_off
defparam \ULAA[13]~I .input_async_reset = "none";
defparam \ULAA[13]~I .input_power_up = "low";
defparam \ULAA[13]~I .input_register_mode = "none";
defparam \ULAA[13]~I .input_sync_reset = "none";
defparam \ULAA[13]~I .oe_async_reset = "none";
defparam \ULAA[13]~I .oe_power_up = "low";
defparam \ULAA[13]~I .oe_register_mode = "none";
defparam \ULAA[13]~I .oe_sync_reset = "none";
defparam \ULAA[13]~I .operation_mode = "output";
defparam \ULAA[13]~I .output_async_reset = "none";
defparam \ULAA[13]~I .output_power_up = "low";
defparam \ULAA[13]~I .output_register_mode = "none";
defparam \ULAA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[12]~I (
	.datain(\inst4|data1[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[12]));
// synopsys translate_off
defparam \ULAA[12]~I .input_async_reset = "none";
defparam \ULAA[12]~I .input_power_up = "low";
defparam \ULAA[12]~I .input_register_mode = "none";
defparam \ULAA[12]~I .input_sync_reset = "none";
defparam \ULAA[12]~I .oe_async_reset = "none";
defparam \ULAA[12]~I .oe_power_up = "low";
defparam \ULAA[12]~I .oe_register_mode = "none";
defparam \ULAA[12]~I .oe_sync_reset = "none";
defparam \ULAA[12]~I .operation_mode = "output";
defparam \ULAA[12]~I .output_async_reset = "none";
defparam \ULAA[12]~I .output_power_up = "low";
defparam \ULAA[12]~I .output_register_mode = "none";
defparam \ULAA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[11]~I (
	.datain(\inst4|data1[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[11]));
// synopsys translate_off
defparam \ULAA[11]~I .input_async_reset = "none";
defparam \ULAA[11]~I .input_power_up = "low";
defparam \ULAA[11]~I .input_register_mode = "none";
defparam \ULAA[11]~I .input_sync_reset = "none";
defparam \ULAA[11]~I .oe_async_reset = "none";
defparam \ULAA[11]~I .oe_power_up = "low";
defparam \ULAA[11]~I .oe_register_mode = "none";
defparam \ULAA[11]~I .oe_sync_reset = "none";
defparam \ULAA[11]~I .operation_mode = "output";
defparam \ULAA[11]~I .output_async_reset = "none";
defparam \ULAA[11]~I .output_power_up = "low";
defparam \ULAA[11]~I .output_register_mode = "none";
defparam \ULAA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[10]~I (
	.datain(\inst4|data1[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[10]));
// synopsys translate_off
defparam \ULAA[10]~I .input_async_reset = "none";
defparam \ULAA[10]~I .input_power_up = "low";
defparam \ULAA[10]~I .input_register_mode = "none";
defparam \ULAA[10]~I .input_sync_reset = "none";
defparam \ULAA[10]~I .oe_async_reset = "none";
defparam \ULAA[10]~I .oe_power_up = "low";
defparam \ULAA[10]~I .oe_register_mode = "none";
defparam \ULAA[10]~I .oe_sync_reset = "none";
defparam \ULAA[10]~I .operation_mode = "output";
defparam \ULAA[10]~I .output_async_reset = "none";
defparam \ULAA[10]~I .output_power_up = "low";
defparam \ULAA[10]~I .output_register_mode = "none";
defparam \ULAA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[9]~I (
	.datain(\inst4|data1[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[9]));
// synopsys translate_off
defparam \ULAA[9]~I .input_async_reset = "none";
defparam \ULAA[9]~I .input_power_up = "low";
defparam \ULAA[9]~I .input_register_mode = "none";
defparam \ULAA[9]~I .input_sync_reset = "none";
defparam \ULAA[9]~I .oe_async_reset = "none";
defparam \ULAA[9]~I .oe_power_up = "low";
defparam \ULAA[9]~I .oe_register_mode = "none";
defparam \ULAA[9]~I .oe_sync_reset = "none";
defparam \ULAA[9]~I .operation_mode = "output";
defparam \ULAA[9]~I .output_async_reset = "none";
defparam \ULAA[9]~I .output_power_up = "low";
defparam \ULAA[9]~I .output_register_mode = "none";
defparam \ULAA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[8]~I (
	.datain(\inst4|data1[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[8]));
// synopsys translate_off
defparam \ULAA[8]~I .input_async_reset = "none";
defparam \ULAA[8]~I .input_power_up = "low";
defparam \ULAA[8]~I .input_register_mode = "none";
defparam \ULAA[8]~I .input_sync_reset = "none";
defparam \ULAA[8]~I .oe_async_reset = "none";
defparam \ULAA[8]~I .oe_power_up = "low";
defparam \ULAA[8]~I .oe_register_mode = "none";
defparam \ULAA[8]~I .oe_sync_reset = "none";
defparam \ULAA[8]~I .operation_mode = "output";
defparam \ULAA[8]~I .output_async_reset = "none";
defparam \ULAA[8]~I .output_power_up = "low";
defparam \ULAA[8]~I .output_register_mode = "none";
defparam \ULAA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[7]~I (
	.datain(\inst4|data1[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[7]));
// synopsys translate_off
defparam \ULAA[7]~I .input_async_reset = "none";
defparam \ULAA[7]~I .input_power_up = "low";
defparam \ULAA[7]~I .input_register_mode = "none";
defparam \ULAA[7]~I .input_sync_reset = "none";
defparam \ULAA[7]~I .oe_async_reset = "none";
defparam \ULAA[7]~I .oe_power_up = "low";
defparam \ULAA[7]~I .oe_register_mode = "none";
defparam \ULAA[7]~I .oe_sync_reset = "none";
defparam \ULAA[7]~I .operation_mode = "output";
defparam \ULAA[7]~I .output_async_reset = "none";
defparam \ULAA[7]~I .output_power_up = "low";
defparam \ULAA[7]~I .output_register_mode = "none";
defparam \ULAA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[6]~I (
	.datain(\inst4|data1[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[6]));
// synopsys translate_off
defparam \ULAA[6]~I .input_async_reset = "none";
defparam \ULAA[6]~I .input_power_up = "low";
defparam \ULAA[6]~I .input_register_mode = "none";
defparam \ULAA[6]~I .input_sync_reset = "none";
defparam \ULAA[6]~I .oe_async_reset = "none";
defparam \ULAA[6]~I .oe_power_up = "low";
defparam \ULAA[6]~I .oe_register_mode = "none";
defparam \ULAA[6]~I .oe_sync_reset = "none";
defparam \ULAA[6]~I .operation_mode = "output";
defparam \ULAA[6]~I .output_async_reset = "none";
defparam \ULAA[6]~I .output_power_up = "low";
defparam \ULAA[6]~I .output_register_mode = "none";
defparam \ULAA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[5]~I (
	.datain(\inst4|data1[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[5]));
// synopsys translate_off
defparam \ULAA[5]~I .input_async_reset = "none";
defparam \ULAA[5]~I .input_power_up = "low";
defparam \ULAA[5]~I .input_register_mode = "none";
defparam \ULAA[5]~I .input_sync_reset = "none";
defparam \ULAA[5]~I .oe_async_reset = "none";
defparam \ULAA[5]~I .oe_power_up = "low";
defparam \ULAA[5]~I .oe_register_mode = "none";
defparam \ULAA[5]~I .oe_sync_reset = "none";
defparam \ULAA[5]~I .operation_mode = "output";
defparam \ULAA[5]~I .output_async_reset = "none";
defparam \ULAA[5]~I .output_power_up = "low";
defparam \ULAA[5]~I .output_register_mode = "none";
defparam \ULAA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[4]~I (
	.datain(\inst4|data1[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[4]));
// synopsys translate_off
defparam \ULAA[4]~I .input_async_reset = "none";
defparam \ULAA[4]~I .input_power_up = "low";
defparam \ULAA[4]~I .input_register_mode = "none";
defparam \ULAA[4]~I .input_sync_reset = "none";
defparam \ULAA[4]~I .oe_async_reset = "none";
defparam \ULAA[4]~I .oe_power_up = "low";
defparam \ULAA[4]~I .oe_register_mode = "none";
defparam \ULAA[4]~I .oe_sync_reset = "none";
defparam \ULAA[4]~I .operation_mode = "output";
defparam \ULAA[4]~I .output_async_reset = "none";
defparam \ULAA[4]~I .output_power_up = "low";
defparam \ULAA[4]~I .output_register_mode = "none";
defparam \ULAA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[3]~I (
	.datain(\inst4|data1[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[3]));
// synopsys translate_off
defparam \ULAA[3]~I .input_async_reset = "none";
defparam \ULAA[3]~I .input_power_up = "low";
defparam \ULAA[3]~I .input_register_mode = "none";
defparam \ULAA[3]~I .input_sync_reset = "none";
defparam \ULAA[3]~I .oe_async_reset = "none";
defparam \ULAA[3]~I .oe_power_up = "low";
defparam \ULAA[3]~I .oe_register_mode = "none";
defparam \ULAA[3]~I .oe_sync_reset = "none";
defparam \ULAA[3]~I .operation_mode = "output";
defparam \ULAA[3]~I .output_async_reset = "none";
defparam \ULAA[3]~I .output_power_up = "low";
defparam \ULAA[3]~I .output_register_mode = "none";
defparam \ULAA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[2]~I (
	.datain(\inst4|data1[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[2]));
// synopsys translate_off
defparam \ULAA[2]~I .input_async_reset = "none";
defparam \ULAA[2]~I .input_power_up = "low";
defparam \ULAA[2]~I .input_register_mode = "none";
defparam \ULAA[2]~I .input_sync_reset = "none";
defparam \ULAA[2]~I .oe_async_reset = "none";
defparam \ULAA[2]~I .oe_power_up = "low";
defparam \ULAA[2]~I .oe_register_mode = "none";
defparam \ULAA[2]~I .oe_sync_reset = "none";
defparam \ULAA[2]~I .operation_mode = "output";
defparam \ULAA[2]~I .output_async_reset = "none";
defparam \ULAA[2]~I .output_power_up = "low";
defparam \ULAA[2]~I .output_register_mode = "none";
defparam \ULAA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[1]~I (
	.datain(\inst4|data1[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[1]));
// synopsys translate_off
defparam \ULAA[1]~I .input_async_reset = "none";
defparam \ULAA[1]~I .input_power_up = "low";
defparam \ULAA[1]~I .input_register_mode = "none";
defparam \ULAA[1]~I .input_sync_reset = "none";
defparam \ULAA[1]~I .oe_async_reset = "none";
defparam \ULAA[1]~I .oe_power_up = "low";
defparam \ULAA[1]~I .oe_register_mode = "none";
defparam \ULAA[1]~I .oe_sync_reset = "none";
defparam \ULAA[1]~I .operation_mode = "output";
defparam \ULAA[1]~I .output_async_reset = "none";
defparam \ULAA[1]~I .output_power_up = "low";
defparam \ULAA[1]~I .output_register_mode = "none";
defparam \ULAA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAA[0]~I (
	.datain(\inst4|data1[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAA[0]));
// synopsys translate_off
defparam \ULAA[0]~I .input_async_reset = "none";
defparam \ULAA[0]~I .input_power_up = "low";
defparam \ULAA[0]~I .input_register_mode = "none";
defparam \ULAA[0]~I .input_sync_reset = "none";
defparam \ULAA[0]~I .oe_async_reset = "none";
defparam \ULAA[0]~I .oe_power_up = "low";
defparam \ULAA[0]~I .oe_register_mode = "none";
defparam \ULAA[0]~I .oe_sync_reset = "none";
defparam \ULAA[0]~I .operation_mode = "output";
defparam \ULAA[0]~I .output_async_reset = "none";
defparam \ULAA[0]~I .output_power_up = "low";
defparam \ULAA[0]~I .output_register_mode = "none";
defparam \ULAA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[31]~I (
	.datain(\inst30|out[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[31]));
// synopsys translate_off
defparam \ULAB[31]~I .input_async_reset = "none";
defparam \ULAB[31]~I .input_power_up = "low";
defparam \ULAB[31]~I .input_register_mode = "none";
defparam \ULAB[31]~I .input_sync_reset = "none";
defparam \ULAB[31]~I .oe_async_reset = "none";
defparam \ULAB[31]~I .oe_power_up = "low";
defparam \ULAB[31]~I .oe_register_mode = "none";
defparam \ULAB[31]~I .oe_sync_reset = "none";
defparam \ULAB[31]~I .operation_mode = "output";
defparam \ULAB[31]~I .output_async_reset = "none";
defparam \ULAB[31]~I .output_power_up = "low";
defparam \ULAB[31]~I .output_register_mode = "none";
defparam \ULAB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[30]~I (
	.datain(\inst30|out[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[30]));
// synopsys translate_off
defparam \ULAB[30]~I .input_async_reset = "none";
defparam \ULAB[30]~I .input_power_up = "low";
defparam \ULAB[30]~I .input_register_mode = "none";
defparam \ULAB[30]~I .input_sync_reset = "none";
defparam \ULAB[30]~I .oe_async_reset = "none";
defparam \ULAB[30]~I .oe_power_up = "low";
defparam \ULAB[30]~I .oe_register_mode = "none";
defparam \ULAB[30]~I .oe_sync_reset = "none";
defparam \ULAB[30]~I .operation_mode = "output";
defparam \ULAB[30]~I .output_async_reset = "none";
defparam \ULAB[30]~I .output_power_up = "low";
defparam \ULAB[30]~I .output_register_mode = "none";
defparam \ULAB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[29]~I (
	.datain(\inst30|out[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[29]));
// synopsys translate_off
defparam \ULAB[29]~I .input_async_reset = "none";
defparam \ULAB[29]~I .input_power_up = "low";
defparam \ULAB[29]~I .input_register_mode = "none";
defparam \ULAB[29]~I .input_sync_reset = "none";
defparam \ULAB[29]~I .oe_async_reset = "none";
defparam \ULAB[29]~I .oe_power_up = "low";
defparam \ULAB[29]~I .oe_register_mode = "none";
defparam \ULAB[29]~I .oe_sync_reset = "none";
defparam \ULAB[29]~I .operation_mode = "output";
defparam \ULAB[29]~I .output_async_reset = "none";
defparam \ULAB[29]~I .output_power_up = "low";
defparam \ULAB[29]~I .output_register_mode = "none";
defparam \ULAB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[28]~I (
	.datain(\inst30|out[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[28]));
// synopsys translate_off
defparam \ULAB[28]~I .input_async_reset = "none";
defparam \ULAB[28]~I .input_power_up = "low";
defparam \ULAB[28]~I .input_register_mode = "none";
defparam \ULAB[28]~I .input_sync_reset = "none";
defparam \ULAB[28]~I .oe_async_reset = "none";
defparam \ULAB[28]~I .oe_power_up = "low";
defparam \ULAB[28]~I .oe_register_mode = "none";
defparam \ULAB[28]~I .oe_sync_reset = "none";
defparam \ULAB[28]~I .operation_mode = "output";
defparam \ULAB[28]~I .output_async_reset = "none";
defparam \ULAB[28]~I .output_power_up = "low";
defparam \ULAB[28]~I .output_register_mode = "none";
defparam \ULAB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[27]~I (
	.datain(\inst30|out[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[27]));
// synopsys translate_off
defparam \ULAB[27]~I .input_async_reset = "none";
defparam \ULAB[27]~I .input_power_up = "low";
defparam \ULAB[27]~I .input_register_mode = "none";
defparam \ULAB[27]~I .input_sync_reset = "none";
defparam \ULAB[27]~I .oe_async_reset = "none";
defparam \ULAB[27]~I .oe_power_up = "low";
defparam \ULAB[27]~I .oe_register_mode = "none";
defparam \ULAB[27]~I .oe_sync_reset = "none";
defparam \ULAB[27]~I .operation_mode = "output";
defparam \ULAB[27]~I .output_async_reset = "none";
defparam \ULAB[27]~I .output_power_up = "low";
defparam \ULAB[27]~I .output_register_mode = "none";
defparam \ULAB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[26]~I (
	.datain(\inst30|out[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[26]));
// synopsys translate_off
defparam \ULAB[26]~I .input_async_reset = "none";
defparam \ULAB[26]~I .input_power_up = "low";
defparam \ULAB[26]~I .input_register_mode = "none";
defparam \ULAB[26]~I .input_sync_reset = "none";
defparam \ULAB[26]~I .oe_async_reset = "none";
defparam \ULAB[26]~I .oe_power_up = "low";
defparam \ULAB[26]~I .oe_register_mode = "none";
defparam \ULAB[26]~I .oe_sync_reset = "none";
defparam \ULAB[26]~I .operation_mode = "output";
defparam \ULAB[26]~I .output_async_reset = "none";
defparam \ULAB[26]~I .output_power_up = "low";
defparam \ULAB[26]~I .output_register_mode = "none";
defparam \ULAB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[25]~I (
	.datain(\inst30|out[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[25]));
// synopsys translate_off
defparam \ULAB[25]~I .input_async_reset = "none";
defparam \ULAB[25]~I .input_power_up = "low";
defparam \ULAB[25]~I .input_register_mode = "none";
defparam \ULAB[25]~I .input_sync_reset = "none";
defparam \ULAB[25]~I .oe_async_reset = "none";
defparam \ULAB[25]~I .oe_power_up = "low";
defparam \ULAB[25]~I .oe_register_mode = "none";
defparam \ULAB[25]~I .oe_sync_reset = "none";
defparam \ULAB[25]~I .operation_mode = "output";
defparam \ULAB[25]~I .output_async_reset = "none";
defparam \ULAB[25]~I .output_power_up = "low";
defparam \ULAB[25]~I .output_register_mode = "none";
defparam \ULAB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[24]~I (
	.datain(\inst30|out[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[24]));
// synopsys translate_off
defparam \ULAB[24]~I .input_async_reset = "none";
defparam \ULAB[24]~I .input_power_up = "low";
defparam \ULAB[24]~I .input_register_mode = "none";
defparam \ULAB[24]~I .input_sync_reset = "none";
defparam \ULAB[24]~I .oe_async_reset = "none";
defparam \ULAB[24]~I .oe_power_up = "low";
defparam \ULAB[24]~I .oe_register_mode = "none";
defparam \ULAB[24]~I .oe_sync_reset = "none";
defparam \ULAB[24]~I .operation_mode = "output";
defparam \ULAB[24]~I .output_async_reset = "none";
defparam \ULAB[24]~I .output_power_up = "low";
defparam \ULAB[24]~I .output_register_mode = "none";
defparam \ULAB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[23]~I (
	.datain(\inst30|out[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[23]));
// synopsys translate_off
defparam \ULAB[23]~I .input_async_reset = "none";
defparam \ULAB[23]~I .input_power_up = "low";
defparam \ULAB[23]~I .input_register_mode = "none";
defparam \ULAB[23]~I .input_sync_reset = "none";
defparam \ULAB[23]~I .oe_async_reset = "none";
defparam \ULAB[23]~I .oe_power_up = "low";
defparam \ULAB[23]~I .oe_register_mode = "none";
defparam \ULAB[23]~I .oe_sync_reset = "none";
defparam \ULAB[23]~I .operation_mode = "output";
defparam \ULAB[23]~I .output_async_reset = "none";
defparam \ULAB[23]~I .output_power_up = "low";
defparam \ULAB[23]~I .output_register_mode = "none";
defparam \ULAB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[22]~I (
	.datain(\inst30|out[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[22]));
// synopsys translate_off
defparam \ULAB[22]~I .input_async_reset = "none";
defparam \ULAB[22]~I .input_power_up = "low";
defparam \ULAB[22]~I .input_register_mode = "none";
defparam \ULAB[22]~I .input_sync_reset = "none";
defparam \ULAB[22]~I .oe_async_reset = "none";
defparam \ULAB[22]~I .oe_power_up = "low";
defparam \ULAB[22]~I .oe_register_mode = "none";
defparam \ULAB[22]~I .oe_sync_reset = "none";
defparam \ULAB[22]~I .operation_mode = "output";
defparam \ULAB[22]~I .output_async_reset = "none";
defparam \ULAB[22]~I .output_power_up = "low";
defparam \ULAB[22]~I .output_register_mode = "none";
defparam \ULAB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[21]~I (
	.datain(\inst30|out[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[21]));
// synopsys translate_off
defparam \ULAB[21]~I .input_async_reset = "none";
defparam \ULAB[21]~I .input_power_up = "low";
defparam \ULAB[21]~I .input_register_mode = "none";
defparam \ULAB[21]~I .input_sync_reset = "none";
defparam \ULAB[21]~I .oe_async_reset = "none";
defparam \ULAB[21]~I .oe_power_up = "low";
defparam \ULAB[21]~I .oe_register_mode = "none";
defparam \ULAB[21]~I .oe_sync_reset = "none";
defparam \ULAB[21]~I .operation_mode = "output";
defparam \ULAB[21]~I .output_async_reset = "none";
defparam \ULAB[21]~I .output_power_up = "low";
defparam \ULAB[21]~I .output_register_mode = "none";
defparam \ULAB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[20]~I (
	.datain(\inst30|out[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[20]));
// synopsys translate_off
defparam \ULAB[20]~I .input_async_reset = "none";
defparam \ULAB[20]~I .input_power_up = "low";
defparam \ULAB[20]~I .input_register_mode = "none";
defparam \ULAB[20]~I .input_sync_reset = "none";
defparam \ULAB[20]~I .oe_async_reset = "none";
defparam \ULAB[20]~I .oe_power_up = "low";
defparam \ULAB[20]~I .oe_register_mode = "none";
defparam \ULAB[20]~I .oe_sync_reset = "none";
defparam \ULAB[20]~I .operation_mode = "output";
defparam \ULAB[20]~I .output_async_reset = "none";
defparam \ULAB[20]~I .output_power_up = "low";
defparam \ULAB[20]~I .output_register_mode = "none";
defparam \ULAB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[19]~I (
	.datain(\inst30|out[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[19]));
// synopsys translate_off
defparam \ULAB[19]~I .input_async_reset = "none";
defparam \ULAB[19]~I .input_power_up = "low";
defparam \ULAB[19]~I .input_register_mode = "none";
defparam \ULAB[19]~I .input_sync_reset = "none";
defparam \ULAB[19]~I .oe_async_reset = "none";
defparam \ULAB[19]~I .oe_power_up = "low";
defparam \ULAB[19]~I .oe_register_mode = "none";
defparam \ULAB[19]~I .oe_sync_reset = "none";
defparam \ULAB[19]~I .operation_mode = "output";
defparam \ULAB[19]~I .output_async_reset = "none";
defparam \ULAB[19]~I .output_power_up = "low";
defparam \ULAB[19]~I .output_register_mode = "none";
defparam \ULAB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[18]~I (
	.datain(\inst30|out[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[18]));
// synopsys translate_off
defparam \ULAB[18]~I .input_async_reset = "none";
defparam \ULAB[18]~I .input_power_up = "low";
defparam \ULAB[18]~I .input_register_mode = "none";
defparam \ULAB[18]~I .input_sync_reset = "none";
defparam \ULAB[18]~I .oe_async_reset = "none";
defparam \ULAB[18]~I .oe_power_up = "low";
defparam \ULAB[18]~I .oe_register_mode = "none";
defparam \ULAB[18]~I .oe_sync_reset = "none";
defparam \ULAB[18]~I .operation_mode = "output";
defparam \ULAB[18]~I .output_async_reset = "none";
defparam \ULAB[18]~I .output_power_up = "low";
defparam \ULAB[18]~I .output_register_mode = "none";
defparam \ULAB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[17]~I (
	.datain(\inst30|out[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[17]));
// synopsys translate_off
defparam \ULAB[17]~I .input_async_reset = "none";
defparam \ULAB[17]~I .input_power_up = "low";
defparam \ULAB[17]~I .input_register_mode = "none";
defparam \ULAB[17]~I .input_sync_reset = "none";
defparam \ULAB[17]~I .oe_async_reset = "none";
defparam \ULAB[17]~I .oe_power_up = "low";
defparam \ULAB[17]~I .oe_register_mode = "none";
defparam \ULAB[17]~I .oe_sync_reset = "none";
defparam \ULAB[17]~I .operation_mode = "output";
defparam \ULAB[17]~I .output_async_reset = "none";
defparam \ULAB[17]~I .output_power_up = "low";
defparam \ULAB[17]~I .output_register_mode = "none";
defparam \ULAB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[16]~I (
	.datain(\inst30|out[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[16]));
// synopsys translate_off
defparam \ULAB[16]~I .input_async_reset = "none";
defparam \ULAB[16]~I .input_power_up = "low";
defparam \ULAB[16]~I .input_register_mode = "none";
defparam \ULAB[16]~I .input_sync_reset = "none";
defparam \ULAB[16]~I .oe_async_reset = "none";
defparam \ULAB[16]~I .oe_power_up = "low";
defparam \ULAB[16]~I .oe_register_mode = "none";
defparam \ULAB[16]~I .oe_sync_reset = "none";
defparam \ULAB[16]~I .operation_mode = "output";
defparam \ULAB[16]~I .output_async_reset = "none";
defparam \ULAB[16]~I .output_power_up = "low";
defparam \ULAB[16]~I .output_register_mode = "none";
defparam \ULAB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[15]~I (
	.datain(\inst30|out[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[15]));
// synopsys translate_off
defparam \ULAB[15]~I .input_async_reset = "none";
defparam \ULAB[15]~I .input_power_up = "low";
defparam \ULAB[15]~I .input_register_mode = "none";
defparam \ULAB[15]~I .input_sync_reset = "none";
defparam \ULAB[15]~I .oe_async_reset = "none";
defparam \ULAB[15]~I .oe_power_up = "low";
defparam \ULAB[15]~I .oe_register_mode = "none";
defparam \ULAB[15]~I .oe_sync_reset = "none";
defparam \ULAB[15]~I .operation_mode = "output";
defparam \ULAB[15]~I .output_async_reset = "none";
defparam \ULAB[15]~I .output_power_up = "low";
defparam \ULAB[15]~I .output_register_mode = "none";
defparam \ULAB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[14]~I (
	.datain(\inst30|out[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[14]));
// synopsys translate_off
defparam \ULAB[14]~I .input_async_reset = "none";
defparam \ULAB[14]~I .input_power_up = "low";
defparam \ULAB[14]~I .input_register_mode = "none";
defparam \ULAB[14]~I .input_sync_reset = "none";
defparam \ULAB[14]~I .oe_async_reset = "none";
defparam \ULAB[14]~I .oe_power_up = "low";
defparam \ULAB[14]~I .oe_register_mode = "none";
defparam \ULAB[14]~I .oe_sync_reset = "none";
defparam \ULAB[14]~I .operation_mode = "output";
defparam \ULAB[14]~I .output_async_reset = "none";
defparam \ULAB[14]~I .output_power_up = "low";
defparam \ULAB[14]~I .output_register_mode = "none";
defparam \ULAB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[13]~I (
	.datain(\inst30|out[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[13]));
// synopsys translate_off
defparam \ULAB[13]~I .input_async_reset = "none";
defparam \ULAB[13]~I .input_power_up = "low";
defparam \ULAB[13]~I .input_register_mode = "none";
defparam \ULAB[13]~I .input_sync_reset = "none";
defparam \ULAB[13]~I .oe_async_reset = "none";
defparam \ULAB[13]~I .oe_power_up = "low";
defparam \ULAB[13]~I .oe_register_mode = "none";
defparam \ULAB[13]~I .oe_sync_reset = "none";
defparam \ULAB[13]~I .operation_mode = "output";
defparam \ULAB[13]~I .output_async_reset = "none";
defparam \ULAB[13]~I .output_power_up = "low";
defparam \ULAB[13]~I .output_register_mode = "none";
defparam \ULAB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[12]~I (
	.datain(\inst30|out[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[12]));
// synopsys translate_off
defparam \ULAB[12]~I .input_async_reset = "none";
defparam \ULAB[12]~I .input_power_up = "low";
defparam \ULAB[12]~I .input_register_mode = "none";
defparam \ULAB[12]~I .input_sync_reset = "none";
defparam \ULAB[12]~I .oe_async_reset = "none";
defparam \ULAB[12]~I .oe_power_up = "low";
defparam \ULAB[12]~I .oe_register_mode = "none";
defparam \ULAB[12]~I .oe_sync_reset = "none";
defparam \ULAB[12]~I .operation_mode = "output";
defparam \ULAB[12]~I .output_async_reset = "none";
defparam \ULAB[12]~I .output_power_up = "low";
defparam \ULAB[12]~I .output_register_mode = "none";
defparam \ULAB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[11]~I (
	.datain(\inst30|out[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[11]));
// synopsys translate_off
defparam \ULAB[11]~I .input_async_reset = "none";
defparam \ULAB[11]~I .input_power_up = "low";
defparam \ULAB[11]~I .input_register_mode = "none";
defparam \ULAB[11]~I .input_sync_reset = "none";
defparam \ULAB[11]~I .oe_async_reset = "none";
defparam \ULAB[11]~I .oe_power_up = "low";
defparam \ULAB[11]~I .oe_register_mode = "none";
defparam \ULAB[11]~I .oe_sync_reset = "none";
defparam \ULAB[11]~I .operation_mode = "output";
defparam \ULAB[11]~I .output_async_reset = "none";
defparam \ULAB[11]~I .output_power_up = "low";
defparam \ULAB[11]~I .output_register_mode = "none";
defparam \ULAB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[10]~I (
	.datain(\inst30|out[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[10]));
// synopsys translate_off
defparam \ULAB[10]~I .input_async_reset = "none";
defparam \ULAB[10]~I .input_power_up = "low";
defparam \ULAB[10]~I .input_register_mode = "none";
defparam \ULAB[10]~I .input_sync_reset = "none";
defparam \ULAB[10]~I .oe_async_reset = "none";
defparam \ULAB[10]~I .oe_power_up = "low";
defparam \ULAB[10]~I .oe_register_mode = "none";
defparam \ULAB[10]~I .oe_sync_reset = "none";
defparam \ULAB[10]~I .operation_mode = "output";
defparam \ULAB[10]~I .output_async_reset = "none";
defparam \ULAB[10]~I .output_power_up = "low";
defparam \ULAB[10]~I .output_register_mode = "none";
defparam \ULAB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[9]~I (
	.datain(\inst30|out[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[9]));
// synopsys translate_off
defparam \ULAB[9]~I .input_async_reset = "none";
defparam \ULAB[9]~I .input_power_up = "low";
defparam \ULAB[9]~I .input_register_mode = "none";
defparam \ULAB[9]~I .input_sync_reset = "none";
defparam \ULAB[9]~I .oe_async_reset = "none";
defparam \ULAB[9]~I .oe_power_up = "low";
defparam \ULAB[9]~I .oe_register_mode = "none";
defparam \ULAB[9]~I .oe_sync_reset = "none";
defparam \ULAB[9]~I .operation_mode = "output";
defparam \ULAB[9]~I .output_async_reset = "none";
defparam \ULAB[9]~I .output_power_up = "low";
defparam \ULAB[9]~I .output_register_mode = "none";
defparam \ULAB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[8]~I (
	.datain(\inst30|out[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[8]));
// synopsys translate_off
defparam \ULAB[8]~I .input_async_reset = "none";
defparam \ULAB[8]~I .input_power_up = "low";
defparam \ULAB[8]~I .input_register_mode = "none";
defparam \ULAB[8]~I .input_sync_reset = "none";
defparam \ULAB[8]~I .oe_async_reset = "none";
defparam \ULAB[8]~I .oe_power_up = "low";
defparam \ULAB[8]~I .oe_register_mode = "none";
defparam \ULAB[8]~I .oe_sync_reset = "none";
defparam \ULAB[8]~I .operation_mode = "output";
defparam \ULAB[8]~I .output_async_reset = "none";
defparam \ULAB[8]~I .output_power_up = "low";
defparam \ULAB[8]~I .output_register_mode = "none";
defparam \ULAB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[7]~I (
	.datain(\inst30|out[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[7]));
// synopsys translate_off
defparam \ULAB[7]~I .input_async_reset = "none";
defparam \ULAB[7]~I .input_power_up = "low";
defparam \ULAB[7]~I .input_register_mode = "none";
defparam \ULAB[7]~I .input_sync_reset = "none";
defparam \ULAB[7]~I .oe_async_reset = "none";
defparam \ULAB[7]~I .oe_power_up = "low";
defparam \ULAB[7]~I .oe_register_mode = "none";
defparam \ULAB[7]~I .oe_sync_reset = "none";
defparam \ULAB[7]~I .operation_mode = "output";
defparam \ULAB[7]~I .output_async_reset = "none";
defparam \ULAB[7]~I .output_power_up = "low";
defparam \ULAB[7]~I .output_register_mode = "none";
defparam \ULAB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[6]~I (
	.datain(\inst30|out[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[6]));
// synopsys translate_off
defparam \ULAB[6]~I .input_async_reset = "none";
defparam \ULAB[6]~I .input_power_up = "low";
defparam \ULAB[6]~I .input_register_mode = "none";
defparam \ULAB[6]~I .input_sync_reset = "none";
defparam \ULAB[6]~I .oe_async_reset = "none";
defparam \ULAB[6]~I .oe_power_up = "low";
defparam \ULAB[6]~I .oe_register_mode = "none";
defparam \ULAB[6]~I .oe_sync_reset = "none";
defparam \ULAB[6]~I .operation_mode = "output";
defparam \ULAB[6]~I .output_async_reset = "none";
defparam \ULAB[6]~I .output_power_up = "low";
defparam \ULAB[6]~I .output_register_mode = "none";
defparam \ULAB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[5]~I (
	.datain(\inst30|out[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[5]));
// synopsys translate_off
defparam \ULAB[5]~I .input_async_reset = "none";
defparam \ULAB[5]~I .input_power_up = "low";
defparam \ULAB[5]~I .input_register_mode = "none";
defparam \ULAB[5]~I .input_sync_reset = "none";
defparam \ULAB[5]~I .oe_async_reset = "none";
defparam \ULAB[5]~I .oe_power_up = "low";
defparam \ULAB[5]~I .oe_register_mode = "none";
defparam \ULAB[5]~I .oe_sync_reset = "none";
defparam \ULAB[5]~I .operation_mode = "output";
defparam \ULAB[5]~I .output_async_reset = "none";
defparam \ULAB[5]~I .output_power_up = "low";
defparam \ULAB[5]~I .output_register_mode = "none";
defparam \ULAB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[4]~I (
	.datain(\inst30|out[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[4]));
// synopsys translate_off
defparam \ULAB[4]~I .input_async_reset = "none";
defparam \ULAB[4]~I .input_power_up = "low";
defparam \ULAB[4]~I .input_register_mode = "none";
defparam \ULAB[4]~I .input_sync_reset = "none";
defparam \ULAB[4]~I .oe_async_reset = "none";
defparam \ULAB[4]~I .oe_power_up = "low";
defparam \ULAB[4]~I .oe_register_mode = "none";
defparam \ULAB[4]~I .oe_sync_reset = "none";
defparam \ULAB[4]~I .operation_mode = "output";
defparam \ULAB[4]~I .output_async_reset = "none";
defparam \ULAB[4]~I .output_power_up = "low";
defparam \ULAB[4]~I .output_register_mode = "none";
defparam \ULAB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[3]~I (
	.datain(\inst30|out[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[3]));
// synopsys translate_off
defparam \ULAB[3]~I .input_async_reset = "none";
defparam \ULAB[3]~I .input_power_up = "low";
defparam \ULAB[3]~I .input_register_mode = "none";
defparam \ULAB[3]~I .input_sync_reset = "none";
defparam \ULAB[3]~I .oe_async_reset = "none";
defparam \ULAB[3]~I .oe_power_up = "low";
defparam \ULAB[3]~I .oe_register_mode = "none";
defparam \ULAB[3]~I .oe_sync_reset = "none";
defparam \ULAB[3]~I .operation_mode = "output";
defparam \ULAB[3]~I .output_async_reset = "none";
defparam \ULAB[3]~I .output_power_up = "low";
defparam \ULAB[3]~I .output_register_mode = "none";
defparam \ULAB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[2]~I (
	.datain(\inst30|out[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[2]));
// synopsys translate_off
defparam \ULAB[2]~I .input_async_reset = "none";
defparam \ULAB[2]~I .input_power_up = "low";
defparam \ULAB[2]~I .input_register_mode = "none";
defparam \ULAB[2]~I .input_sync_reset = "none";
defparam \ULAB[2]~I .oe_async_reset = "none";
defparam \ULAB[2]~I .oe_power_up = "low";
defparam \ULAB[2]~I .oe_register_mode = "none";
defparam \ULAB[2]~I .oe_sync_reset = "none";
defparam \ULAB[2]~I .operation_mode = "output";
defparam \ULAB[2]~I .output_async_reset = "none";
defparam \ULAB[2]~I .output_power_up = "low";
defparam \ULAB[2]~I .output_register_mode = "none";
defparam \ULAB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[1]~I (
	.datain(\inst30|out[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[1]));
// synopsys translate_off
defparam \ULAB[1]~I .input_async_reset = "none";
defparam \ULAB[1]~I .input_power_up = "low";
defparam \ULAB[1]~I .input_register_mode = "none";
defparam \ULAB[1]~I .input_sync_reset = "none";
defparam \ULAB[1]~I .oe_async_reset = "none";
defparam \ULAB[1]~I .oe_power_up = "low";
defparam \ULAB[1]~I .oe_register_mode = "none";
defparam \ULAB[1]~I .oe_sync_reset = "none";
defparam \ULAB[1]~I .operation_mode = "output";
defparam \ULAB[1]~I .output_async_reset = "none";
defparam \ULAB[1]~I .output_power_up = "low";
defparam \ULAB[1]~I .output_register_mode = "none";
defparam \ULAB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAB[0]~I (
	.datain(\inst30|out[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAB[0]));
// synopsys translate_off
defparam \ULAB[0]~I .input_async_reset = "none";
defparam \ULAB[0]~I .input_power_up = "low";
defparam \ULAB[0]~I .input_register_mode = "none";
defparam \ULAB[0]~I .input_sync_reset = "none";
defparam \ULAB[0]~I .oe_async_reset = "none";
defparam \ULAB[0]~I .oe_power_up = "low";
defparam \ULAB[0]~I .oe_register_mode = "none";
defparam \ULAB[0]~I .oe_sync_reset = "none";
defparam \ULAB[0]~I .operation_mode = "output";
defparam \ULAB[0]~I .output_async_reset = "none";
defparam \ULAB[0]~I .output_power_up = "low";
defparam \ULAB[0]~I .output_register_mode = "none";
defparam \ULAB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[3]));
// synopsys translate_off
defparam \ULAOPCODE[3]~I .input_async_reset = "none";
defparam \ULAOPCODE[3]~I .input_power_up = "low";
defparam \ULAOPCODE[3]~I .input_register_mode = "none";
defparam \ULAOPCODE[3]~I .input_sync_reset = "none";
defparam \ULAOPCODE[3]~I .oe_async_reset = "none";
defparam \ULAOPCODE[3]~I .oe_power_up = "low";
defparam \ULAOPCODE[3]~I .oe_register_mode = "none";
defparam \ULAOPCODE[3]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[3]~I .operation_mode = "output";
defparam \ULAOPCODE[3]~I .output_async_reset = "none";
defparam \ULAOPCODE[3]~I .output_power_up = "low";
defparam \ULAOPCODE[3]~I .output_register_mode = "none";
defparam \ULAOPCODE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[2]~I (
	.datain(\inst5|ULAopcode [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[2]));
// synopsys translate_off
defparam \ULAOPCODE[2]~I .input_async_reset = "none";
defparam \ULAOPCODE[2]~I .input_power_up = "low";
defparam \ULAOPCODE[2]~I .input_register_mode = "none";
defparam \ULAOPCODE[2]~I .input_sync_reset = "none";
defparam \ULAOPCODE[2]~I .oe_async_reset = "none";
defparam \ULAOPCODE[2]~I .oe_power_up = "low";
defparam \ULAOPCODE[2]~I .oe_register_mode = "none";
defparam \ULAOPCODE[2]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[2]~I .operation_mode = "output";
defparam \ULAOPCODE[2]~I .output_async_reset = "none";
defparam \ULAOPCODE[2]~I .output_power_up = "low";
defparam \ULAOPCODE[2]~I .output_register_mode = "none";
defparam \ULAOPCODE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[1]~I (
	.datain(!\inst5|ULAopcode[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[1]));
// synopsys translate_off
defparam \ULAOPCODE[1]~I .input_async_reset = "none";
defparam \ULAOPCODE[1]~I .input_power_up = "low";
defparam \ULAOPCODE[1]~I .input_register_mode = "none";
defparam \ULAOPCODE[1]~I .input_sync_reset = "none";
defparam \ULAOPCODE[1]~I .oe_async_reset = "none";
defparam \ULAOPCODE[1]~I .oe_power_up = "low";
defparam \ULAOPCODE[1]~I .oe_register_mode = "none";
defparam \ULAOPCODE[1]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[1]~I .operation_mode = "output";
defparam \ULAOPCODE[1]~I .output_async_reset = "none";
defparam \ULAOPCODE[1]~I .output_power_up = "low";
defparam \ULAOPCODE[1]~I .output_register_mode = "none";
defparam \ULAOPCODE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAOPCODE[0]~I (
	.datain(\inst5|ULAopcode[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAOPCODE[0]));
// synopsys translate_off
defparam \ULAOPCODE[0]~I .input_async_reset = "none";
defparam \ULAOPCODE[0]~I .input_power_up = "low";
defparam \ULAOPCODE[0]~I .input_register_mode = "none";
defparam \ULAOPCODE[0]~I .input_sync_reset = "none";
defparam \ULAOPCODE[0]~I .oe_async_reset = "none";
defparam \ULAOPCODE[0]~I .oe_power_up = "low";
defparam \ULAOPCODE[0]~I .oe_register_mode = "none";
defparam \ULAOPCODE[0]~I .oe_sync_reset = "none";
defparam \ULAOPCODE[0]~I .operation_mode = "output";
defparam \ULAOPCODE[0]~I .output_async_reset = "none";
defparam \ULAOPCODE[0]~I .output_power_up = "low";
defparam \ULAOPCODE[0]~I .output_register_mode = "none";
defparam \ULAOPCODE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[31]~I (
	.datain(\inst6|Mux0~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[31]));
// synopsys translate_off
defparam \ULAR[31]~I .input_async_reset = "none";
defparam \ULAR[31]~I .input_power_up = "low";
defparam \ULAR[31]~I .input_register_mode = "none";
defparam \ULAR[31]~I .input_sync_reset = "none";
defparam \ULAR[31]~I .oe_async_reset = "none";
defparam \ULAR[31]~I .oe_power_up = "low";
defparam \ULAR[31]~I .oe_register_mode = "none";
defparam \ULAR[31]~I .oe_sync_reset = "none";
defparam \ULAR[31]~I .operation_mode = "output";
defparam \ULAR[31]~I .output_async_reset = "none";
defparam \ULAR[31]~I .output_power_up = "low";
defparam \ULAR[31]~I .output_register_mode = "none";
defparam \ULAR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[30]~I (
	.datain(\inst6|Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[30]));
// synopsys translate_off
defparam \ULAR[30]~I .input_async_reset = "none";
defparam \ULAR[30]~I .input_power_up = "low";
defparam \ULAR[30]~I .input_register_mode = "none";
defparam \ULAR[30]~I .input_sync_reset = "none";
defparam \ULAR[30]~I .oe_async_reset = "none";
defparam \ULAR[30]~I .oe_power_up = "low";
defparam \ULAR[30]~I .oe_register_mode = "none";
defparam \ULAR[30]~I .oe_sync_reset = "none";
defparam \ULAR[30]~I .operation_mode = "output";
defparam \ULAR[30]~I .output_async_reset = "none";
defparam \ULAR[30]~I .output_power_up = "low";
defparam \ULAR[30]~I .output_register_mode = "none";
defparam \ULAR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[29]~I (
	.datain(\inst6|Mux2~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[29]));
// synopsys translate_off
defparam \ULAR[29]~I .input_async_reset = "none";
defparam \ULAR[29]~I .input_power_up = "low";
defparam \ULAR[29]~I .input_register_mode = "none";
defparam \ULAR[29]~I .input_sync_reset = "none";
defparam \ULAR[29]~I .oe_async_reset = "none";
defparam \ULAR[29]~I .oe_power_up = "low";
defparam \ULAR[29]~I .oe_register_mode = "none";
defparam \ULAR[29]~I .oe_sync_reset = "none";
defparam \ULAR[29]~I .operation_mode = "output";
defparam \ULAR[29]~I .output_async_reset = "none";
defparam \ULAR[29]~I .output_power_up = "low";
defparam \ULAR[29]~I .output_register_mode = "none";
defparam \ULAR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[28]~I (
	.datain(\inst6|Mux3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[28]));
// synopsys translate_off
defparam \ULAR[28]~I .input_async_reset = "none";
defparam \ULAR[28]~I .input_power_up = "low";
defparam \ULAR[28]~I .input_register_mode = "none";
defparam \ULAR[28]~I .input_sync_reset = "none";
defparam \ULAR[28]~I .oe_async_reset = "none";
defparam \ULAR[28]~I .oe_power_up = "low";
defparam \ULAR[28]~I .oe_register_mode = "none";
defparam \ULAR[28]~I .oe_sync_reset = "none";
defparam \ULAR[28]~I .operation_mode = "output";
defparam \ULAR[28]~I .output_async_reset = "none";
defparam \ULAR[28]~I .output_power_up = "low";
defparam \ULAR[28]~I .output_register_mode = "none";
defparam \ULAR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[27]~I (
	.datain(\inst6|Mux4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[27]));
// synopsys translate_off
defparam \ULAR[27]~I .input_async_reset = "none";
defparam \ULAR[27]~I .input_power_up = "low";
defparam \ULAR[27]~I .input_register_mode = "none";
defparam \ULAR[27]~I .input_sync_reset = "none";
defparam \ULAR[27]~I .oe_async_reset = "none";
defparam \ULAR[27]~I .oe_power_up = "low";
defparam \ULAR[27]~I .oe_register_mode = "none";
defparam \ULAR[27]~I .oe_sync_reset = "none";
defparam \ULAR[27]~I .operation_mode = "output";
defparam \ULAR[27]~I .output_async_reset = "none";
defparam \ULAR[27]~I .output_power_up = "low";
defparam \ULAR[27]~I .output_register_mode = "none";
defparam \ULAR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[26]~I (
	.datain(\inst6|Mux5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[26]));
// synopsys translate_off
defparam \ULAR[26]~I .input_async_reset = "none";
defparam \ULAR[26]~I .input_power_up = "low";
defparam \ULAR[26]~I .input_register_mode = "none";
defparam \ULAR[26]~I .input_sync_reset = "none";
defparam \ULAR[26]~I .oe_async_reset = "none";
defparam \ULAR[26]~I .oe_power_up = "low";
defparam \ULAR[26]~I .oe_register_mode = "none";
defparam \ULAR[26]~I .oe_sync_reset = "none";
defparam \ULAR[26]~I .operation_mode = "output";
defparam \ULAR[26]~I .output_async_reset = "none";
defparam \ULAR[26]~I .output_power_up = "low";
defparam \ULAR[26]~I .output_register_mode = "none";
defparam \ULAR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[25]~I (
	.datain(\inst6|Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[25]));
// synopsys translate_off
defparam \ULAR[25]~I .input_async_reset = "none";
defparam \ULAR[25]~I .input_power_up = "low";
defparam \ULAR[25]~I .input_register_mode = "none";
defparam \ULAR[25]~I .input_sync_reset = "none";
defparam \ULAR[25]~I .oe_async_reset = "none";
defparam \ULAR[25]~I .oe_power_up = "low";
defparam \ULAR[25]~I .oe_register_mode = "none";
defparam \ULAR[25]~I .oe_sync_reset = "none";
defparam \ULAR[25]~I .operation_mode = "output";
defparam \ULAR[25]~I .output_async_reset = "none";
defparam \ULAR[25]~I .output_power_up = "low";
defparam \ULAR[25]~I .output_register_mode = "none";
defparam \ULAR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[24]~I (
	.datain(\inst6|Mux7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[24]));
// synopsys translate_off
defparam \ULAR[24]~I .input_async_reset = "none";
defparam \ULAR[24]~I .input_power_up = "low";
defparam \ULAR[24]~I .input_register_mode = "none";
defparam \ULAR[24]~I .input_sync_reset = "none";
defparam \ULAR[24]~I .oe_async_reset = "none";
defparam \ULAR[24]~I .oe_power_up = "low";
defparam \ULAR[24]~I .oe_register_mode = "none";
defparam \ULAR[24]~I .oe_sync_reset = "none";
defparam \ULAR[24]~I .operation_mode = "output";
defparam \ULAR[24]~I .output_async_reset = "none";
defparam \ULAR[24]~I .output_power_up = "low";
defparam \ULAR[24]~I .output_register_mode = "none";
defparam \ULAR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[23]~I (
	.datain(\inst6|Mux8~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[23]));
// synopsys translate_off
defparam \ULAR[23]~I .input_async_reset = "none";
defparam \ULAR[23]~I .input_power_up = "low";
defparam \ULAR[23]~I .input_register_mode = "none";
defparam \ULAR[23]~I .input_sync_reset = "none";
defparam \ULAR[23]~I .oe_async_reset = "none";
defparam \ULAR[23]~I .oe_power_up = "low";
defparam \ULAR[23]~I .oe_register_mode = "none";
defparam \ULAR[23]~I .oe_sync_reset = "none";
defparam \ULAR[23]~I .operation_mode = "output";
defparam \ULAR[23]~I .output_async_reset = "none";
defparam \ULAR[23]~I .output_power_up = "low";
defparam \ULAR[23]~I .output_register_mode = "none";
defparam \ULAR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[22]~I (
	.datain(\inst6|Mux9~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[22]));
// synopsys translate_off
defparam \ULAR[22]~I .input_async_reset = "none";
defparam \ULAR[22]~I .input_power_up = "low";
defparam \ULAR[22]~I .input_register_mode = "none";
defparam \ULAR[22]~I .input_sync_reset = "none";
defparam \ULAR[22]~I .oe_async_reset = "none";
defparam \ULAR[22]~I .oe_power_up = "low";
defparam \ULAR[22]~I .oe_register_mode = "none";
defparam \ULAR[22]~I .oe_sync_reset = "none";
defparam \ULAR[22]~I .operation_mode = "output";
defparam \ULAR[22]~I .output_async_reset = "none";
defparam \ULAR[22]~I .output_power_up = "low";
defparam \ULAR[22]~I .output_register_mode = "none";
defparam \ULAR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[21]~I (
	.datain(\inst6|Mux10~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[21]));
// synopsys translate_off
defparam \ULAR[21]~I .input_async_reset = "none";
defparam \ULAR[21]~I .input_power_up = "low";
defparam \ULAR[21]~I .input_register_mode = "none";
defparam \ULAR[21]~I .input_sync_reset = "none";
defparam \ULAR[21]~I .oe_async_reset = "none";
defparam \ULAR[21]~I .oe_power_up = "low";
defparam \ULAR[21]~I .oe_register_mode = "none";
defparam \ULAR[21]~I .oe_sync_reset = "none";
defparam \ULAR[21]~I .operation_mode = "output";
defparam \ULAR[21]~I .output_async_reset = "none";
defparam \ULAR[21]~I .output_power_up = "low";
defparam \ULAR[21]~I .output_register_mode = "none";
defparam \ULAR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[20]~I (
	.datain(\inst6|Mux11~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[20]));
// synopsys translate_off
defparam \ULAR[20]~I .input_async_reset = "none";
defparam \ULAR[20]~I .input_power_up = "low";
defparam \ULAR[20]~I .input_register_mode = "none";
defparam \ULAR[20]~I .input_sync_reset = "none";
defparam \ULAR[20]~I .oe_async_reset = "none";
defparam \ULAR[20]~I .oe_power_up = "low";
defparam \ULAR[20]~I .oe_register_mode = "none";
defparam \ULAR[20]~I .oe_sync_reset = "none";
defparam \ULAR[20]~I .operation_mode = "output";
defparam \ULAR[20]~I .output_async_reset = "none";
defparam \ULAR[20]~I .output_power_up = "low";
defparam \ULAR[20]~I .output_register_mode = "none";
defparam \ULAR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[19]~I (
	.datain(\inst6|Mux12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[19]));
// synopsys translate_off
defparam \ULAR[19]~I .input_async_reset = "none";
defparam \ULAR[19]~I .input_power_up = "low";
defparam \ULAR[19]~I .input_register_mode = "none";
defparam \ULAR[19]~I .input_sync_reset = "none";
defparam \ULAR[19]~I .oe_async_reset = "none";
defparam \ULAR[19]~I .oe_power_up = "low";
defparam \ULAR[19]~I .oe_register_mode = "none";
defparam \ULAR[19]~I .oe_sync_reset = "none";
defparam \ULAR[19]~I .operation_mode = "output";
defparam \ULAR[19]~I .output_async_reset = "none";
defparam \ULAR[19]~I .output_power_up = "low";
defparam \ULAR[19]~I .output_register_mode = "none";
defparam \ULAR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[18]~I (
	.datain(\inst6|Mux13~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[18]));
// synopsys translate_off
defparam \ULAR[18]~I .input_async_reset = "none";
defparam \ULAR[18]~I .input_power_up = "low";
defparam \ULAR[18]~I .input_register_mode = "none";
defparam \ULAR[18]~I .input_sync_reset = "none";
defparam \ULAR[18]~I .oe_async_reset = "none";
defparam \ULAR[18]~I .oe_power_up = "low";
defparam \ULAR[18]~I .oe_register_mode = "none";
defparam \ULAR[18]~I .oe_sync_reset = "none";
defparam \ULAR[18]~I .operation_mode = "output";
defparam \ULAR[18]~I .output_async_reset = "none";
defparam \ULAR[18]~I .output_power_up = "low";
defparam \ULAR[18]~I .output_register_mode = "none";
defparam \ULAR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[17]~I (
	.datain(\inst6|Mux14~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[17]));
// synopsys translate_off
defparam \ULAR[17]~I .input_async_reset = "none";
defparam \ULAR[17]~I .input_power_up = "low";
defparam \ULAR[17]~I .input_register_mode = "none";
defparam \ULAR[17]~I .input_sync_reset = "none";
defparam \ULAR[17]~I .oe_async_reset = "none";
defparam \ULAR[17]~I .oe_power_up = "low";
defparam \ULAR[17]~I .oe_register_mode = "none";
defparam \ULAR[17]~I .oe_sync_reset = "none";
defparam \ULAR[17]~I .operation_mode = "output";
defparam \ULAR[17]~I .output_async_reset = "none";
defparam \ULAR[17]~I .output_power_up = "low";
defparam \ULAR[17]~I .output_register_mode = "none";
defparam \ULAR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[16]~I (
	.datain(\inst6|Mux15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[16]));
// synopsys translate_off
defparam \ULAR[16]~I .input_async_reset = "none";
defparam \ULAR[16]~I .input_power_up = "low";
defparam \ULAR[16]~I .input_register_mode = "none";
defparam \ULAR[16]~I .input_sync_reset = "none";
defparam \ULAR[16]~I .oe_async_reset = "none";
defparam \ULAR[16]~I .oe_power_up = "low";
defparam \ULAR[16]~I .oe_register_mode = "none";
defparam \ULAR[16]~I .oe_sync_reset = "none";
defparam \ULAR[16]~I .operation_mode = "output";
defparam \ULAR[16]~I .output_async_reset = "none";
defparam \ULAR[16]~I .output_power_up = "low";
defparam \ULAR[16]~I .output_register_mode = "none";
defparam \ULAR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[15]~I (
	.datain(\inst6|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[15]));
// synopsys translate_off
defparam \ULAR[15]~I .input_async_reset = "none";
defparam \ULAR[15]~I .input_power_up = "low";
defparam \ULAR[15]~I .input_register_mode = "none";
defparam \ULAR[15]~I .input_sync_reset = "none";
defparam \ULAR[15]~I .oe_async_reset = "none";
defparam \ULAR[15]~I .oe_power_up = "low";
defparam \ULAR[15]~I .oe_register_mode = "none";
defparam \ULAR[15]~I .oe_sync_reset = "none";
defparam \ULAR[15]~I .operation_mode = "output";
defparam \ULAR[15]~I .output_async_reset = "none";
defparam \ULAR[15]~I .output_power_up = "low";
defparam \ULAR[15]~I .output_register_mode = "none";
defparam \ULAR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[14]~I (
	.datain(\inst6|Mux17~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[14]));
// synopsys translate_off
defparam \ULAR[14]~I .input_async_reset = "none";
defparam \ULAR[14]~I .input_power_up = "low";
defparam \ULAR[14]~I .input_register_mode = "none";
defparam \ULAR[14]~I .input_sync_reset = "none";
defparam \ULAR[14]~I .oe_async_reset = "none";
defparam \ULAR[14]~I .oe_power_up = "low";
defparam \ULAR[14]~I .oe_register_mode = "none";
defparam \ULAR[14]~I .oe_sync_reset = "none";
defparam \ULAR[14]~I .operation_mode = "output";
defparam \ULAR[14]~I .output_async_reset = "none";
defparam \ULAR[14]~I .output_power_up = "low";
defparam \ULAR[14]~I .output_register_mode = "none";
defparam \ULAR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[13]~I (
	.datain(\inst6|Mux18~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[13]));
// synopsys translate_off
defparam \ULAR[13]~I .input_async_reset = "none";
defparam \ULAR[13]~I .input_power_up = "low";
defparam \ULAR[13]~I .input_register_mode = "none";
defparam \ULAR[13]~I .input_sync_reset = "none";
defparam \ULAR[13]~I .oe_async_reset = "none";
defparam \ULAR[13]~I .oe_power_up = "low";
defparam \ULAR[13]~I .oe_register_mode = "none";
defparam \ULAR[13]~I .oe_sync_reset = "none";
defparam \ULAR[13]~I .operation_mode = "output";
defparam \ULAR[13]~I .output_async_reset = "none";
defparam \ULAR[13]~I .output_power_up = "low";
defparam \ULAR[13]~I .output_register_mode = "none";
defparam \ULAR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[12]~I (
	.datain(\inst6|Mux19~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[12]));
// synopsys translate_off
defparam \ULAR[12]~I .input_async_reset = "none";
defparam \ULAR[12]~I .input_power_up = "low";
defparam \ULAR[12]~I .input_register_mode = "none";
defparam \ULAR[12]~I .input_sync_reset = "none";
defparam \ULAR[12]~I .oe_async_reset = "none";
defparam \ULAR[12]~I .oe_power_up = "low";
defparam \ULAR[12]~I .oe_register_mode = "none";
defparam \ULAR[12]~I .oe_sync_reset = "none";
defparam \ULAR[12]~I .operation_mode = "output";
defparam \ULAR[12]~I .output_async_reset = "none";
defparam \ULAR[12]~I .output_power_up = "low";
defparam \ULAR[12]~I .output_register_mode = "none";
defparam \ULAR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[11]~I (
	.datain(\inst6|Mux20~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[11]));
// synopsys translate_off
defparam \ULAR[11]~I .input_async_reset = "none";
defparam \ULAR[11]~I .input_power_up = "low";
defparam \ULAR[11]~I .input_register_mode = "none";
defparam \ULAR[11]~I .input_sync_reset = "none";
defparam \ULAR[11]~I .oe_async_reset = "none";
defparam \ULAR[11]~I .oe_power_up = "low";
defparam \ULAR[11]~I .oe_register_mode = "none";
defparam \ULAR[11]~I .oe_sync_reset = "none";
defparam \ULAR[11]~I .operation_mode = "output";
defparam \ULAR[11]~I .output_async_reset = "none";
defparam \ULAR[11]~I .output_power_up = "low";
defparam \ULAR[11]~I .output_register_mode = "none";
defparam \ULAR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[10]~I (
	.datain(\inst6|Mux21~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[10]));
// synopsys translate_off
defparam \ULAR[10]~I .input_async_reset = "none";
defparam \ULAR[10]~I .input_power_up = "low";
defparam \ULAR[10]~I .input_register_mode = "none";
defparam \ULAR[10]~I .input_sync_reset = "none";
defparam \ULAR[10]~I .oe_async_reset = "none";
defparam \ULAR[10]~I .oe_power_up = "low";
defparam \ULAR[10]~I .oe_register_mode = "none";
defparam \ULAR[10]~I .oe_sync_reset = "none";
defparam \ULAR[10]~I .operation_mode = "output";
defparam \ULAR[10]~I .output_async_reset = "none";
defparam \ULAR[10]~I .output_power_up = "low";
defparam \ULAR[10]~I .output_register_mode = "none";
defparam \ULAR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[9]~I (
	.datain(\inst6|Mux22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[9]));
// synopsys translate_off
defparam \ULAR[9]~I .input_async_reset = "none";
defparam \ULAR[9]~I .input_power_up = "low";
defparam \ULAR[9]~I .input_register_mode = "none";
defparam \ULAR[9]~I .input_sync_reset = "none";
defparam \ULAR[9]~I .oe_async_reset = "none";
defparam \ULAR[9]~I .oe_power_up = "low";
defparam \ULAR[9]~I .oe_register_mode = "none";
defparam \ULAR[9]~I .oe_sync_reset = "none";
defparam \ULAR[9]~I .operation_mode = "output";
defparam \ULAR[9]~I .output_async_reset = "none";
defparam \ULAR[9]~I .output_power_up = "low";
defparam \ULAR[9]~I .output_register_mode = "none";
defparam \ULAR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[8]~I (
	.datain(\inst6|Mux23~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[8]));
// synopsys translate_off
defparam \ULAR[8]~I .input_async_reset = "none";
defparam \ULAR[8]~I .input_power_up = "low";
defparam \ULAR[8]~I .input_register_mode = "none";
defparam \ULAR[8]~I .input_sync_reset = "none";
defparam \ULAR[8]~I .oe_async_reset = "none";
defparam \ULAR[8]~I .oe_power_up = "low";
defparam \ULAR[8]~I .oe_register_mode = "none";
defparam \ULAR[8]~I .oe_sync_reset = "none";
defparam \ULAR[8]~I .operation_mode = "output";
defparam \ULAR[8]~I .output_async_reset = "none";
defparam \ULAR[8]~I .output_power_up = "low";
defparam \ULAR[8]~I .output_register_mode = "none";
defparam \ULAR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[7]~I (
	.datain(\inst6|Mux24~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[7]));
// synopsys translate_off
defparam \ULAR[7]~I .input_async_reset = "none";
defparam \ULAR[7]~I .input_power_up = "low";
defparam \ULAR[7]~I .input_register_mode = "none";
defparam \ULAR[7]~I .input_sync_reset = "none";
defparam \ULAR[7]~I .oe_async_reset = "none";
defparam \ULAR[7]~I .oe_power_up = "low";
defparam \ULAR[7]~I .oe_register_mode = "none";
defparam \ULAR[7]~I .oe_sync_reset = "none";
defparam \ULAR[7]~I .operation_mode = "output";
defparam \ULAR[7]~I .output_async_reset = "none";
defparam \ULAR[7]~I .output_power_up = "low";
defparam \ULAR[7]~I .output_register_mode = "none";
defparam \ULAR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[6]~I (
	.datain(\inst6|Mux25~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[6]));
// synopsys translate_off
defparam \ULAR[6]~I .input_async_reset = "none";
defparam \ULAR[6]~I .input_power_up = "low";
defparam \ULAR[6]~I .input_register_mode = "none";
defparam \ULAR[6]~I .input_sync_reset = "none";
defparam \ULAR[6]~I .oe_async_reset = "none";
defparam \ULAR[6]~I .oe_power_up = "low";
defparam \ULAR[6]~I .oe_register_mode = "none";
defparam \ULAR[6]~I .oe_sync_reset = "none";
defparam \ULAR[6]~I .operation_mode = "output";
defparam \ULAR[6]~I .output_async_reset = "none";
defparam \ULAR[6]~I .output_power_up = "low";
defparam \ULAR[6]~I .output_register_mode = "none";
defparam \ULAR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[5]~I (
	.datain(\inst6|Mux26~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[5]));
// synopsys translate_off
defparam \ULAR[5]~I .input_async_reset = "none";
defparam \ULAR[5]~I .input_power_up = "low";
defparam \ULAR[5]~I .input_register_mode = "none";
defparam \ULAR[5]~I .input_sync_reset = "none";
defparam \ULAR[5]~I .oe_async_reset = "none";
defparam \ULAR[5]~I .oe_power_up = "low";
defparam \ULAR[5]~I .oe_register_mode = "none";
defparam \ULAR[5]~I .oe_sync_reset = "none";
defparam \ULAR[5]~I .operation_mode = "output";
defparam \ULAR[5]~I .output_async_reset = "none";
defparam \ULAR[5]~I .output_power_up = "low";
defparam \ULAR[5]~I .output_register_mode = "none";
defparam \ULAR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[4]~I (
	.datain(\inst6|Mux27~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[4]));
// synopsys translate_off
defparam \ULAR[4]~I .input_async_reset = "none";
defparam \ULAR[4]~I .input_power_up = "low";
defparam \ULAR[4]~I .input_register_mode = "none";
defparam \ULAR[4]~I .input_sync_reset = "none";
defparam \ULAR[4]~I .oe_async_reset = "none";
defparam \ULAR[4]~I .oe_power_up = "low";
defparam \ULAR[4]~I .oe_register_mode = "none";
defparam \ULAR[4]~I .oe_sync_reset = "none";
defparam \ULAR[4]~I .operation_mode = "output";
defparam \ULAR[4]~I .output_async_reset = "none";
defparam \ULAR[4]~I .output_power_up = "low";
defparam \ULAR[4]~I .output_register_mode = "none";
defparam \ULAR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[3]~I (
	.datain(\inst6|Mux28~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[3]));
// synopsys translate_off
defparam \ULAR[3]~I .input_async_reset = "none";
defparam \ULAR[3]~I .input_power_up = "low";
defparam \ULAR[3]~I .input_register_mode = "none";
defparam \ULAR[3]~I .input_sync_reset = "none";
defparam \ULAR[3]~I .oe_async_reset = "none";
defparam \ULAR[3]~I .oe_power_up = "low";
defparam \ULAR[3]~I .oe_register_mode = "none";
defparam \ULAR[3]~I .oe_sync_reset = "none";
defparam \ULAR[3]~I .operation_mode = "output";
defparam \ULAR[3]~I .output_async_reset = "none";
defparam \ULAR[3]~I .output_power_up = "low";
defparam \ULAR[3]~I .output_register_mode = "none";
defparam \ULAR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[2]~I (
	.datain(\inst6|Mux29~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[2]));
// synopsys translate_off
defparam \ULAR[2]~I .input_async_reset = "none";
defparam \ULAR[2]~I .input_power_up = "low";
defparam \ULAR[2]~I .input_register_mode = "none";
defparam \ULAR[2]~I .input_sync_reset = "none";
defparam \ULAR[2]~I .oe_async_reset = "none";
defparam \ULAR[2]~I .oe_power_up = "low";
defparam \ULAR[2]~I .oe_register_mode = "none";
defparam \ULAR[2]~I .oe_sync_reset = "none";
defparam \ULAR[2]~I .operation_mode = "output";
defparam \ULAR[2]~I .output_async_reset = "none";
defparam \ULAR[2]~I .output_power_up = "low";
defparam \ULAR[2]~I .output_register_mode = "none";
defparam \ULAR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[1]~I (
	.datain(\inst6|Mux30~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[1]));
// synopsys translate_off
defparam \ULAR[1]~I .input_async_reset = "none";
defparam \ULAR[1]~I .input_power_up = "low";
defparam \ULAR[1]~I .input_register_mode = "none";
defparam \ULAR[1]~I .input_sync_reset = "none";
defparam \ULAR[1]~I .oe_async_reset = "none";
defparam \ULAR[1]~I .oe_power_up = "low";
defparam \ULAR[1]~I .oe_register_mode = "none";
defparam \ULAR[1]~I .oe_sync_reset = "none";
defparam \ULAR[1]~I .operation_mode = "output";
defparam \ULAR[1]~I .output_async_reset = "none";
defparam \ULAR[1]~I .output_power_up = "low";
defparam \ULAR[1]~I .output_register_mode = "none";
defparam \ULAR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ULAR[0]~I (
	.datain(\inst6|Mux31~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ULAR[0]));
// synopsys translate_off
defparam \ULAR[0]~I .input_async_reset = "none";
defparam \ULAR[0]~I .input_power_up = "low";
defparam \ULAR[0]~I .input_register_mode = "none";
defparam \ULAR[0]~I .input_sync_reset = "none";
defparam \ULAR[0]~I .oe_async_reset = "none";
defparam \ULAR[0]~I .oe_power_up = "low";
defparam \ULAR[0]~I .oe_register_mode = "none";
defparam \ULAR[0]~I .oe_sync_reset = "none";
defparam \ULAR[0]~I .operation_mode = "output";
defparam \ULAR[0]~I .output_async_reset = "none";
defparam \ULAR[0]~I .output_power_up = "low";
defparam \ULAR[0]~I .output_register_mode = "none";
defparam \ULAR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
