#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 29 13:56:58 2025
# Process ID         : 80540
# Current directory  : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1
# Command line       : vivado.exe -log Block_Diagram_DDR3_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_DDR3_wrapper.tcl -notrace
# Log file           : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper.vdi
# Journal file       : C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1\vivado.jou
# Running On         : LAPTOP-6I567M9C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 1690 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16936 MB
# Swap memory        : 19855 MB
# Total Virtual      : 36791 MB
# Available Virtual  : 6778 MB
#-----------------------------------------------------------
source Block_Diagram_DDR3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.020 ; gain = 91.973
Command: link_design -top Block_Diagram_DDR3_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_gpio_0_0/Block_Diagram_DDR3_axi_gpio_0_0.dcp' for cell 'Block_Diagram_DDR3_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_intc_0_0/Block_Diagram_DDR3_axi_intc_0_0.dcp' for cell 'Block_Diagram_DDR3_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_timer_0_0/Block_Diagram_DDR3_axi_timer_0_0.dcp' for cell 'Block_Diagram_DDR3_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_uartlite_0_0/Block_Diagram_DDR3_axi_uartlite_0_0.dcp' for cell 'Block_Diagram_DDR3_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0.dcp' for cell 'Block_Diagram_DDR3_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mdm_1_0/Block_Diagram_DDR3_mdm_1_0.dcp' for cell 'Block_Diagram_DDR3_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_microblaze_0_0/Block_Diagram_DDR3_microblaze_0_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mig_7series_0_0/Block_Diagram_DDR3_mig_7series_0_0.dcp' for cell 'Block_Diagram_DDR3_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0.dcp' for cell 'Block_Diagram_DDR3_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/Block_Diagram_DDR3_smartconnect_0_0.dcp' for cell 'Block_Diagram_DDR3_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_util_vector_logic_0_0/Block_Diagram_DDR3_util_vector_logic_0_0.dcp' for cell 'Block_Diagram_DDR3_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_util_vector_logic_1_1/Block_Diagram_DDR3_util_vector_logic_1_1.dcp' for cell 'Block_Diagram_DDR3_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_dlmb_bram_if_cntlr_0/Block_Diagram_DDR3_dlmb_bram_if_cntlr_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_dlmb_v10_0/Block_Diagram_DDR3_dlmb_v10_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_ilmb_bram_if_cntlr_0/Block_Diagram_DDR3_ilmb_bram_if_cntlr_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_ilmb_v10_0/Block_Diagram_DDR3_ilmb_v10_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_lmb_bram_0/Block_Diagram_DDR3_lmb_bram_0.dcp' for cell 'Block_Diagram_DDR3_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 759.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_microblaze_0_0/Block_Diagram_DDR3_microblaze_0_0.xdc] for cell 'Block_Diagram_DDR3_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_microblaze_0_0/Block_Diagram_DDR3_microblaze_0_0.xdc] for cell 'Block_Diagram_DDR3_i/microblaze_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_DDR3_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_DDR3_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_DDR3_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0/Block_Diagram_DDR3_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_DDR3_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/bd_0/ip/ip_1/bd_b535_psr_aclk_0_board.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/bd_0/ip/ip_1/bd_b535_psr_aclk_0_board.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/bd_0/ip/ip_1/bd_b535_psr_aclk_0.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/bd_0/ip/ip_1/bd_b535_psr_aclk_0.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_DDR3_i/smartconnect_0/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mig_7series_0_0/Block_Diagram_DDR3_mig_7series_0_0/user_design/constraints/Block_Diagram_DDR3_mig_7series_0_0.xdc] for cell 'Block_Diagram_DDR3_i/mig_7series_0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mig_7series_0_0/Block_Diagram_DDR3_mig_7series_0_0/user_design/constraints/Block_Diagram_DDR3_mig_7series_0_0.xdc] for cell 'Block_Diagram_DDR3_i/mig_7series_0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_gpio_0_0/Block_Diagram_DDR3_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_DDR3_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_gpio_0_0/Block_Diagram_DDR3_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_DDR3_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_gpio_0_0/Block_Diagram_DDR3_axi_gpio_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_gpio_0_0/Block_Diagram_DDR3_axi_gpio_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_timer_0_0/Block_Diagram_DDR3_axi_timer_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_timer_0_0/Block_Diagram_DDR3_axi_timer_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_timer_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_uartlite_0_0/Block_Diagram_DDR3_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_DDR3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_uartlite_0_0/Block_Diagram_DDR3_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_DDR3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_uartlite_0_0/Block_Diagram_DDR3_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_uartlite_0_0/Block_Diagram_DDR3_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_uartlite_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_intc_0_0/Block_Diagram_DDR3_axi_intc_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_intc_0_0/Block_Diagram_DDR3_axi_intc_0_0.xdc] for cell 'Block_Diagram_DDR3_i/axi_intc_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_DDR3_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_DDR3_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0.xdc] for cell 'Block_Diagram_DDR3_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1493.746 ; gain = 541.508
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_clk_wiz_1_0/Block_Diagram_DDR3_clk_wiz_1_0.xdc] for cell 'Block_Diagram_DDR3_i/clk_wiz_1/inst'
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.srcs/constrs_1/new/Constraints.xdc]
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mdm_1_0/Block_Diagram_DDR3_mdm_1_0.xdc] for cell 'Block_Diagram_DDR3_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_mdm_1_0/Block_Diagram_DDR3_mdm_1_0.xdc] for cell 'Block_Diagram_DDR3_i/mdm_1/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_intc_0_0/Block_Diagram_DDR3_axi_intc_0_0_clocks.xdc] for cell 'Block_Diagram_DDR3_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_axi_intc_0_0/Block_Diagram_DDR3_axi_intc_0_0_clocks.xdc] for cell 'Block_Diagram_DDR3_i/axi_intc_0/U0'
INFO: [Project 1-1714] 78 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Block_Diagram_DDR3_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.gen/sources_1/bd/Block_Diagram_DDR3/ip/Block_Diagram_DDR3_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1493.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 366 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 169 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 112 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 66 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1493.746 ; gain = 1034.727
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.746 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2e0acb43b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.949 ; gain = 35.203

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2e0acb43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1935.059 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2e0acb43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1935.059 ; gain = 0.000
Phase 1 Initialization | Checksum: 2e0acb43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1935.059 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2e0acb43b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 1935.059 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2e0acb43b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1935.059 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2e0acb43b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1935.059 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 111 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 219521405

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.059 ; gain = 0.000
Retarget | Checksum: 219521405
INFO: [Opt 31-389] Phase Retarget created 224 cells and removed 366 cells
INFO: [Opt 31-1021] In phase Retarget, 164 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 2b87dd1a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.059 ; gain = 0.000
Constant propagation | Checksum: 2b87dd1a4
INFO: [Opt 31-389] Phase Constant propagation created 121 cells and removed 436 cells
INFO: [Opt 31-1021] In phase Constant propagation, 142 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1935.059 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1935.059 ; gain = 0.000
Phase 5 Sweep | Checksum: 242bb617a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.059 ; gain = 0.000
Sweep | Checksum: 242bb617a
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 483 cells
INFO: [Opt 31-1021] In phase Sweep, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2892bd59c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.059 ; gain = 0.000
BUFG optimization | Checksum: 2892bd59c
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2892bd59c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1935.059 ; gain = 0.000
Shift Register Optimization | Checksum: 2892bd59c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f68484ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.059 ; gain = 0.000
Post Processing Netlist | Checksum: 1f68484ea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24564570e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.059 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1935.059 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24564570e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.059 ; gain = 0.000
Phase 9 Finalization | Checksum: 24564570e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.059 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             224  |             366  |                                            164  |
|  Constant propagation         |             121  |             436  |                                            142  |
|  Sweep                        |               1  |             483  |                                            176  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            172  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24564570e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.059 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 24564570e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2087.672 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24564570e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.672 ; gain = 152.613

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24564570e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2087.672 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2087.672 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24564570e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.672 ; gain = 593.926
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_DDR3_wrapper_drc_opted.rpt -pb Block_Diagram_DDR3_wrapper_drc_opted.pb -rpx Block_Diagram_DDR3_wrapper_drc_opted.rpx
Command: report_drc -file Block_Diagram_DDR3_wrapper_drc_opted.rpt -pb Block_Diagram_DDR3_wrapper_drc_opted.pb -rpx Block_Diagram_DDR3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.672 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2087.672 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2087.672 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.672 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 21c6453a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2087.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 125080ae1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f3f00c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f3f00c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18f3f00c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 197c5c28d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d7d399d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d7d399d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 25e2cdbed

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 25e2cdbed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 797 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 337 nets or LUTs. Breaked 0 LUT, combined 337 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2087.672 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            337  |                   337  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            337  |                   337  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 36037061d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 32793cf09

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 2 Global Placement | Checksum: 32793cf09

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 321cfc434

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b42ca3a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e3f8f24c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d391ed3d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 316ae78f1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29ca1d479

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a21e3476

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2a21e3476

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26de2c2ab

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.946 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15fd74b97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 201f0a56b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 26de2c2ab

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.946. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 236e77304

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 236e77304

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 236e77304

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 236e77304

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 236e77304

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2087.672 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2464f8c5b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000
Ending Placer Task | Checksum: 1e858bb5a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2087.672 ; gain = 0.000
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Block_Diagram_DDR3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Block_Diagram_DDR3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_DDR3_wrapper_utilization_placed.rpt -pb Block_Diagram_DDR3_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.672 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2087.672 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.672 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.946 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.672 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2087.672 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2087.672 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2087.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 85391ae6 ConstDB: 0 ShapeSum: b14d40de RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: acc333d6 | NumContArr: 6f1ccc29 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a131f539

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2166.734 ; gain = 79.062

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a131f539

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2166.941 ; gain = 79.270

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a131f539

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2166.941 ; gain = 79.270
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bde2ddb7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2213.551 ; gain = 125.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.934  | TNS=0.000  | WHS=-1.371 | THS=-267.819|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13851
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13850
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 229d388dc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2228.379 ; gain = 140.707

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 229d388dc

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2228.379 ; gain = 140.707

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ec3c09b8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2233.379 ; gain = 145.707
Phase 4 Initial Routing | Checksum: 1ec3c09b8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1517
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1584828cb

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1c76fdfaa

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 2233.379 ; gain = 145.707
Phase 5 Rip-up And Reroute | Checksum: 1c76fdfaa

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 252e6191b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2233.379 ; gain = 145.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 252e6191b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 252e6191b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2233.379 ; gain = 145.707
Phase 6 Delay and Skew Optimization | Checksum: 252e6191b

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 231a49a0c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2233.379 ; gain = 145.707
Phase 7 Post Hold Fix | Checksum: 231a49a0c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.24059 %
  Global Horizontal Routing Utilization  = 3.03019 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 231a49a0c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 231a49a0c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25bddc6f0

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25bddc6f0

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.379 ; gain = 145.707

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.884  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 25bddc6f0

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.379 ; gain = 145.707
Total Elapsed time in route_design: 62.312 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1abd337b5

Time (s): cpu = 00:01:21 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.379 ; gain = 145.707
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1abd337b5

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2233.379 ; gain = 145.707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 2233.379 ; gain = 145.707
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_DDR3_wrapper_drc_routed.rpt -pb Block_Diagram_DDR3_wrapper_drc_routed.pb -rpx Block_Diagram_DDR3_wrapper_drc_routed.rpx
Command: report_drc -file Block_Diagram_DDR3_wrapper_drc_routed.rpt -pb Block_Diagram_DDR3_wrapper_drc_routed.pb -rpx Block_Diagram_DDR3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2262.012 ; gain = 28.633
INFO: [Vivado 12-24828] Executing command : report_methodology -file Block_Diagram_DDR3_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_DDR3_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_DDR3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_Diagram_DDR3_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_DDR3_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_DDR3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.852 ; gain = 33.840
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Diagram_DDR3_wrapper_timing_summary_routed.rpt -pb Block_Diagram_DDR3_wrapper_timing_summary_routed.pb -rpx Block_Diagram_DDR3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 6.000 ns (frequency 166.667 Mhz) but IDELAYE2 Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Block_Diagram_DDR3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Block_Diagram_DDR3_wrapper_route_status.rpt -pb Block_Diagram_DDR3_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Block_Diagram_DDR3_wrapper_power_routed.rpt -pb Block_Diagram_DDR3_wrapper_power_summary_routed.pb -rpx Block_Diagram_DDR3_wrapper_power_routed.rpx
Command: report_power -file Block_Diagram_DDR3_wrapper_power_routed.rpt -pb Block_Diagram_DDR3_wrapper_power_summary_routed.pb -rpx Block_Diagram_DDR3_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 1 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Block_Diagram_DDR3_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Block_Diagram_DDR3_wrapper_bus_skew_routed.rpt -pb Block_Diagram_DDR3_wrapper_bus_skew_routed.pb -rpx Block_Diagram_DDR3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2336.398 ; gain = 103.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2361.898 ; gain = 8.953
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2373.086 ; gain = 20.141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2373.086 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2373.086 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2373.086 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2373.086 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2373.086 ; gain = 20.141
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_DDR3/Acquire_DDR3.runs/impl_1/Block_Diagram_DDR3_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 14:00:43 2025...
