vsduser@vsduser-VirtualBox:~/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis$ yosys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.40+33 (git sha1 cf02f86c2, g++ 7.5.0-3ubuntu1~18.04 -fPIC -Os)

yosys> read_liberty -lib sky130_fd_sc_hd__tt_025C_1v80_256.lib 

1. Executing Liberty frontend: sky130_fd_sc_hd__tt_025C_1v80_256.lib
Imported 429 cell types from liberty file.

yosys> read_verilog 1_processor_IoUpdtd_AsicTypeSynth_ready.v 

2. Executing Verilog-2005 frontend: 1_processor_IoUpdtd_AsicTypeSynth_ready.v
Parsing Verilog input from `1_processor_IoUpdtd_AsicTypeSynth_ready.v' to AST representation.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\ID'.
Generating RTLIL representation for module `\IF_ID_pipeline'.
Generating RTLIL representation for module `\M1_M2_pipeline'.
Generating RTLIL representation for module `\M2_WB_pipeline'.
Generating RTLIL representation for module `\forwarding_alu'.
Generating RTLIL representation for module `\id_mux'.
Generating RTLIL representation for module `\pc_controller'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\stall_unit'.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\wrapper'.
Successfully finished Verilog frontend.

yosys> synth -top wrapper 

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU

3.1.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \uart_rx
Used module:     \top
Used module:         \stall_unit
Used module:         \reg_file
Used module:         \pc_controller
Used module:         \id_mux
Used module:         \forwarding_alu
Used module:         \M2_WB_pipeline
Used module:         \M1_M2_pipeline
Used module:         \IF_ID_pipeline
Used module:         \ID
Used module:         \ALU
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6327$1147'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6313$1146'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6299$1145'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6285$1144'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6271$1143'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6257$1142'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6243$1141'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6229$1140'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6215$1139'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6201$1138'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6187$1137'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6155$1136'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6141$1135'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6127$1134'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6113$1133'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6099$1132'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6085$1131'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6071$1130'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6057$1129'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6043$1128'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6029$1127'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6015$1126'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5983$1125'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5969$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5955$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5941$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5927$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5913$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5899$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5885$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5871$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5857$1116'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5843$1115'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5811$1114'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5797$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5783$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5769$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5755$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5741$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5727$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5713$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5699$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5685$1105'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5671$1104'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5639$1103'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5625$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5611$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5597$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5583$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5569$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5555$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5541$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5527$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5513$1094'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5499$1093'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5467$1092'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5453$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5439$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5425$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5411$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5397$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5383$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5369$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5355$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5341$1083'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5327$1082'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5295$1081'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5281$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5267$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5253$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5239$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5225$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5211$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5197$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5183$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5169$1072'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5155$1071'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5123$1070'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5109$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5095$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5081$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5067$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5053$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5039$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5025$1063'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5002$1062'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4979$1061'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4956$1060'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4924$1059'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4911$1058'.
Found and cleaned up 1 empty switch in `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4159$1052'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
Found and cleaned up 1 empty switch in `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2850$248'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2837$247'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2824$246'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2811$245'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2798$244'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2785$243'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2772$242'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2759$241'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2746$240'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2733$239'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2720$238'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2707$237'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2694$236'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2556$233'.
Found and cleaned up 1 empty switch in `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2534$232'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2051$111'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2014$110'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41'.
Found and cleaned up 1 empty switch in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40'.
Cleaned up 154 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7221$1211 in module wrapper.
Marked 7 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201 in module wrapper.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6984$1192 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6969$1184 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6958$1181 in module uart_rx.
Marked 2 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6946$1175 in module uart_rx.
Marked 3 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6914$1165 in module uart_rx.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6895$1156 in module uart_rx.
Removed 1 dead cases from process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915 in module reg_file.
Removed 1 dead cases from process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914 in module reg_file.
Removed 2 dead cases from process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655 in module reg_file.
Marked 3 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655 in module reg_file.
Removed 2 dead cases from process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397 in module reg_file.
Marked 6 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397 in module reg_file.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257 in module pc_controller.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193 in module M2_WB_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156 in module M1_M2_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104 in module IF_ID_pipeline.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101 in module IF_ID_pipeline.
Marked 6 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87 in module ID.
Marked 3 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86 in module ID.
Marked 6 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85 in module ID.
Marked 8 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84 in module ID.
Marked 1 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83 in module ID.
Marked 2 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82 in module ID.
Marked 9 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81 in module ID.
Marked 14 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48 in module ALU.
Marked 13 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47 in module ALU.
Marked 13 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46 in module ALU.
Marked 6 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45 in module ALU.
Marked 2 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44 in module ALU.
Marked 2 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43 in module ALU.
Marked 24 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42 in module ALU.
Marked 13 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41 in module ALU.
Marked 11 switch rules as full_case in process $proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40 in module ALU.
Removed a total of 6 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 426 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6930$1196'.
  Set init value: \i = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3280$1044'.
  Set init value: \$signal$9 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3276$1042'.
  Set init value: \$signal$8 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3272$1040'.
  Set init value: \$signal$73 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3268$1038'.
  Set init value: \$signal$72 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3264$1036'.
  Set init value: \$signal$71 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3260$1034'.
  Set init value: \$signal$70 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3256$1032'.
  Set init value: \$signal$7 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3252$1030'.
  Set init value: \$signal$69 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3248$1028'.
  Set init value: \$signal$68 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3244$1026'.
  Set init value: \$signal$67 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3240$1024'.
  Set init value: \$signal$66 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3236$1022'.
  Set init value: \$signal$65 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3232$1020'.
  Set init value: \$signal$64 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3228$1018'.
  Set init value: \$signal$63 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3224$1016'.
  Set init value: \$signal$62 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3220$1014'.
  Set init value: \$signal$61 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3216$1012'.
  Set init value: \$signal$60 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3212$1010'.
  Set init value: \$signal$6 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3208$1008'.
  Set init value: \$signal$59 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3204$1006'.
  Set init value: \$signal$58 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3200$1004'.
  Set init value: \$signal$57 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3196$1002'.
  Set init value: \$signal$56 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3192$1000'.
  Set init value: \$signal$55 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3188$998'.
  Set init value: \$signal$54 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3184$996'.
  Set init value: \$signal$53 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3180$994'.
  Set init value: \$signal$52 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3176$992'.
  Set init value: \$signal$51 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3172$990'.
  Set init value: \$signal$50 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3168$988'.
  Set init value: \$signal$5 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3164$986'.
  Set init value: \$signal$49 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3160$984'.
  Set init value: \$signal$48 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3156$982'.
  Set init value: \$signal$47 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3152$980'.
  Set init value: \$signal$46 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3148$978'.
  Set init value: \$signal$45 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3144$976'.
  Set init value: \$signal$44 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3140$974'.
  Set init value: \$signal$43 = 0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3136$972'.
  Set init value: \$signal$4 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3132$970'.
  Set init value: \$signal$32 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3128$968'.
  Set init value: \$signal$31 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3124$966'.
  Set init value: \$signal$30 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3120$964'.
  Set init value: \$signal$3 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3116$962'.
  Set init value: \$signal$29 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3112$960'.
  Set init value: \$signal$28 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3108$958'.
  Set init value: \$signal$27 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3104$956'.
  Set init value: \$signal$26 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3100$954'.
  Set init value: \$signal$25 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3096$952'.
  Set init value: \$signal$24 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3092$950'.
  Set init value: \$signal$23 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3088$948'.
  Set init value: \$signal$22 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3084$946'.
  Set init value: \$signal$21 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3080$944'.
  Set init value: \$signal$20 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3076$942'.
  Set init value: \$signal$2 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3072$940'.
  Set init value: \$signal$19 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3068$938'.
  Set init value: \$signal$18 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3064$936'.
  Set init value: \$signal$17 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3060$934'.
  Set init value: \$signal$16 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3056$932'.
  Set init value: \$signal$15 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3052$930'.
  Set init value: \$signal$14 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3048$928'.
  Set init value: \$signal$13 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3044$926'.
  Set init value: \$signal$12 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3040$924'.
  Set init value: \$signal$11 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3036$922'.
  Set init value: \$signal$10 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3032$920'.
  Set init value: \$signal$1 = 1'0
Found init rule in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3030$918'.
  Set init value: \$signal = 0
Found init rule in `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2930$264'.
  Set init value: \pc = 8'00000000
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2385$222'.
  Set init value: \web_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2377$221'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2370$220'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2360$219'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2352$218'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2347$217'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2336$216'.
  Set init value: \csb_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2241$185'.
  Set init value: \web_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2233$184'.
  Set init value: \s2_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2225$183'.
  Set init value: \s1_out = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2214$182'.
  Set init value: \reg_file_write_out = 1'0
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2206$181'.
  Set init value: \reg_file_write_data_in = 0
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2202$180'.
  Set init value: \reg_file_write_addr_in = 5'00000
Found init rule in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2192$179'.
  Set init value: \csb_out = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1962$148'.
  Set init value: \stall_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1958$147'.
  Set init value: \stall_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1954$146'.
  Set init value: \stall_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1944$145'.
  Set init value: \jump_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1940$144'.
  Set init value: \jump_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1936$143'.
  Set init value: \jump_next = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1929$142'.
  Set init value: \inst_prev = 0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1917$141'.
  Set init value: \buffer = 0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1913$140'.
  Set init value: \branch_next3 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1909$139'.
  Set init value: \branch_next2 = 1'0
Found init rule in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1905$138'.
  Set init value: \branch_next = 1'0

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~344 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
Creating decoders for process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7235$1213'.
Creating decoders for process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7221$1211'.
     1/1: $1\data_mem_rdata_reg[31:0]
Creating decoders for process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
     1/39: $7\writing_inst_done[0:0]
     2/39: $7\inst_flag[0:0]
     3/39: $6\instruction[31:16] [7:0]
     4/39: $6\inst_flag[0:0]
     5/39: $6\inst_byte_count[1:0]
     6/39: $6\writing_inst_done[0:0]
     7/39: $6\write_inst_count[7:0]
     8/39: $6\instruction[31:16] [15:8]
     9/39: $5\instruction[31:8] [7:0]
    10/39: $5\inst_flag[0:0]
    11/39: $5\inst_byte_count[1:0]
    12/39: $5\writing_inst_done[0:0]
    13/39: $5\write_inst_count[7:0]
    14/39: $5\instruction[31:8] [23:8]
    15/39: $4\instruction[31:0] [7:0]
    16/39: $4\inst_flag[0:0]
    17/39: $4\inst_byte_count[1:0]
    18/39: $4\writing_inst_done[0:0]
    19/39: $4\write_inst_count[7:0]
    20/39: $4\instruction[31:0] [31:8]
    21/39: $3\inst_flag[0:0]
    22/39: $3\inst_byte_count[1:0]
    23/39: $3\writing_inst_done[0:0]
    24/39: $3\write_inst_count[7:0]
    25/39: $3\instruction[31:0]
    26/39: $2\temp_csb[0:0]
    27/39: $2\temp_web[0:0]
    28/39: $2\inst_flag[0:0]
    29/39: $2\inst_byte_count[1:0]
    30/39: $2\writing_inst_done[0:0]
    31/39: $2\write_inst_count[7:0]
    32/39: $2\instruction[31:0]
    33/39: $1\inst_flag[0:0]
    34/39: $1\inst_byte_count[1:0]
    35/39: $1\instruction[31:0]
    36/39: $1\write_inst_count[7:0]
    37/39: $1\writing_inst_done[0:0]
    38/39: $1\temp_csb[0:0]
    39/39: $1\temp_web[0:0]
Creating decoders for process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7060$1197'.
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6930$1196'.
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194'.
     1/2: $0\rxd_reg_0[0:0]
     2/2: $0\rxd_reg[0:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6984$1192'.
     1/1: $0\fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6969$1184'.
     1/1: $0\cycle_counter[13:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6958$1181'.
     1/1: $0\bit_sample[0:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6946$1175'.
     1/1: $0\bit_counter[3:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170'.
     1/11: $3\i[31:0]
     2/11: $0\recieved_data[7:0] [1]
     3/11: $0\recieved_data[7:0] [0]
     4/11: $0\recieved_data[7:0] [2]
     5/11: $0\recieved_data[7:0] [3]
     6/11: $0\recieved_data[7:0] [4]
     7/11: $0\recieved_data[7:0] [5]
     8/11: $0\recieved_data[7:0] [6]
     9/11: $0\recieved_data[7:0] [7]
    10/11: $1\i[31:0]
    11/11: $2\i[31:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6914$1165'.
     1/1: $1\n_fsm_state[2:0]
Creating decoders for process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6895$1156'.
     1/1: $0\uart_rx_data[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4209$1148'.
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6327$1147'.
     1/3: $3\id_mux_stall[0:0]
     2/3: $2\id_mux_stall[0:0]
     3/3: $1\id_mux_stall[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6313$1146'.
     1/1: $1\reg_file_gpio_input[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6299$1145'.
     1/1: $1\gpio_pins[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6285$1144'.
     1/1: $1\reg_file_write_data_mem[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6271$1143'.
     1/1: $1\reg_file_write_addr_mem[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6257$1142'.
     1/1: $1\reg_file_write_data_alu[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6243$1141'.
     1/1: $1\reg_file_write_addr_alu[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6229$1140'.
     1/1: $1\M2_WB_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6215$1139'.
     1/1: $1\M2_WB_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6201$1138'.
     1/1: $1\M2_WB_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6187$1137'.
     1/1: $1\M2_WB_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6155$1136'.
     1/3: $3\pc_controller_jump[0:0]
     2/3: $2\pc_controller_jump[0:0]
     3/3: $1\pc_controller_jump[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6141$1135'.
     1/1: $1\M2_WB_pipeline_memory_data_out_out[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6127$1134'.
     1/1: $1\M2_WB_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6113$1133'.
     1/1: $1\M2_WB_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6099$1132'.
     1/1: $1\M1_M2_pipeline_web_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6085$1131'.
     1/1: $1\M1_M2_pipeline_csb_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6071$1130'.
     1/1: $1\M1_M2_pipeline_s2_in[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6057$1129'.
     1/1: $1\M1_M2_pipeline_s1_in[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6043$1128'.
     1/1: $1\M1_M2_pipeline_memory_reg_addr_out_out[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6029$1127'.
     1/1: $1\M1_M2_pipeline_reg_file_write_in[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6015$1126'.
     1/1: $1\data_mem_wdata[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5983$1125'.
     1/3: $3\pc_controller_branch[0:0]
     2/3: $2\pc_controller_branch[0:0]
     3/3: $1\pc_controller_branch[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5969$1124'.
     1/1: $1\alu_result[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5955$1123'.
     1/1: $1\wmask[3:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5941$1122'.
     1/1: $1\data_mem_addr[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5927$1121'.
     1/1: $1\web[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5913$1120'.
     1/1: $1\csb_mem[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5899$1119'.
     1/1: $1\csb_alu[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5885$1118'.
     1/1: $1\ALU_shamt[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5871$1117'.
     1/1: $1\s2[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5857$1116'.
     1/1: $1\s1[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5843$1115'.
     1/1: $1\ALU_inst_type3[6:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5811$1114'.
     1/3: $3\pc_controller_stall[0:0]
     2/3: $2\pc_controller_stall[0:0]
     3/3: $1\pc_controller_stall[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5797$1113'.
     1/1: $1\ALU_inst_type2[10:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5783$1112'.
     1/1: $1\ALU_inst_type1[10:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5769$1111'.
     1/1: $1\inst_type0[16:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5755$1110'.
     1/1: $1\ALU_inst_type[2:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5741$1109'.
     1/1: $1\ALU_immediate[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5727$1108'.
     1/1: $1\ALU_reg_addr_in[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5713$1107'.
     1/1: $1\ALU_Rb[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5699$1106'.
     1/1: $1\ALU_Ra[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5685$1105'.
     1/1: $1\ALU_pc[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5671$1104'.
     1/1: $1\forwarding_alu_web0[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5639$1103'.
     1/3: $3\IF_ID_pipeline_stall[0:0]
     2/3: $2\IF_ID_pipeline_stall[0:0]
     3/3: $1\IF_ID_pipeline_stall[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5625$1102'.
     1/1: $1\forwarding_alu_csb0[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5611$1101'.
     1/1: $1\forwarding_alu_val0[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5597$1100'.
     1/1: $1\forwarding_alu_des0[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5583$1099'.
     1/1: $1\forwarding_alu_s2_data[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5569$1098'.
     1/1: $1\forwarding_alu_s1_data[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5555$1097'.
     1/1: $1\forwarding_alu_s2[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5541$1096'.
     1/1: $1\forwarding_alu_s1[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5527$1095'.
     1/1: $1\id_mux_shamt_id[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5513$1094'.
     1/1: $1\id_mux_ifload_id[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5499$1093'.
     1/1: $1\id_mux_it3_id[6:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5467$1092'.
     1/3: $3\IF_ID_pipeline_jump[0:0]
     2/3: $2\IF_ID_pipeline_jump[0:0]
     3/3: $1\IF_ID_pipeline_jump[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5453$1091'.
     1/1: $1\id_mux_it2_id[10:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5439$1090'.
     1/1: $1\id_mux_it1_id[10:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5425$1089'.
     1/1: $1\id_mux_it0_id[16:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5411$1088'.
     1/1: $1\id_mux_instruction_type_id[2:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5397$1087'.
     1/1: $1\id_mux_signextended_immediate_id[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5383$1086'.
     1/1: $1\id_mux_s2data_out_id[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5369$1085'.
     1/1: $1\id_mux_s1data_out_id[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5355$1084'.
     1/1: $1\id_mux_s2_id[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5341$1083'.
     1/1: $1\id_mux_s1_id[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5327$1082'.
     1/1: $1\id_mux_des_id[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5295$1081'.
     1/3: $3\IF_ID_pipeline_branch[0:0]
     2/3: $2\IF_ID_pipeline_branch[0:0]
     3/3: $1\IF_ID_pipeline_branch[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5281$1080'.
     1/1: $1\ID_s2_data_in[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5267$1079'.
     1/1: $1\ID_s1_data_in[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5253$1078'.
     1/1: $1\reg_file_load_Rs2_addr[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5239$1077'.
     1/1: $1\reg_file_load_Rs1_addr[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5225$1076'.
     1/1: $1\reg_file_pc[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5211$1075'.
     1/1: $1\pc_controller_read_flag[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5197$1074'.
     1/1: $1\pc_controller_immediate[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5183$1073'.
     1/1: $1\pc_controller_ra[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5169$1072'.
     1/1: $1\pc_controller_pc_in[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5155$1071'.
     1/1: $1\stall_unit_next_dest0[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5123$1070'.
     1/3: $3\reg_file_write_alu[0:0]
     2/3: $2\reg_file_write_alu[0:0]
     3/3: $1\reg_file_write_alu[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5109$1069'.
     1/1: $1\stall_unit_ID_src2[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5095$1068'.
     1/1: $1\stall_unit_ID_src1[4:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5081$1067'.
     1/1: $1\stall_unit_web0[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5067$1066'.
     1/1: $1\stall_unit_csb0[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5053$1065'.
     1/1: $1\ID_instruction[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5039$1064'.
     1/1: $1\IF_ID_pipeline_IF2_out[31:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5025$1063'.
     1/1: $1\inst_mem_addr[7:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5002$1062'.
     1/2: $2\reg_file_write_mem[0:0]
     2/2: $1\reg_file_write_mem[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4979$1061'.
     1/2: $2\reg_file_web_mem[0:0]
     2/2: $1\reg_file_web_mem[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4956$1060'.
     1/2: $2\reg_file_csb_mem[0:0]
     2/2: $1\reg_file_csb_mem[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4924$1059'.
     1/3: $3\reg_file_csb_alu[0:0]
     2/3: $2\reg_file_csb_alu[0:0]
     3/3: $1\reg_file_csb_alu[0:0]
Creating decoders for process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4911$1058'.
     1/1: $1\pc[7:0]
Creating decoders for process `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4120$1053'.
Creating decoders for process `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4159$1052'.
     1/4: $4\stall[0:0]
     2/4: $3\stall[0:0]
     3/4: $2\stall[0:0]
     4/4: $1\stall[0:0]
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3280$1044'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3276$1042'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3272$1040'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3268$1038'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3264$1036'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3260$1034'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3256$1032'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3252$1030'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3248$1028'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3244$1026'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3240$1024'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3236$1022'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3232$1020'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3228$1018'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3224$1016'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3220$1014'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3216$1012'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3212$1010'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3208$1008'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3204$1006'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3200$1004'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3196$1002'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3192$1000'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3188$998'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3184$996'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3180$994'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3176$992'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3172$990'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3168$988'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3164$986'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3160$984'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3156$982'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3152$980'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3148$978'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3144$976'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3140$974'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3136$972'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3132$970'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3128$968'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3124$966'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3120$964'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3116$962'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3112$960'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3108$958'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3104$956'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3100$954'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3096$952'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3092$950'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3088$948'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3084$946'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3080$944'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3076$942'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3072$940'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3068$938'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3064$936'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3060$934'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3056$932'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3052$930'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3048$928'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3044$926'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3040$924'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3036$922'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3032$920'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3030$918'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3005$916'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915'.
     1/1: $1\write_Rs2_data[31:0]
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914'.
     1/1: $1\write_Rs1_data[31:0]
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
     1/226: $7\$signal$73$next[31:0]$912
     2/226: $7\$signal$next[31:0]$913
     3/226: $7\$signal$72$next[31:0]$911
     4/226: $7\$signal$71$next[31:0]$910
     5/226: $7\$signal$70$next[31:0]$909
     6/226: $7\$signal$69$next[31:0]$908
     7/226: $7\$signal$68$next[31:0]$907
     8/226: $7\$signal$67$next[31:0]$906
     9/226: $7\$signal$66$next[31:0]$905
    10/226: $7\$signal$65$next[31:0]$904
    11/226: $7\$signal$64$next[31:0]$903
    12/226: $7\$signal$63$next[31:0]$902
    13/226: $7\$signal$62$next[31:0]$901
    14/226: $7\$signal$61$next[31:0]$900
    15/226: $7\$signal$60$next[31:0]$899
    16/226: $7\$signal$59$next[31:0]$898
    17/226: $7\$signal$58$next[31:0]$897
    18/226: $7\$signal$57$next[31:0]$896
    19/226: $7\$signal$56$next[31:0]$895
    20/226: $7\$signal$55$next[31:0]$894
    21/226: $7\$signal$54$next[31:0]$893
    22/226: $7\$signal$53$next[31:0]$892
    23/226: $7\$signal$52$next[31:0]$891
    24/226: $7\$signal$51$next[31:0]$890
    25/226: $7\$signal$50$next[31:0]$889
    26/226: $7\$signal$49$next[31:0]$888
    27/226: $7\$signal$48$next[31:0]$887
    28/226: $7\$signal$47$next[31:0]$886
    29/226: $7\$signal$46$next[31:0]$885
    30/226: $9\$signal$45$next[31:0]$884
    31/226: $7\$signal$44$next[31:0]$883
    32/226: $7\$signal$43$next[31:0]$882
    33/226: $6\$signal$43$next[31:0]$850
    34/226: $6\$signal$next[31:0]$881
    35/226: $6\$signal$73$next[31:0]$880
    36/226: $6\$signal$72$next[31:0]$879
    37/226: $6\$signal$71$next[31:0]$878
    38/226: $6\$signal$70$next[31:0]$877
    39/226: $6\$signal$69$next[31:0]$876
    40/226: $6\$signal$68$next[31:0]$875
    41/226: $6\$signal$67$next[31:0]$874
    42/226: $6\$signal$66$next[31:0]$873
    43/226: $6\$signal$65$next[31:0]$872
    44/226: $6\$signal$64$next[31:0]$871
    45/226: $6\$signal$63$next[31:0]$870
    46/226: $6\$signal$62$next[31:0]$869
    47/226: $6\$signal$61$next[31:0]$868
    48/226: $6\$signal$60$next[31:0]$867
    49/226: $6\$signal$59$next[31:0]$866
    50/226: $6\$signal$58$next[31:0]$865
    51/226: $6\$signal$57$next[31:0]$864
    52/226: $6\$signal$56$next[31:0]$863
    53/226: $6\$signal$55$next[31:0]$862
    54/226: $6\$signal$54$next[31:0]$861
    55/226: $6\$signal$53$next[31:0]$860
    56/226: $6\$signal$52$next[31:0]$859
    57/226: $6\$signal$51$next[31:0]$858
    58/226: $6\$signal$50$next[31:0]$857
    59/226: $6\$signal$49$next[31:0]$856
    60/226: $6\$signal$48$next[31:0]$855
    61/226: $6\$signal$47$next[31:0]$854
    62/226: $6\$signal$46$next[31:0]$853
    63/226: $8\$signal$45$next[31:0]$852
    64/226: $6\$signal$44$next[31:0]$851
    65/226: $5\$signal$next[31:0]$849
    66/226: $5\$signal$73$next[31:0]$848
    67/226: $5\$signal$72$next[31:0]$847
    68/226: $5\$signal$71$next[31:0]$846
    69/226: $5\$signal$70$next[31:0]$845
    70/226: $5\$signal$69$next[31:0]$844
    71/226: $5\$signal$68$next[31:0]$843
    72/226: $5\$signal$67$next[31:0]$842
    73/226: $5\$signal$66$next[31:0]$841
    74/226: $5\$signal$65$next[31:0]$840
    75/226: $5\$signal$64$next[31:0]$839
    76/226: $5\$signal$63$next[31:0]$838
    77/226: $5\$signal$62$next[31:0]$837
    78/226: $5\$signal$61$next[31:0]$836
    79/226: $5\$signal$60$next[31:0]$835
    80/226: $5\$signal$59$next[31:0]$834
    81/226: $5\$signal$58$next[31:0]$833
    82/226: $5\$signal$57$next[31:0]$832
    83/226: $5\$signal$56$next[31:0]$831
    84/226: $5\$signal$55$next[31:0]$830
    85/226: $5\$signal$54$next[31:0]$829
    86/226: $5\$signal$53$next[31:0]$828
    87/226: $5\$signal$52$next[31:0]$827
    88/226: $5\$signal$51$next[31:0]$826
    89/226: $5\$signal$50$next[31:0]$825
    90/226: $5\$signal$49$next[31:0]$824
    91/226: $5\$signal$48$next[31:0]$823
    92/226: $5\$signal$47$next[31:0]$822
    93/226: $5\$signal$46$next[31:0]$821
    94/226: $7\$signal$45$next[31:0]$820
    95/226: $5\$signal$44$next[31:0]$819
    96/226: $5\$signal$43$next[31:0]$818
    97/226: $4\$signal$next[31:0]$817
    98/226: $4\$signal$73$next[31:0]$816
    99/226: $4\$signal$72$next[31:0]$815
   100/226: $4\$signal$71$next[31:0]$814
   101/226: $4\$signal$70$next[31:0]$813
   102/226: $4\$signal$69$next[31:0]$812
   103/226: $4\$signal$68$next[31:0]$811
   104/226: $4\$signal$67$next[31:0]$810
   105/226: $4\$signal$66$next[31:0]$809
   106/226: $4\$signal$65$next[31:0]$808
   107/226: $4\$signal$64$next[31:0]$807
   108/226: $4\$signal$63$next[31:0]$806
   109/226: $4\$signal$62$next[31:0]$805
   110/226: $4\$signal$61$next[31:0]$804
   111/226: $4\$signal$60$next[31:0]$803
   112/226: $4\$signal$59$next[31:0]$802
   113/226: $4\$signal$58$next[31:0]$801
   114/226: $4\$signal$57$next[31:0]$800
   115/226: $4\$signal$56$next[31:0]$799
   116/226: $4\$signal$55$next[31:0]$798
   117/226: $4\$signal$54$next[31:0]$797
   118/226: $4\$signal$53$next[31:0]$796
   119/226: $4\$signal$52$next[31:0]$795
   120/226: $4\$signal$51$next[31:0]$794
   121/226: $4\$signal$50$next[31:0]$793
   122/226: $4\$signal$49$next[31:0]$792
   123/226: $4\$signal$48$next[31:0]$791
   124/226: $4\$signal$47$next[31:0]$790
   125/226: $4\$signal$46$next[31:0]$789
   126/226: $6\$signal$45$next[31:0]$788
   127/226: $4\$signal$44$next[31:0]$787
   128/226: $4\$signal$43$next[31:0]$786
   129/226: $3\$signal$43$next[31:0]$754
   130/226: $3\$signal$next[31:0]$785
   131/226: $3\$signal$73$next[31:0]$784
   132/226: $3\$signal$72$next[31:0]$783
   133/226: $3\$signal$71$next[31:0]$782
   134/226: $3\$signal$70$next[31:0]$781
   135/226: $3\$signal$69$next[31:0]$780
   136/226: $3\$signal$68$next[31:0]$779
   137/226: $3\$signal$67$next[31:0]$778
   138/226: $3\$signal$66$next[31:0]$777
   139/226: $3\$signal$65$next[31:0]$776
   140/226: $3\$signal$64$next[31:0]$775
   141/226: $3\$signal$63$next[31:0]$774
   142/226: $3\$signal$62$next[31:0]$773
   143/226: $3\$signal$61$next[31:0]$772
   144/226: $3\$signal$60$next[31:0]$771
   145/226: $3\$signal$59$next[31:0]$770
   146/226: $3\$signal$58$next[31:0]$769
   147/226: $3\$signal$57$next[31:0]$768
   148/226: $3\$signal$56$next[31:0]$767
   149/226: $3\$signal$55$next[31:0]$766
   150/226: $3\$signal$54$next[31:0]$765
   151/226: $3\$signal$53$next[31:0]$764
   152/226: $3\$signal$52$next[31:0]$763
   153/226: $3\$signal$51$next[31:0]$762
   154/226: $3\$signal$50$next[31:0]$761
   155/226: $3\$signal$49$next[31:0]$760
   156/226: $3\$signal$48$next[31:0]$759
   157/226: $3\$signal$47$next[31:0]$758
   158/226: $3\$signal$46$next[31:0]$757
   159/226: $5\$signal$45$next[31:0]$756
   160/226: $3\$signal$44$next[31:0]$755
   161/226: $2\$signal$next[31:0]$753
   162/226: $2\$signal$73$next[31:0]$752
   163/226: $2\$signal$72$next[31:0]$751
   164/226: $2\$signal$71$next[31:0]$750
   165/226: $2\$signal$70$next[31:0]$749
   166/226: $2\$signal$69$next[31:0]$748
   167/226: $2\$signal$68$next[31:0]$747
   168/226: $2\$signal$67$next[31:0]$746
   169/226: $2\$signal$66$next[31:0]$745
   170/226: $2\$signal$65$next[31:0]$744
   171/226: $2\$signal$64$next[31:0]$743
   172/226: $2\$signal$63$next[31:0]$742
   173/226: $2\$signal$62$next[31:0]$741
   174/226: $2\$signal$61$next[31:0]$740
   175/226: $2\$signal$60$next[31:0]$739
   176/226: $2\$signal$59$next[31:0]$738
   177/226: $2\$signal$58$next[31:0]$737
   178/226: $2\$signal$57$next[31:0]$736
   179/226: $2\$signal$56$next[31:0]$735
   180/226: $2\$signal$55$next[31:0]$734
   181/226: $2\$signal$54$next[31:0]$733
   182/226: $2\$signal$53$next[31:0]$732
   183/226: $2\$signal$52$next[31:0]$731
   184/226: $2\$signal$51$next[31:0]$730
   185/226: $2\$signal$50$next[31:0]$729
   186/226: $2\$signal$49$next[31:0]$728
   187/226: $2\$signal$48$next[31:0]$727
   188/226: $2\$signal$47$next[31:0]$726
   189/226: $2\$signal$46$next[31:0]$725
   190/226: $4\$signal$45$next[31:0]$724
   191/226: $2\$signal$44$next[31:0]$723
   192/226: $2\$signal$43$next[31:0]$722
   193/226: $1\$signal$next[31:0]$721
   194/226: $1\$signal$73$next[31:0]$720
   195/226: $1\$signal$72$next[31:0]$719
   196/226: $1\$signal$71$next[31:0]$718
   197/226: $1\$signal$70$next[31:0]$717
   198/226: $1\$signal$69$next[31:0]$716
   199/226: $1\$signal$68$next[31:0]$715
   200/226: $1\$signal$67$next[31:0]$714
   201/226: $1\$signal$66$next[31:0]$713
   202/226: $1\$signal$65$next[31:0]$712
   203/226: $1\$signal$64$next[31:0]$711
   204/226: $1\$signal$63$next[31:0]$710
   205/226: $1\$signal$62$next[31:0]$709
   206/226: $1\$signal$61$next[31:0]$708
   207/226: $1\$signal$60$next[31:0]$707
   208/226: $1\$signal$59$next[31:0]$706
   209/226: $1\$signal$58$next[31:0]$705
   210/226: $1\$signal$57$next[31:0]$704
   211/226: $1\$signal$56$next[31:0]$703
   212/226: $1\$signal$55$next[31:0]$702
   213/226: $1\$signal$54$next[31:0]$701
   214/226: $1\$signal$53$next[31:0]$700
   215/226: $1\$signal$52$next[31:0]$699
   216/226: $1\$signal$51$next[31:0]$698
   217/226: $1\$signal$50$next[31:0]$697
   218/226: $1\$signal$49$next[31:0]$696
   219/226: $1\$signal$48$next[31:0]$695
   220/226: $1\$signal$47$next[31:0]$694
   221/226: $1\$signal$46$next[31:0]$693
   222/226: $3\$signal$45$next[31:0]$692
   223/226: $1\$signal$44$next[31:0]$691
   224/226: $1\$signal$43$next[31:0]$690
   225/226: $2\$signal$45$next[31:0]$689
   226/226: $1\$signal$45$next[31:0]$688
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
     1/225: $7\$signal$32$next[0:0]$648
     2/225: $7\$signal$31$next[0:0]$647
     3/225: $7\$signal$30$next[0:0]$646
     4/225: $7\$signal$29$next[0:0]$644
     5/225: $7\$signal$28$next[0:0]$643
     6/225: $7\$signal$27$next[0:0]$642
     7/225: $7\$signal$26$next[0:0]$641
     8/225: $7\$signal$25$next[0:0]$640
     9/225: $7\$signal$24$next[0:0]$639
    10/225: $7\$signal$23$next[0:0]$638
    11/225: $7\$signal$22$next[0:0]$637
    12/225: $7\$signal$21$next[0:0]$636
    13/225: $7\$signal$20$next[0:0]$635
    14/225: $7\$signal$19$next[0:0]$633
    15/225: $7\$signal$18$next[0:0]$632
    16/225: $7\$signal$17$next[0:0]$631
    17/225: $7\$signal$16$next[0:0]$630
    18/225: $7\$signal$15$next[0:0]$629
    19/225: $7\$signal$14$next[0:0]$628
    20/225: $7\$signal$13$next[0:0]$627
    21/225: $7\$signal$12$next[0:0]$626
    22/225: $7\$signal$11$next[0:0]$625
    23/225: $7\$signal$10$next[0:0]$624
    24/225: $7\$signal$9$next[0:0]$654
    25/225: $7\$signal$8$next[0:0]$653
    26/225: $7\$signal$7$next[0:0]$652
    27/225: $7\$signal$6$next[0:0]$651
    28/225: $7\$signal$5$next[0:0]$650
    29/225: $7\$signal$4$next[0:0]$649
    30/225: $8\$signal$3$next[0:0]$645
    31/225: $7\$signal$2$next[0:0]$634
    32/225: $7\$signal$1$next[0:0]$623
    33/225: $6\$signal$1$next[0:0]$591
    34/225: $6\$signal$9$next[0:0]$622
    35/225: $6\$signal$8$next[0:0]$621
    36/225: $6\$signal$7$next[0:0]$620
    37/225: $6\$signal$6$next[0:0]$619
    38/225: $6\$signal$5$next[0:0]$618
    39/225: $6\$signal$4$next[0:0]$617
    40/225: $6\$signal$32$next[0:0]$616
    41/225: $6\$signal$31$next[0:0]$615
    42/225: $6\$signal$30$next[0:0]$614
    43/225: $7\$signal$3$next[0:0]$613
    44/225: $6\$signal$29$next[0:0]$612
    45/225: $6\$signal$28$next[0:0]$611
    46/225: $6\$signal$27$next[0:0]$610
    47/225: $6\$signal$26$next[0:0]$609
    48/225: $6\$signal$25$next[0:0]$608
    49/225: $6\$signal$24$next[0:0]$607
    50/225: $6\$signal$23$next[0:0]$606
    51/225: $6\$signal$22$next[0:0]$605
    52/225: $6\$signal$21$next[0:0]$604
    53/225: $6\$signal$20$next[0:0]$603
    54/225: $6\$signal$2$next[0:0]$602
    55/225: $6\$signal$19$next[0:0]$601
    56/225: $6\$signal$18$next[0:0]$600
    57/225: $6\$signal$17$next[0:0]$599
    58/225: $6\$signal$16$next[0:0]$598
    59/225: $6\$signal$15$next[0:0]$597
    60/225: $6\$signal$14$next[0:0]$596
    61/225: $6\$signal$13$next[0:0]$595
    62/225: $6\$signal$12$next[0:0]$594
    63/225: $6\$signal$11$next[0:0]$593
    64/225: $6\$signal$10$next[0:0]$592
    65/225: $5\$signal$9$next[0:0]$590
    66/225: $5\$signal$8$next[0:0]$589
    67/225: $5\$signal$7$next[0:0]$588
    68/225: $5\$signal$6$next[0:0]$587
    69/225: $5\$signal$5$next[0:0]$586
    70/225: $5\$signal$4$next[0:0]$585
    71/225: $5\$signal$32$next[0:0]$584
    72/225: $5\$signal$31$next[0:0]$583
    73/225: $5\$signal$30$next[0:0]$582
    74/225: $6\$signal$3$next[0:0]$581
    75/225: $5\$signal$29$next[0:0]$580
    76/225: $5\$signal$28$next[0:0]$579
    77/225: $5\$signal$27$next[0:0]$578
    78/225: $5\$signal$26$next[0:0]$577
    79/225: $5\$signal$25$next[0:0]$576
    80/225: $5\$signal$24$next[0:0]$575
    81/225: $5\$signal$23$next[0:0]$574
    82/225: $5\$signal$22$next[0:0]$573
    83/225: $5\$signal$21$next[0:0]$572
    84/225: $5\$signal$20$next[0:0]$571
    85/225: $5\$signal$2$next[0:0]$570
    86/225: $5\$signal$19$next[0:0]$569
    87/225: $5\$signal$18$next[0:0]$568
    88/225: $5\$signal$17$next[0:0]$567
    89/225: $5\$signal$16$next[0:0]$566
    90/225: $5\$signal$15$next[0:0]$565
    91/225: $5\$signal$14$next[0:0]$564
    92/225: $5\$signal$13$next[0:0]$563
    93/225: $5\$signal$12$next[0:0]$562
    94/225: $5\$signal$11$next[0:0]$561
    95/225: $5\$signal$10$next[0:0]$560
    96/225: $5\$signal$1$next[0:0]$559
    97/225: $4\$signal$9$next[0:0]$558
    98/225: $4\$signal$8$next[0:0]$557
    99/225: $4\$signal$7$next[0:0]$556
   100/225: $4\$signal$6$next[0:0]$555
   101/225: $4\$signal$5$next[0:0]$554
   102/225: $4\$signal$4$next[0:0]$553
   103/225: $4\$signal$32$next[0:0]$552
   104/225: $4\$signal$31$next[0:0]$551
   105/225: $4\$signal$30$next[0:0]$550
   106/225: $5\$signal$3$next[0:0]$549
   107/225: $4\$signal$29$next[0:0]$548
   108/225: $4\$signal$28$next[0:0]$547
   109/225: $4\$signal$27$next[0:0]$546
   110/225: $4\$signal$26$next[0:0]$545
   111/225: $4\$signal$25$next[0:0]$544
   112/225: $4\$signal$24$next[0:0]$543
   113/225: $4\$signal$23$next[0:0]$542
   114/225: $4\$signal$22$next[0:0]$541
   115/225: $4\$signal$21$next[0:0]$540
   116/225: $4\$signal$20$next[0:0]$539
   117/225: $4\$signal$2$next[0:0]$538
   118/225: $4\$signal$19$next[0:0]$537
   119/225: $4\$signal$18$next[0:0]$536
   120/225: $4\$signal$17$next[0:0]$535
   121/225: $4\$signal$16$next[0:0]$534
   122/225: $4\$signal$15$next[0:0]$533
   123/225: $4\$signal$14$next[0:0]$532
   124/225: $4\$signal$13$next[0:0]$531
   125/225: $4\$signal$12$next[0:0]$530
   126/225: $4\$signal$11$next[0:0]$529
   127/225: $4\$signal$10$next[0:0]$528
   128/225: $4\$signal$1$next[0:0]$527
   129/225: $3\$signal$1$next[0:0]$495
   130/225: $3\$signal$9$next[0:0]$526
   131/225: $3\$signal$8$next[0:0]$525
   132/225: $3\$signal$7$next[0:0]$524
   133/225: $3\$signal$6$next[0:0]$523
   134/225: $3\$signal$5$next[0:0]$522
   135/225: $3\$signal$4$next[0:0]$521
   136/225: $3\$signal$32$next[0:0]$520
   137/225: $3\$signal$31$next[0:0]$519
   138/225: $3\$signal$30$next[0:0]$518
   139/225: $4\$signal$3$next[0:0]$517
   140/225: $3\$signal$29$next[0:0]$516
   141/225: $3\$signal$28$next[0:0]$515
   142/225: $3\$signal$27$next[0:0]$514
   143/225: $3\$signal$26$next[0:0]$513
   144/225: $3\$signal$25$next[0:0]$512
   145/225: $3\$signal$24$next[0:0]$511
   146/225: $3\$signal$23$next[0:0]$510
   147/225: $3\$signal$22$next[0:0]$509
   148/225: $3\$signal$21$next[0:0]$508
   149/225: $3\$signal$20$next[0:0]$507
   150/225: $3\$signal$2$next[0:0]$506
   151/225: $3\$signal$19$next[0:0]$505
   152/225: $3\$signal$18$next[0:0]$504
   153/225: $3\$signal$17$next[0:0]$503
   154/225: $3\$signal$16$next[0:0]$502
   155/225: $3\$signal$15$next[0:0]$501
   156/225: $3\$signal$14$next[0:0]$500
   157/225: $3\$signal$13$next[0:0]$499
   158/225: $3\$signal$12$next[0:0]$498
   159/225: $3\$signal$11$next[0:0]$497
   160/225: $3\$signal$10$next[0:0]$496
   161/225: $2\$signal$9$next[0:0]$494
   162/225: $2\$signal$8$next[0:0]$493
   163/225: $2\$signal$7$next[0:0]$492
   164/225: $2\$signal$6$next[0:0]$491
   165/225: $2\$signal$5$next[0:0]$490
   166/225: $2\$signal$4$next[0:0]$489
   167/225: $2\$signal$32$next[0:0]$488
   168/225: $2\$signal$31$next[0:0]$487
   169/225: $2\$signal$30$next[0:0]$486
   170/225: $3\$signal$3$next[0:0]$485
   171/225: $2\$signal$29$next[0:0]$484
   172/225: $2\$signal$28$next[0:0]$483
   173/225: $2\$signal$27$next[0:0]$482
   174/225: $2\$signal$26$next[0:0]$481
   175/225: $2\$signal$25$next[0:0]$480
   176/225: $2\$signal$24$next[0:0]$479
   177/225: $2\$signal$23$next[0:0]$478
   178/225: $2\$signal$22$next[0:0]$477
   179/225: $2\$signal$21$next[0:0]$476
   180/225: $2\$signal$20$next[0:0]$475
   181/225: $2\$signal$2$next[0:0]$474
   182/225: $2\$signal$19$next[0:0]$473
   183/225: $2\$signal$18$next[0:0]$472
   184/225: $2\$signal$17$next[0:0]$471
   185/225: $2\$signal$16$next[0:0]$470
   186/225: $2\$signal$15$next[0:0]$469
   187/225: $2\$signal$14$next[0:0]$468
   188/225: $2\$signal$13$next[0:0]$467
   189/225: $2\$signal$12$next[0:0]$466
   190/225: $2\$signal$11$next[0:0]$465
   191/225: $2\$signal$10$next[0:0]$464
   192/225: $2\$signal$1$next[0:0]$463
   193/225: $1\$signal$9$next[0:0]$462
   194/225: $1\$signal$8$next[0:0]$461
   195/225: $1\$signal$7$next[0:0]$460
   196/225: $1\$signal$6$next[0:0]$459
   197/225: $1\$signal$5$next[0:0]$458
   198/225: $1\$signal$4$next[0:0]$457
   199/225: $1\$signal$32$next[0:0]$456
   200/225: $1\$signal$31$next[0:0]$455
   201/225: $1\$signal$30$next[0:0]$454
   202/225: $2\$signal$3$next[0:0]$453
   203/225: $1\$signal$29$next[0:0]$452
   204/225: $1\$signal$28$next[0:0]$451
   205/225: $1\$signal$27$next[0:0]$450
   206/225: $1\$signal$26$next[0:0]$449
   207/225: $1\$signal$25$next[0:0]$448
   208/225: $1\$signal$24$next[0:0]$447
   209/225: $1\$signal$23$next[0:0]$446
   210/225: $1\$signal$22$next[0:0]$445
   211/225: $1\$signal$21$next[0:0]$444
   212/225: $1\$signal$20$next[0:0]$443
   213/225: $1\$signal$2$next[0:0]$442
   214/225: $1\$signal$19$next[0:0]$441
   215/225: $1\$signal$18$next[0:0]$440
   216/225: $1\$signal$17$next[0:0]$439
   217/225: $1\$signal$16$next[0:0]$438
   218/225: $1\$signal$15$next[0:0]$437
   219/225: $1\$signal$14$next[0:0]$436
   220/225: $1\$signal$13$next[0:0]$435
   221/225: $1\$signal$12$next[0:0]$434
   222/225: $1\$signal$11$next[0:0]$433
   223/225: $1\$signal$10$next[0:0]$432
   224/225: $1\$signal$1$next[0:0]$431
   225/225: $1\$signal$3$next[0:0]$430
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3466$395'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3464$393'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3462$391'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3460$389'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3458$387'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3456$385'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3454$383'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3452$381'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3450$379'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3448$377'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3446$375'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3444$373'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3442$371'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3440$369'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3434$363'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3432$361'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3430$359'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3428$357'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3426$355'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3424$353'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3422$351'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3420$349'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3418$347'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3416$345'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3414$343'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3412$341'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3410$339'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3408$337'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3406$335'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3404$333'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3402$331'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3400$329'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3398$327'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3396$325'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3394$323'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3392$321'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3390$319'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3388$317'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3386$315'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3384$313'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3382$311'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3380$309'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3378$307'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3376$305'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3374$303'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3372$301'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3370$299'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3368$297'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3366$295'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3364$293'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3362$291'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3360$289'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3358$287'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3356$285'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3354$283'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3352$281'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3350$279'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3348$277'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3346$275'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3344$273'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3342$271'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3340$269'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3338$267'.
Creating decoders for process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3336$265'.
Creating decoders for process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2930$264'.
Creating decoders for process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2881$262'.
Creating decoders for process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257'.
     1/3: $3\pc$next[7:0]$261
     2/3: $2\pc$next[7:0]$260
     3/3: $1\pc$next[7:0]$259
Creating decoders for process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2953$256'.
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2587$249'.
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2850$248'.
     1/1: $1\it2[10:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2837$247'.
     1/1: $1\it1[10:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2824$246'.
     1/1: $1\it0[16:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2811$245'.
     1/1: $1\instruction_type[2:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2798$244'.
     1/1: $1\signextended_immediate[31:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2785$243'.
     1/1: $1\s2data_out[31:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2772$242'.
     1/1: $1\s1data_out[31:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2759$241'.
     1/1: $1\s2[4:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2746$240'.
     1/1: $1\shamt[4:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2733$239'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2720$238'.
     1/1: $1\it3[6:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2707$237'.
     1/1: $1\s1[4:0]
Creating decoders for process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2694$236'.
     1/1: $1\des[4:0]
Creating decoders for process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2470$234'.
Creating decoders for process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2556$233'.
     1/2: $2\rb[31:0]
     2/2: $1\rb[31:0]
Creating decoders for process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2534$232'.
     1/2: $2\ra[31:0]
     2/2: $1\ra[31:0]
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2385$222'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2377$221'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2370$220'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2360$219'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2352$218'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2347$217'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2336$216'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2327$214'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211'.
     1/1: $1\web_out$next[0:0]$213
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208'.
     1/1: $1\csb_out$next[0:0]$210
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205'.
     1/1: $1\s2_out$next[4:0]$207
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202'.
     1/1: $1\s1_out$next[4:0]$204
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199'.
     1/1: $1\reg_file_write_data_in$next[31:0]$201
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$198
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193'.
     1/1: $1\reg_file_write_out$next[0:0]$195
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2400$192'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2398$191'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2396$190'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2394$189'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2392$188'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2390$187'.
Creating decoders for process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2388$186'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2241$185'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2233$184'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2225$183'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2214$182'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2206$181'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2202$180'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2192$179'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2183$177'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174'.
     1/1: $1\web_out$next[0:0]$176
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171'.
     1/1: $1\csb_out$next[0:0]$173
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168'.
     1/1: $1\s2_out$next[4:0]$170
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165'.
     1/1: $1\s1_out$next[4:0]$167
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162'.
     1/1: $1\reg_file_write_data_in$next[31:0]$164
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159'.
     1/1: $1\reg_file_write_addr_in$next[4:0]$161
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156'.
     1/1: $1\reg_file_write_out$next[0:0]$158
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2256$155'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2254$154'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2252$153'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2250$152'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2248$151'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2246$150'.
Creating decoders for process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2244$149'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1962$148'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1958$147'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1954$146'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1944$145'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1940$144'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1936$143'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1929$142'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1917$141'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1913$140'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1909$139'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1905$138'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1861$136'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133'.
     1/1: $1\stall_next3$next[0:0]$135
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130'.
     1/1: $1\stall_next2$next[0:0]$132
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127'.
     1/1: $1\stall_next$next[0:0]$129
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124'.
     1/1: $1\jump_next3$next[0:0]$126
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121'.
     1/1: $1\branch_next3$next[0:0]$123
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118'.
     1/1: $1\jump_next2$next[0:0]$120
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115'.
     1/1: $1\branch_next2$next[0:0]$117
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112'.
     1/1: $1\jump_next$next[0:0]$114
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2051$111'.
     1/1: $1\inst_out[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2014$110'.
     1/1: $1\inst_in[31:0]
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107'.
     1/1: $1\inst_prev$next[31:0]$109
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104'.
     1/1: $1\branch_next$next[0:0]$106
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101'.
     1/1: $1\buffer$next[31:0]$103
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1985$100'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1983$99'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1981$98'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1979$97'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1977$96'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1975$95'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1973$94'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1971$93'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1969$92'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1967$91'.
Creating decoders for process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1965$90'.
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1076$88'.
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87'.
     1/6: $6\des[4:0]
     2/6: $5\des[4:0]
     3/6: $4\des[4:0]
     4/6: $3\des[4:0]
     5/6: $2\des[4:0]
     6/6: $1\des[4:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86'.
     1/3: $3\s2data_out[31:0]
     2/3: $2\s2data_out[31:0]
     3/3: $1\s2data_out[31:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85'.
     1/6: $6\s1data_out[31:0]
     2/6: $5\s1data_out[31:0]
     3/6: $4\s1data_out[31:0]
     4/6: $3\s1data_out[31:0]
     5/6: $2\s1data_out[31:0]
     6/6: $1\s1data_out[31:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84'.
     1/8: $8\instruction_type[2:0]
     2/8: $7\instruction_type[2:0]
     3/8: $6\instruction_type[2:0]
     4/8: $5\instruction_type[2:0]
     5/8: $4\instruction_type[2:0]
     6/8: $3\instruction_type[2:0]
     7/8: $2\instruction_type[2:0]
     8/8: $1\instruction_type[2:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83'.
     1/1: $1\ifload[0:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82'.
     1/2: $2\shamt[4:0]
     2/2: $1\shamt[4:0]
Creating decoders for process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81'.
     1/13: $13\signextended_immediate[31:0]
     2/13: $12\signextended_immediate[31:0]
     3/13: $11\signextended_immediate[31:0]
     4/13: $10\signextended_immediate[31:0]
     5/13: $9\signextended_immediate[31:0]
     6/13: $8\signextended_immediate[31:0]
     7/13: $7\signextended_immediate[31:0]
     8/13: $6\signextended_immediate[31:0]
     9/13: $5\signextended_immediate[31:0]
    10/13: $4\signextended_immediate[31:0]
    11/13: $3\signextended_immediate[31:0]
    12/13: $2\signextended_immediate[31:0]
    13/13: $1\signextended_immediate[31:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6$49'.
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48'.
     1/14: $14\wmask[3:0]
     2/14: $13\wmask[3:0]
     3/14: $12\wmask[3:0]
     4/14: $11\wmask[3:0]
     5/14: $10\wmask[3:0]
     6/14: $9\wmask[3:0]
     7/14: $8\wmask[3:0]
     8/14: $7\wmask[3:0]
     9/14: $6\wmask[3:0]
    10/14: $5\wmask[3:0]
    11/14: $4\wmask[3:0]
    12/14: $3\wmask[3:0]
    13/14: $2\wmask[3:0]
    14/14: $1\wmask[3:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47'.
     1/13: $13\web[0:0]
     2/13: $12\web[0:0]
     3/13: $11\web[0:0]
     4/13: $10\web[0:0]
     5/13: $9\web[0:0]
     6/13: $8\web[0:0]
     7/13: $7\web[0:0]
     8/13: $6\web[0:0]
     9/13: $5\web[0:0]
    10/13: $4\web[0:0]
    11/13: $3\web[0:0]
    12/13: $2\web[0:0]
    13/13: $1\web[0:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46'.
     1/13: $13\csb[0:0]
     2/13: $12\csb[0:0]
     3/13: $11\csb[0:0]
     4/13: $10\csb[0:0]
     5/13: $9\csb[0:0]
     6/13: $8\csb[0:0]
     7/13: $7\csb[0:0]
     8/13: $6\csb[0:0]
     9/13: $5\csb[0:0]
    10/13: $4\csb[0:0]
    11/13: $3\csb[0:0]
    12/13: $2\csb[0:0]
    13/13: $1\csb[0:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45'.
     1/6: $6\load_wb[0:0]
     2/6: $5\load_wb[0:0]
     3/6: $4\load_wb[0:0]
     4/6: $3\load_wb[0:0]
     5/6: $2\load_wb[0:0]
     6/6: $1\load_wb[0:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44'.
     1/2: $2\Ra_unsigned[31:0]
     2/2: $1\Ra_unsigned[31:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43'.
     1/2: $2\data_to_mem[31:0]
     2/2: $1\data_to_mem[31:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42'.
     1/25: $25\result[31:0]
     2/25: $24\result[31:0]
     3/25: $23\result[31:0]
     4/25: $22\result[31:0]
     5/25: $21\result[31:0]
     6/25: $20\result[31:0]
     7/25: $19\result[31:0]
     8/25: $18\result[31:0]
     9/25: $17\result[31:0]
    10/25: $16\result[31:0]
    11/25: $15\result[31:0]
    12/25: $14\result[31:0]
    13/25: $13\result[31:0]
    14/25: $12\result[31:0]
    15/25: $11\result[31:0]
    16/25: $10\result[31:0]
    17/25: $9\result[31:0]
    18/25: $8\result[31:0]
    19/25: $7\result[31:0]
    20/25: $6\result[31:0]
    21/25: $5\result[31:0]
    22/25: $4\result[31:0]
    23/25: $3\result[31:0]
    24/25: $2\result[31:0]
    25/25: $1\result[31:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41'.
     1/13: $13\jump[0:0]
     2/13: $12\jump[0:0]
     3/13: $11\jump[0:0]
     4/13: $10\jump[0:0]
     5/13: $9\jump[0:0]
     6/13: $8\jump[0:0]
     7/13: $7\jump[0:0]
     8/13: $6\jump[0:0]
     9/13: $5\jump[0:0]
    10/13: $4\jump[0:0]
    11/13: $3\jump[0:0]
    12/13: $2\jump[0:0]
    13/13: $1\jump[0:0]
Creating decoders for process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40'.
     1/11: $11\branching[0:0]
     2/11: $10\branching[0:0]
     3/11: $9\branching[0:0]
     4/11: $8\branching[0:0]
     5/11: $7\branching[0:0]
     6/11: $6\branching[0:0]
     7/11: $5\branching[0:0]
     8/11: $4\branching[0:0]
     9/11: $3\branching[0:0]
    10/11: $2\branching[0:0]
    11/11: $1\branching[0:0]

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\wrapper.\data_mem_rdata_reg' from process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7221$1211'.
No latch inferred for signal `\wrapper.\rst' from process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7060$1197'.
No latch inferred for signal `\wrapper.\neg_clk' from process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7060$1197'.
No latch inferred for signal `\wrapper.\neg_rst' from process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7060$1197'.
No latch inferred for signal `\uart_rx.\n_fsm_state' from process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6914$1165'.
No latch inferred for signal `\top.\$auto$verilog_backend.cc:2184:dump_module$11' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4209$1148'.
No latch inferred for signal `\top.\id_mux_stall' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6327$1147'.
No latch inferred for signal `\top.\reg_file_gpio_input' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6313$1146'.
No latch inferred for signal `\top.\gpio_pins' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6299$1145'.
No latch inferred for signal `\top.\reg_file_write_data_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6285$1144'.
No latch inferred for signal `\top.\reg_file_write_addr_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6271$1143'.
No latch inferred for signal `\top.\reg_file_write_data_alu' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6257$1142'.
No latch inferred for signal `\top.\reg_file_write_addr_alu' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6243$1141'.
No latch inferred for signal `\top.\M2_WB_pipeline_web_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6229$1140'.
No latch inferred for signal `\top.\M2_WB_pipeline_csb_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6215$1139'.
No latch inferred for signal `\top.\M2_WB_pipeline_s2_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6201$1138'.
No latch inferred for signal `\top.\M2_WB_pipeline_s1_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6187$1137'.
No latch inferred for signal `\top.\pc_controller_jump' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6155$1136'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_data_out_out' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6141$1135'.
No latch inferred for signal `\top.\M2_WB_pipeline_memory_reg_addr_out_out' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6127$1134'.
No latch inferred for signal `\top.\M2_WB_pipeline_reg_file_write_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6113$1133'.
No latch inferred for signal `\top.\M1_M2_pipeline_web_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6099$1132'.
No latch inferred for signal `\top.\M1_M2_pipeline_csb_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6085$1131'.
No latch inferred for signal `\top.\M1_M2_pipeline_s2_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6071$1130'.
No latch inferred for signal `\top.\M1_M2_pipeline_s1_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6057$1129'.
No latch inferred for signal `\top.\M1_M2_pipeline_memory_reg_addr_out_out' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6043$1128'.
No latch inferred for signal `\top.\M1_M2_pipeline_reg_file_write_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6029$1127'.
No latch inferred for signal `\top.\data_mem_wdata' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6015$1126'.
No latch inferred for signal `\top.\pc_controller_branch' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5983$1125'.
No latch inferred for signal `\top.\alu_result' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5969$1124'.
No latch inferred for signal `\top.\wmask' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5955$1123'.
No latch inferred for signal `\top.\data_mem_addr' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5941$1122'.
No latch inferred for signal `\top.\web' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5927$1121'.
No latch inferred for signal `\top.\csb_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5913$1120'.
No latch inferred for signal `\top.\csb_alu' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5899$1119'.
No latch inferred for signal `\top.\ALU_shamt' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5885$1118'.
No latch inferred for signal `\top.\s2' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5871$1117'.
No latch inferred for signal `\top.\s1' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5857$1116'.
No latch inferred for signal `\top.\ALU_inst_type3' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5843$1115'.
No latch inferred for signal `\top.\pc_controller_stall' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5811$1114'.
No latch inferred for signal `\top.\ALU_inst_type2' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5797$1113'.
No latch inferred for signal `\top.\ALU_inst_type1' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5783$1112'.
No latch inferred for signal `\top.\inst_type0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5769$1111'.
No latch inferred for signal `\top.\ALU_inst_type' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5755$1110'.
No latch inferred for signal `\top.\ALU_immediate' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5741$1109'.
No latch inferred for signal `\top.\ALU_reg_addr_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5727$1108'.
No latch inferred for signal `\top.\ALU_Rb' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5713$1107'.
No latch inferred for signal `\top.\ALU_Ra' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5699$1106'.
No latch inferred for signal `\top.\ALU_pc' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5685$1105'.
No latch inferred for signal `\top.\forwarding_alu_web0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5671$1104'.
No latch inferred for signal `\top.\IF_ID_pipeline_stall' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5639$1103'.
No latch inferred for signal `\top.\forwarding_alu_csb0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5625$1102'.
No latch inferred for signal `\top.\forwarding_alu_val0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5611$1101'.
No latch inferred for signal `\top.\forwarding_alu_des0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5597$1100'.
No latch inferred for signal `\top.\forwarding_alu_s2_data' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5583$1099'.
No latch inferred for signal `\top.\forwarding_alu_s1_data' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5569$1098'.
No latch inferred for signal `\top.\forwarding_alu_s2' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5555$1097'.
No latch inferred for signal `\top.\forwarding_alu_s1' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5541$1096'.
No latch inferred for signal `\top.\id_mux_shamt_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5527$1095'.
No latch inferred for signal `\top.\id_mux_ifload_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5513$1094'.
No latch inferred for signal `\top.\id_mux_it3_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5499$1093'.
No latch inferred for signal `\top.\IF_ID_pipeline_jump' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5467$1092'.
No latch inferred for signal `\top.\id_mux_it2_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5453$1091'.
No latch inferred for signal `\top.\id_mux_it1_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5439$1090'.
No latch inferred for signal `\top.\id_mux_it0_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5425$1089'.
No latch inferred for signal `\top.\id_mux_instruction_type_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5411$1088'.
No latch inferred for signal `\top.\id_mux_signextended_immediate_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5397$1087'.
No latch inferred for signal `\top.\id_mux_s2data_out_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5383$1086'.
No latch inferred for signal `\top.\id_mux_s1data_out_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5369$1085'.
No latch inferred for signal `\top.\id_mux_s2_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5355$1084'.
No latch inferred for signal `\top.\id_mux_s1_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5341$1083'.
No latch inferred for signal `\top.\id_mux_des_id' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5327$1082'.
No latch inferred for signal `\top.\IF_ID_pipeline_branch' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5295$1081'.
No latch inferred for signal `\top.\ID_s2_data_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5281$1080'.
No latch inferred for signal `\top.\ID_s1_data_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5267$1079'.
No latch inferred for signal `\top.\reg_file_load_Rs2_addr' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5253$1078'.
No latch inferred for signal `\top.\reg_file_load_Rs1_addr' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5239$1077'.
No latch inferred for signal `\top.\reg_file_pc' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5225$1076'.
No latch inferred for signal `\top.\pc_controller_read_flag' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5211$1075'.
No latch inferred for signal `\top.\pc_controller_immediate' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5197$1074'.
No latch inferred for signal `\top.\pc_controller_ra' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5183$1073'.
No latch inferred for signal `\top.\pc_controller_pc_in' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5169$1072'.
No latch inferred for signal `\top.\stall_unit_next_dest0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5155$1071'.
No latch inferred for signal `\top.\reg_file_write_alu' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5123$1070'.
No latch inferred for signal `\top.\stall_unit_ID_src2' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5109$1069'.
No latch inferred for signal `\top.\stall_unit_ID_src1' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5095$1068'.
No latch inferred for signal `\top.\stall_unit_web0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5081$1067'.
No latch inferred for signal `\top.\stall_unit_csb0' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5067$1066'.
No latch inferred for signal `\top.\ID_instruction' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5053$1065'.
No latch inferred for signal `\top.\IF_ID_pipeline_IF2_out' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5039$1064'.
No latch inferred for signal `\top.\inst_mem_addr' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5025$1063'.
No latch inferred for signal `\top.\reg_file_write_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5002$1062'.
No latch inferred for signal `\top.\reg_file_web_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4979$1061'.
No latch inferred for signal `\top.\reg_file_csb_mem' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4956$1060'.
No latch inferred for signal `\top.\reg_file_csb_alu' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4924$1059'.
No latch inferred for signal `\top.\pc' from process `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4911$1058'.
No latch inferred for signal `\stall_unit.\$auto$verilog_backend.cc:2184:dump_module$10' from process `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4120$1053'.
No latch inferred for signal `\stall_unit.\stall' from process `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4159$1052'.
No latch inferred for signal `\reg_file.\$auto$verilog_backend.cc:2184:dump_module$9' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3005$916'.
No latch inferred for signal `\reg_file.\write_Rs2_data' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915'.
No latch inferred for signal `\reg_file.\write_Rs1_data' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914'.
No latch inferred for signal `\reg_file.\$signal$43$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$44$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$45$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$46$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$47$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$48$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$49$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$50$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$51$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$52$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$53$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$54$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$55$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$56$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$57$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$58$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$59$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$60$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$61$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$62$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$63$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$64$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$65$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$66$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$67$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$68$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$69$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$70$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$71$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$72$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$73$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
No latch inferred for signal `\reg_file.\$signal$1$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$10$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$11$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$12$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$13$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$14$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$15$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$16$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$17$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$18$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$19$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$2$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$20$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$21$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$22$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$23$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$24$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$25$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$26$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$27$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$28$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$29$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$3$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$30$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$31$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$32$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$4$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$5$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$6$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$7$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$8$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\reg_file.\$signal$9$next' from process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
No latch inferred for signal `\pc_controller.\$auto$verilog_backend.cc:2184:dump_module$8' from process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2881$262'.
No latch inferred for signal `\pc_controller.\pc$next' from process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257'.
No latch inferred for signal `\id_mux.\$auto$verilog_backend.cc:2184:dump_module$7' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2587$249'.
No latch inferred for signal `\id_mux.\it2' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2850$248'.
No latch inferred for signal `\id_mux.\it1' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2837$247'.
No latch inferred for signal `\id_mux.\it0' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2824$246'.
No latch inferred for signal `\id_mux.\instruction_type' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2811$245'.
No latch inferred for signal `\id_mux.\signextended_immediate' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2798$244'.
No latch inferred for signal `\id_mux.\s2data_out' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2785$243'.
No latch inferred for signal `\id_mux.\s1data_out' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2772$242'.
No latch inferred for signal `\id_mux.\s2' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2759$241'.
No latch inferred for signal `\id_mux.\shamt' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2746$240'.
No latch inferred for signal `\id_mux.\ifload' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2733$239'.
No latch inferred for signal `\id_mux.\it3' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2720$238'.
No latch inferred for signal `\id_mux.\s1' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2707$237'.
No latch inferred for signal `\id_mux.\des' from process `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2694$236'.
No latch inferred for signal `\forwarding_alu.\$auto$verilog_backend.cc:2184:dump_module$6' from process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2470$234'.
No latch inferred for signal `\forwarding_alu.\rb' from process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2556$233'.
No latch inferred for signal `\forwarding_alu.\ra' from process `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2534$232'.
No latch inferred for signal `\M2_WB_pipeline.\$auto$verilog_backend.cc:2184:dump_module$5' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2327$214'.
No latch inferred for signal `\M2_WB_pipeline.\web_out$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211'.
No latch inferred for signal `\M2_WB_pipeline.\csb_out$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208'.
No latch inferred for signal `\M2_WB_pipeline.\s2_out$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205'.
No latch inferred for signal `\M2_WB_pipeline.\s1_out$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_data_in$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_addr_in$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196'.
No latch inferred for signal `\M2_WB_pipeline.\reg_file_write_out$next' from process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193'.
No latch inferred for signal `\M1_M2_pipeline.\$auto$verilog_backend.cc:2184:dump_module$4' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2183$177'.
No latch inferred for signal `\M1_M2_pipeline.\web_out$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174'.
No latch inferred for signal `\M1_M2_pipeline.\csb_out$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171'.
No latch inferred for signal `\M1_M2_pipeline.\s2_out$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168'.
No latch inferred for signal `\M1_M2_pipeline.\s1_out$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_data_in$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_addr_in$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159'.
No latch inferred for signal `\M1_M2_pipeline.\reg_file_write_out$next' from process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156'.
No latch inferred for signal `\IF_ID_pipeline.\$auto$verilog_backend.cc:2184:dump_module$3' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1861$136'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next3$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next2$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130'.
No latch inferred for signal `\IF_ID_pipeline.\stall_next$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next3$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next3$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next2$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next2$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115'.
No latch inferred for signal `\IF_ID_pipeline.\jump_next$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112'.
No latch inferred for signal `\IF_ID_pipeline.\inst_out' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2051$111'.
No latch inferred for signal `\IF_ID_pipeline.\inst_in' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2014$110'.
No latch inferred for signal `\IF_ID_pipeline.\inst_prev$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107'.
No latch inferred for signal `\IF_ID_pipeline.\branch_next$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104'.
No latch inferred for signal `\IF_ID_pipeline.\buffer$next' from process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101'.
No latch inferred for signal `\ID.\$auto$verilog_backend.cc:2184:dump_module$2' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1076$88'.
No latch inferred for signal `\ID.\des' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87'.
No latch inferred for signal `\ID.\s2data_out' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86'.
No latch inferred for signal `\ID.\s1data_out' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85'.
No latch inferred for signal `\ID.\instruction_type' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84'.
No latch inferred for signal `\ID.\ifload' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83'.
No latch inferred for signal `\ID.\shamt' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82'.
No latch inferred for signal `\ID.\signextended_immediate' from process `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81'.
No latch inferred for signal `\ALU.\$auto$verilog_backend.cc:2184:dump_module$1' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6$49'.
No latch inferred for signal `\ALU.\wmask' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48'.
No latch inferred for signal `\ALU.\web' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47'.
No latch inferred for signal `\ALU.\csb' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46'.
No latch inferred for signal `\ALU.\load_wb' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45'.
No latch inferred for signal `\ALU.\Ra_unsigned' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44'.
No latch inferred for signal `\ALU.\data_to_mem' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43'.
No latch inferred for signal `\ALU.\result' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42'.
No latch inferred for signal `\ALU.\jump' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41'.
No latch inferred for signal `\ALU.\branching' from process `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\wrapper.\output_pins' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
  created $dff cell `$procdff$7703' with positive edge clock.
Creating register for signal `\wrapper.\write_done' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
  created $dff cell `$procdff$7704' with positive edge clock.
Creating register for signal `\wrapper.\instructions' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
  created $dff cell `$procdff$7705' with positive edge clock.
Creating register for signal `\wrapper.\output_gpio_pins' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
  created $dff cell `$procdff$7706' with positive edge clock.
Creating register for signal `\wrapper.\inst_mem_rdata_reg' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7235$1213'.
  created $dff cell `$procdff$7707' with positive edge clock.
Creating register for signal `\wrapper.\instruction' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7708' with positive edge clock.
Creating register for signal `\wrapper.\temp_web' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7709' with positive edge clock.
Creating register for signal `\wrapper.\temp_csb' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7710' with positive edge clock.
Creating register for signal `\wrapper.\write_inst_count' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7711' with positive edge clock.
Creating register for signal `\wrapper.\writing_inst_done' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7712' with positive edge clock.
Creating register for signal `\wrapper.\inst_byte_count' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7713' with positive edge clock.
Creating register for signal `\wrapper.\inst_flag' using process `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
  created $dff cell `$procdff$7714' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194'.
  created $dff cell `$procdff$7715' with positive edge clock.
Creating register for signal `\uart_rx.\rxd_reg_0' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194'.
  created $dff cell `$procdff$7716' with positive edge clock.
Creating register for signal `\uart_rx.\fsm_state' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6984$1192'.
  created $dff cell `$procdff$7717' with positive edge clock.
Creating register for signal `\uart_rx.\cycle_counter' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6969$1184'.
  created $dff cell `$procdff$7718' with positive edge clock.
Creating register for signal `\uart_rx.\bit_sample' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6958$1181'.
  created $dff cell `$procdff$7719' with positive edge clock.
Creating register for signal `\uart_rx.\bit_counter' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6946$1175'.
  created $dff cell `$procdff$7720' with positive edge clock.
Creating register for signal `\uart_rx.\recieved_data' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170'.
  created $dff cell `$procdff$7721' with positive edge clock.
Creating register for signal `\uart_rx.\i' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170'.
  created $dff cell `$procdff$7722' with positive edge clock.
Creating register for signal `\uart_rx.\uart_rx_data' using process `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6895$1156'.
  created $dff cell `$procdff$7723' with positive edge clock.
Creating register for signal `\reg_file.\$signal$14' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3466$395'.
  created $dff cell `$procdff$7724' with positive edge clock.
Creating register for signal `\reg_file.\$signal$13' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3464$393'.
  created $dff cell `$procdff$7725' with positive edge clock.
Creating register for signal `\reg_file.\$signal$12' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3462$391'.
  created $dff cell `$procdff$7726' with positive edge clock.
Creating register for signal `\reg_file.\$signal$11' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3460$389'.
  created $dff cell `$procdff$7727' with positive edge clock.
Creating register for signal `\reg_file.\$signal$10' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3458$387'.
  created $dff cell `$procdff$7728' with positive edge clock.
Creating register for signal `\reg_file.\$signal$9' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3456$385'.
  created $dff cell `$procdff$7729' with positive edge clock.
Creating register for signal `\reg_file.\$signal$8' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3454$383'.
  created $dff cell `$procdff$7730' with positive edge clock.
Creating register for signal `\reg_file.\$signal$7' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3452$381'.
  created $dff cell `$procdff$7731' with positive edge clock.
Creating register for signal `\reg_file.\$signal$6' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3450$379'.
  created $dff cell `$procdff$7732' with positive edge clock.
Creating register for signal `\reg_file.\$signal$5' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3448$377'.
  created $dff cell `$procdff$7733' with positive edge clock.
Creating register for signal `\reg_file.\$signal$4' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3446$375'.
  created $dff cell `$procdff$7734' with positive edge clock.
Creating register for signal `\reg_file.\$signal$3' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3444$373'.
  created $dff cell `$procdff$7735' with positive edge clock.
Creating register for signal `\reg_file.\$signal$2' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3442$371'.
  created $dff cell `$procdff$7736' with positive edge clock.
Creating register for signal `\reg_file.\$signal$1' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3440$369'.
  created $dff cell `$procdff$7737' with positive edge clock.
Creating register for signal `\reg_file.\$signal$73' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3434$363'.
  created $dff cell `$procdff$7738' with positive edge clock.
Creating register for signal `\reg_file.\$signal' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3432$361'.
  created $dff cell `$procdff$7739' with positive edge clock.
Creating register for signal `\reg_file.\$signal$72' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3430$359'.
  created $dff cell `$procdff$7740' with positive edge clock.
Creating register for signal `\reg_file.\$signal$71' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3428$357'.
  created $dff cell `$procdff$7741' with positive edge clock.
Creating register for signal `\reg_file.\$signal$70' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3426$355'.
  created $dff cell `$procdff$7742' with positive edge clock.
Creating register for signal `\reg_file.\$signal$69' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3424$353'.
  created $dff cell `$procdff$7743' with positive edge clock.
Creating register for signal `\reg_file.\$signal$68' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3422$351'.
  created $dff cell `$procdff$7744' with positive edge clock.
Creating register for signal `\reg_file.\$signal$67' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3420$349'.
  created $dff cell `$procdff$7745' with positive edge clock.
Creating register for signal `\reg_file.\$signal$66' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3418$347'.
  created $dff cell `$procdff$7746' with positive edge clock.
Creating register for signal `\reg_file.\$signal$65' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3416$345'.
  created $dff cell `$procdff$7747' with positive edge clock.
Creating register for signal `\reg_file.\$signal$64' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3414$343'.
  created $dff cell `$procdff$7748' with positive edge clock.
Creating register for signal `\reg_file.\$signal$63' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3412$341'.
  created $dff cell `$procdff$7749' with positive edge clock.
Creating register for signal `\reg_file.\$signal$62' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3410$339'.
  created $dff cell `$procdff$7750' with positive edge clock.
Creating register for signal `\reg_file.\$signal$61' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3408$337'.
  created $dff cell `$procdff$7751' with positive edge clock.
Creating register for signal `\reg_file.\$signal$60' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3406$335'.
  created $dff cell `$procdff$7752' with positive edge clock.
Creating register for signal `\reg_file.\$signal$59' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3404$333'.
  created $dff cell `$procdff$7753' with positive edge clock.
Creating register for signal `\reg_file.\$signal$58' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3402$331'.
  created $dff cell `$procdff$7754' with positive edge clock.
Creating register for signal `\reg_file.\$signal$57' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3400$329'.
  created $dff cell `$procdff$7755' with positive edge clock.
Creating register for signal `\reg_file.\$signal$56' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3398$327'.
  created $dff cell `$procdff$7756' with positive edge clock.
Creating register for signal `\reg_file.\$signal$55' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3396$325'.
  created $dff cell `$procdff$7757' with positive edge clock.
Creating register for signal `\reg_file.\$signal$54' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3394$323'.
  created $dff cell `$procdff$7758' with positive edge clock.
Creating register for signal `\reg_file.\$signal$53' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3392$321'.
  created $dff cell `$procdff$7759' with positive edge clock.
Creating register for signal `\reg_file.\$signal$52' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3390$319'.
  created $dff cell `$procdff$7760' with positive edge clock.
Creating register for signal `\reg_file.\$signal$51' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3388$317'.
  created $dff cell `$procdff$7761' with positive edge clock.
Creating register for signal `\reg_file.\$signal$50' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3386$315'.
  created $dff cell `$procdff$7762' with positive edge clock.
Creating register for signal `\reg_file.\$signal$49' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3384$313'.
  created $dff cell `$procdff$7763' with positive edge clock.
Creating register for signal `\reg_file.\$signal$48' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3382$311'.
  created $dff cell `$procdff$7764' with positive edge clock.
Creating register for signal `\reg_file.\$signal$47' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3380$309'.
  created $dff cell `$procdff$7765' with positive edge clock.
Creating register for signal `\reg_file.\$signal$46' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3378$307'.
  created $dff cell `$procdff$7766' with positive edge clock.
Creating register for signal `\reg_file.\$signal$45' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3376$305'.
  created $dff cell `$procdff$7767' with positive edge clock.
Creating register for signal `\reg_file.\$signal$44' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3374$303'.
  created $dff cell `$procdff$7768' with positive edge clock.
Creating register for signal `\reg_file.\$signal$43' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3372$301'.
  created $dff cell `$procdff$7769' with positive edge clock.
Creating register for signal `\reg_file.\$signal$32' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3370$299'.
  created $dff cell `$procdff$7770' with positive edge clock.
Creating register for signal `\reg_file.\$signal$31' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3368$297'.
  created $dff cell `$procdff$7771' with positive edge clock.
Creating register for signal `\reg_file.\$signal$30' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3366$295'.
  created $dff cell `$procdff$7772' with positive edge clock.
Creating register for signal `\reg_file.\$signal$29' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3364$293'.
  created $dff cell `$procdff$7773' with positive edge clock.
Creating register for signal `\reg_file.\$signal$28' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3362$291'.
  created $dff cell `$procdff$7774' with positive edge clock.
Creating register for signal `\reg_file.\$signal$27' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3360$289'.
  created $dff cell `$procdff$7775' with positive edge clock.
Creating register for signal `\reg_file.\$signal$26' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3358$287'.
  created $dff cell `$procdff$7776' with positive edge clock.
Creating register for signal `\reg_file.\$signal$25' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3356$285'.
  created $dff cell `$procdff$7777' with positive edge clock.
Creating register for signal `\reg_file.\$signal$24' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3354$283'.
  created $dff cell `$procdff$7778' with positive edge clock.
Creating register for signal `\reg_file.\$signal$23' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3352$281'.
  created $dff cell `$procdff$7779' with positive edge clock.
Creating register for signal `\reg_file.\$signal$22' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3350$279'.
  created $dff cell `$procdff$7780' with positive edge clock.
Creating register for signal `\reg_file.\$signal$21' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3348$277'.
  created $dff cell `$procdff$7781' with positive edge clock.
Creating register for signal `\reg_file.\$signal$20' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3346$275'.
  created $dff cell `$procdff$7782' with positive edge clock.
Creating register for signal `\reg_file.\$signal$19' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3344$273'.
  created $dff cell `$procdff$7783' with positive edge clock.
Creating register for signal `\reg_file.\$signal$18' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3342$271'.
  created $dff cell `$procdff$7784' with positive edge clock.
Creating register for signal `\reg_file.\$signal$17' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3340$269'.
  created $dff cell `$procdff$7785' with positive edge clock.
Creating register for signal `\reg_file.\$signal$16' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3338$267'.
  created $dff cell `$procdff$7786' with positive edge clock.
Creating register for signal `\reg_file.\$signal$15' using process `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3336$265'.
  created $dff cell `$procdff$7787' with positive edge clock.
Creating register for signal `\pc_controller.\pc' using process `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2953$256'.
  created $dff cell `$procdff$7788' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\web_out' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2400$192'.
  created $dff cell `$procdff$7789' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\csb_out' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2398$191'.
  created $dff cell `$procdff$7790' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s2_out' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2396$190'.
  created $dff cell `$procdff$7791' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\s1_out' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2394$189'.
  created $dff cell `$procdff$7792' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_data_in' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2392$188'.
  created $dff cell `$procdff$7793' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_addr_in' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2390$187'.
  created $dff cell `$procdff$7794' with positive edge clock.
Creating register for signal `\M2_WB_pipeline.\reg_file_write_out' using process `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2388$186'.
  created $dff cell `$procdff$7795' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\web_out' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2256$155'.
  created $dff cell `$procdff$7796' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\csb_out' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2254$154'.
  created $dff cell `$procdff$7797' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s2_out' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2252$153'.
  created $dff cell `$procdff$7798' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\s1_out' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2250$152'.
  created $dff cell `$procdff$7799' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_data_in' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2248$151'.
  created $dff cell `$procdff$7800' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_addr_in' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2246$150'.
  created $dff cell `$procdff$7801' with positive edge clock.
Creating register for signal `\M1_M2_pipeline.\reg_file_write_out' using process `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2244$149'.
  created $dff cell `$procdff$7802' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\inst_prev' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1985$100'.
  created $dff cell `$procdff$7803' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next3' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1983$99'.
  created $dff cell `$procdff$7804' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next2' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1981$98'.
  created $dff cell `$procdff$7805' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\stall_next' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1979$97'.
  created $dff cell `$procdff$7806' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next3' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1977$96'.
  created $dff cell `$procdff$7807' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next3' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1975$95'.
  created $dff cell `$procdff$7808' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next2' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1973$94'.
  created $dff cell `$procdff$7809' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next2' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1971$93'.
  created $dff cell `$procdff$7810' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\jump_next' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1969$92'.
  created $dff cell `$procdff$7811' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\branch_next' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1967$91'.
  created $dff cell `$procdff$7812' with positive edge clock.
Creating register for signal `\IF_ID_pipeline.\buffer' using process `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1965$90'.
  created $dff cell `$procdff$7813' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7242$1214'.
Removing empty process `wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7235$1213'.
Found and cleaned up 1 empty switch in `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7221$1211'.
Removing empty process `wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7221$1211'.
Found and cleaned up 7 empty switches in `\wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
Removing empty process `wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7088$1201'.
Removing empty process `wrapper.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7060$1197'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6930$1196'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6995$1194'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6984$1192'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6984$1192'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6969$1184'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6969$1184'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6958$1181'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6958$1181'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6946$1175'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6946$1175'.
Found and cleaned up 3 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6931$1170'.
Found and cleaned up 1 empty switch in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6914$1165'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6914$1165'.
Found and cleaned up 2 empty switches in `\uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6895$1156'.
Removing empty process `uart_rx.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6895$1156'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4209$1148'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6327$1147'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6327$1147'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6313$1146'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6313$1146'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6299$1145'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6299$1145'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6285$1144'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6285$1144'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6271$1143'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6271$1143'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6257$1142'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6257$1142'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6243$1141'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6243$1141'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6229$1140'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6229$1140'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6215$1139'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6215$1139'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6201$1138'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6201$1138'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6187$1137'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6187$1137'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6155$1136'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6155$1136'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6141$1135'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6141$1135'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6127$1134'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6127$1134'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6113$1133'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6113$1133'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6099$1132'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6099$1132'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6085$1131'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6085$1131'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6071$1130'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6071$1130'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6057$1129'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6057$1129'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6043$1128'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6043$1128'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6029$1127'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6029$1127'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6015$1126'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6015$1126'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5983$1125'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5983$1125'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5969$1124'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5969$1124'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5955$1123'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5955$1123'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5941$1122'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5941$1122'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5927$1121'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5927$1121'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5913$1120'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5913$1120'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5899$1119'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5899$1119'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5885$1118'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5885$1118'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5871$1117'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5871$1117'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5857$1116'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5857$1116'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5843$1115'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5843$1115'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5811$1114'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5811$1114'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5797$1113'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5797$1113'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5783$1112'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5783$1112'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5769$1111'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5769$1111'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5755$1110'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5755$1110'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5741$1109'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5741$1109'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5727$1108'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5727$1108'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5713$1107'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5713$1107'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5699$1106'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5699$1106'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5685$1105'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5685$1105'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5671$1104'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5671$1104'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5639$1103'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5639$1103'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5625$1102'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5625$1102'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5611$1101'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5611$1101'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5597$1100'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5597$1100'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5583$1099'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5583$1099'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5569$1098'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5569$1098'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5555$1097'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5555$1097'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5541$1096'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5541$1096'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5527$1095'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5527$1095'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5513$1094'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5513$1094'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5499$1093'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5499$1093'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5467$1092'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5467$1092'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5453$1091'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5453$1091'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5439$1090'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5439$1090'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5425$1089'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5425$1089'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5411$1088'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5411$1088'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5397$1087'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5397$1087'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5383$1086'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5383$1086'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5369$1085'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5369$1085'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5355$1084'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5355$1084'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5341$1083'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5341$1083'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5327$1082'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5327$1082'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5295$1081'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5295$1081'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5281$1080'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5281$1080'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5267$1079'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5267$1079'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5253$1078'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5253$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5239$1077'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5239$1077'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5225$1076'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5225$1076'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5211$1075'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5211$1075'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5197$1074'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5197$1074'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5183$1073'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5183$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5169$1072'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5169$1072'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5155$1071'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5155$1071'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5123$1070'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5123$1070'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5109$1069'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5109$1069'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5095$1068'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5095$1068'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5081$1067'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5081$1067'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5067$1066'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5067$1066'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5053$1065'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5053$1065'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5039$1064'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5039$1064'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5025$1063'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5025$1063'.
Found and cleaned up 2 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5002$1062'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:5002$1062'.
Found and cleaned up 2 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4979$1061'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4979$1061'.
Found and cleaned up 2 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4956$1060'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4956$1060'.
Found and cleaned up 3 empty switches in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4924$1059'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4924$1059'.
Found and cleaned up 1 empty switch in `\top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4911$1058'.
Removing empty process `top.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4911$1058'.
Removing empty process `stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4120$1053'.
Found and cleaned up 4 empty switches in `\stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4159$1052'.
Removing empty process `stall_unit.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4159$1052'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3280$1044'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3276$1042'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3272$1040'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3268$1038'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3264$1036'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3260$1034'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3256$1032'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3252$1030'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3248$1028'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3244$1026'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3240$1024'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3236$1022'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3232$1020'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3228$1018'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3224$1016'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3220$1014'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3216$1012'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3212$1010'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3208$1008'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3204$1006'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3200$1004'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3196$1002'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3192$1000'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3188$998'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3184$996'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3180$994'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3176$992'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3172$990'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3168$988'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3164$986'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3160$984'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3156$982'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3152$980'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3148$978'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3144$976'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3140$974'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3136$972'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3132$970'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3128$968'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3124$966'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3120$964'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3116$962'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3112$960'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3108$958'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3104$956'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3100$954'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3096$952'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3092$950'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3088$948'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3084$946'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3080$944'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3076$942'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3072$940'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3068$938'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3064$936'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3060$934'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3056$932'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3052$930'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3048$928'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3044$926'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3040$924'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3036$922'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3032$920'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3030$918'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3005$916'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4037$915'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3966$914'.
Found and cleaned up 9 empty switches in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3703$655'.
Found and cleaned up 8 empty switches in `\reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3468$397'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3466$395'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3464$393'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3462$391'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3460$389'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3458$387'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3456$385'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3454$383'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3452$381'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3450$379'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3448$377'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3446$375'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3444$373'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3442$371'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3440$369'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3434$363'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3432$361'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3430$359'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3428$357'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3426$355'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3424$353'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3422$351'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3420$349'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3418$347'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3416$345'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3414$343'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3412$341'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3410$339'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3408$337'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3406$335'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3404$333'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3402$331'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3400$329'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3398$327'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3396$325'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3394$323'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3392$321'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3390$319'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3388$317'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3386$315'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3384$313'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3382$311'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3380$309'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3378$307'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3376$305'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3374$303'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3372$301'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3370$299'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3368$297'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3366$295'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3364$293'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3362$291'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3360$289'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3358$287'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3356$285'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3354$283'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3352$281'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3350$279'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3348$277'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3346$275'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3344$273'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3342$271'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3340$269'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3338$267'.
Removing empty process `reg_file.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3336$265'.
Removing empty process `pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2930$264'.
Removing empty process `pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2881$262'.
Found and cleaned up 3 empty switches in `\pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257'.
Removing empty process `pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2955$257'.
Removing empty process `pc_controller.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2953$256'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2587$249'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2850$248'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2850$248'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2837$247'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2837$247'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2824$246'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2824$246'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2811$245'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2811$245'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2798$244'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2798$244'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2785$243'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2785$243'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2772$242'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2772$242'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2759$241'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2759$241'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2746$240'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2746$240'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2733$239'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2733$239'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2720$238'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2720$238'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2707$237'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2707$237'.
Found and cleaned up 1 empty switch in `\id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2694$236'.
Removing empty process `id_mux.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2694$236'.
Removing empty process `forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2470$234'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2556$233'.
Removing empty process `forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2556$233'.
Found and cleaned up 2 empty switches in `\forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2534$232'.
Removing empty process `forwarding_alu.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2534$232'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2385$222'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2377$221'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2370$220'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2360$219'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2352$218'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2347$217'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2336$216'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2327$214'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2456$211'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2447$208'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2438$205'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2429$202'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2420$199'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2411$196'.
Found and cleaned up 1 empty switch in `\M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2402$193'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2400$192'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2398$191'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2396$190'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2394$189'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2392$188'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2390$187'.
Removing empty process `M2_WB_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2388$186'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2241$185'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2233$184'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2225$183'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2214$182'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2206$181'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2202$180'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2192$179'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2183$177'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2312$174'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2303$171'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2294$168'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2285$165'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2276$162'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2267$159'.
Found and cleaned up 1 empty switch in `\M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2258$156'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2256$155'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2254$154'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2252$153'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2250$152'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2248$151'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2246$150'.
Removing empty process `M1_M2_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2244$149'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1962$148'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1958$147'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1954$146'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1944$145'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1940$144'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1936$143'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1929$142'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1917$141'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1913$140'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1909$139'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1905$138'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1861$136'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2151$133'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2142$130'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2133$127'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2124$124'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2115$121'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2106$118'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2097$115'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2088$112'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2051$111'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2051$111'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2014$110'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2014$110'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2005$107'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1996$104'.
Found and cleaned up 1 empty switch in `\IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1987$101'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1985$100'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1983$99'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1981$98'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1979$97'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1977$96'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1975$95'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1973$94'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1971$93'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1969$92'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1967$91'.
Removing empty process `IF_ID_pipeline.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1965$90'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1076$88'.
Found and cleaned up 6 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1690$87'.
Found and cleaned up 3 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1668$86'.
Found and cleaned up 6 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1628$85'.
Found and cleaned up 8 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1576$84'.
Found and cleaned up 1 empty switch in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1566$83'.
Found and cleaned up 2 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1550$82'.
Found and cleaned up 13 empty switches in `\ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81'.
Removing empty process `ID.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1455$81'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6$49'.
Found and cleaned up 14 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:894$48'.
Found and cleaned up 13 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:811$47'.
Found and cleaned up 13 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:728$46'.
Found and cleaned up 6 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:688$45'.
Found and cleaned up 2 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:673$44'.
Found and cleaned up 2 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:658$43'.
Found and cleaned up 25 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:503$42'.
Found and cleaned up 13 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:420$41'.
Found and cleaned up 11 empty switches in `\ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40'.
Removing empty process `ALU.$proc$1_processor_IoUpdtd_AsicTypeSynth_ready.v:352$40'.
Cleaned up 344 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
<suppressed ~76 debug messages>
Optimizing module uart_rx.
<suppressed ~21 debug messages>
Optimizing module top.
<suppressed ~111 debug messages>
Optimizing module stall_unit.
Optimizing module reg_file.
<suppressed ~11 debug messages>
Optimizing module pc_controller.
<suppressed ~2 debug messages>
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module ALU.
<suppressed ~7 debug messages>

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper.
Optimizing module uart_rx.
Optimizing module top.
Optimizing module stall_unit.
Optimizing module reg_file.
Optimizing module pc_controller.
Optimizing module id_mux.
Optimizing module forwarding_alu.
Optimizing module M2_WB_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module IF_ID_pipeline.
Optimizing module ID.
Optimizing module ALU.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \ALU..
Removed 590 unused cells and 3598 unused wires.
<suppressed ~686 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module ID...
Checking module IF_ID_pipeline...
Checking module M1_M2_pipeline...
Checking module M2_WB_pipeline...
Checking module forwarding_alu...
Checking module id_mux...
Checking module pc_controller...
Checking module reg_file...
Checking module stall_unit...
Checking module top...
Checking module uart_rx...
Checking module wrapper...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
<suppressed ~192 debug messages>
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~33 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 76 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7233.
    dead port 2/2 on $mux $procmux$7239.
    dead port 2/2 on $mux $procmux$7245.
    dead port 2/2 on $mux $procmux$7251.
    dead port 2/2 on $mux $procmux$7257.
    dead port 2/2 on $mux $procmux$7263.
    dead port 2/2 on $mux $procmux$7269.
    dead port 2/2 on $mux $procmux$7281.
    dead port 2/2 on $mux $procmux$7298.
    dead port 2/2 on $mux $procmux$7304.
    dead port 2/2 on $mux $procmux$7310.
    dead port 2/2 on $mux $procmux$7316.
    dead port 2/2 on $mux $procmux$7322.
    dead port 2/2 on $mux $procmux$7328.
    dead port 2/2 on $mux $procmux$7334.
    dead port 2/2 on $mux $procmux$7358.
    dead port 2/2 on $mux $procmux$7364.
    dead port 2/2 on $mux $procmux$7370.
    dead port 2/2 on $mux $procmux$7376.
    dead port 2/2 on $mux $procmux$7382.
    dead port 2/2 on $mux $procmux$7388.
    dead port 2/2 on $mux $procmux$7394.
    dead port 2/2 on $mux $procmux$7436.
    dead port 2/2 on $mux $procmux$7454.
    dead port 2/2 on $mux $procmux$7460.
    dead port 2/2 on $mux $procmux$7466.
    dead port 2/2 on $mux $procmux$7472.
    dead port 2/2 on $mux $procmux$7478.
    dead port 2/2 on $mux $procmux$7484.
    dead port 2/2 on $mux $procmux$7490.
    dead port 2/2 on $mux $procmux$7500.
    dead port 2/2 on $mux $procmux$7502.
    dead port 2/2 on $mux $procmux$7508.
    dead port 2/2 on $mux $procmux$7515.
    dead port 2/2 on $mux $procmux$7517.
    dead port 2/2 on $mux $procmux$7523.
    dead port 2/2 on $mux $procmux$7532.
    dead port 2/2 on $mux $procmux$7541.
    dead port 2/2 on $mux $procmux$7550.
    dead port 2/2 on $mux $procmux$7559.
    dead port 2/2 on $mux $procmux$7565.
    dead port 2/2 on $mux $procmux$7572.
    dead port 2/2 on $mux $procmux$7574.
    dead port 2/2 on $mux $procmux$7580.
    dead port 2/2 on $mux $procmux$7586.
    dead port 2/2 on $mux $procmux$7595.
    dead port 2/2 on $mux $procmux$7601.
    dead port 2/2 on $mux $procmux$7607.
    dead port 2/2 on $mux $procmux$7613.
    dead port 2/2 on $mux $procmux$7619.
    dead port 2/2 on $mux $procmux$7625.
    dead port 2/2 on $mux $procmux$7631.
    dead port 2/2 on $mux $procmux$7658.
    dead port 2/2 on $mux $procmux$7660.
    dead port 2/2 on $mux $procmux$7666.
    dead port 2/2 on $mux $procmux$7673.
    dead port 2/2 on $mux $procmux$7675.
    dead port 2/2 on $mux $procmux$7681.
    dead port 2/2 on $mux $procmux$7696.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$7174: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7180: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7189: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7189: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7198: { 20'00000000000000000000 \instruction [31:20] } -> { 21'000000000000000000000 \instruction [30:20] }
      Replacing known input bits on port B of cell $procmux$7198: { 20'11111111111111111111 \instruction [31:20] } -> { 21'111111111111111111111 \instruction [30:20] }
      Replacing known input bits on port A of cell $procmux$7207: { 19'0000000000000000000 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port B of cell $procmux$7207: { 19'1111111111111111111 \instruction [31] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 } -> { 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
      Replacing known input bits on port A of cell $procmux$7216: { 20'00000000000000000000 \instruction [31:25] \instruction [11:7] } -> { 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }
      Replacing known input bits on port B of cell $procmux$7216: { 20'11111111111111111111 \instruction [31:25] \instruction [11:7] } -> { 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7176.
    dead port 1/2 on $mux $procmux$7180.
    dead port 2/2 on $mux $procmux$7182.
    dead port 2/2 on $mux $procmux$7191.
    dead port 2/2 on $mux $procmux$7200.
    dead port 2/2 on $mux $procmux$7209.
    dead port 2/2 on $mux $procmux$7218.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7067.
    dead port 1/2 on $mux $procmux$7069.
    dead port 1/2 on $mux $procmux$7073.
    dead port 1/2 on $mux $procmux$7075.
    dead port 1/2 on $mux $procmux$7079.
    dead port 1/2 on $mux $procmux$7081.
    dead port 1/2 on $mux $procmux$7083.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6968.
    dead port 2/2 on $mux $procmux$6977.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6920.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2428.
    dead port 2/2 on $mux $procmux$2430.
    dead port 2/2 on $mux $procmux$2438.
    dead port 2/2 on $mux $procmux$2440.
    dead port 2/2 on $mux $procmux$2478.
    dead port 2/2 on $mux $procmux$2480.
    dead port 2/2 on $mux $procmux$2489.
    dead port 2/2 on $mux $procmux$2491.
    dead port 2/2 on $mux $procmux$2501.
    dead port 2/2 on $mux $procmux$2503.
    dead port 2/2 on $mux $procmux$2514.
    dead port 2/2 on $mux $procmux$2516.
    dead port 2/2 on $mux $procmux$2528.
    dead port 2/2 on $mux $procmux$2530.
    dead port 2/2 on $mux $procmux$2543.
    dead port 2/2 on $mux $procmux$2545.
    dead port 2/2 on $mux $procmux$2559.
    dead port 2/2 on $mux $procmux$2561.
    dead port 2/2 on $mux $procmux$2576.
    dead port 2/2 on $mux $procmux$2578.
    dead port 2/2 on $mux $procmux$2594.
    dead port 2/2 on $mux $procmux$2596.
    dead port 2/2 on $mux $procmux$2613.
    dead port 2/2 on $mux $procmux$2615.
    dead port 2/2 on $mux $procmux$2633.
    dead port 2/2 on $mux $procmux$2635.
    dead port 2/2 on $mux $procmux$2654.
    dead port 2/2 on $mux $procmux$2656.
    dead port 2/2 on $mux $procmux$2676.
    dead port 2/2 on $mux $procmux$2678.
    dead port 2/2 on $mux $procmux$2699.
    dead port 2/2 on $mux $procmux$2701.
    dead port 2/2 on $mux $procmux$2723.
    dead port 2/2 on $mux $procmux$2725.
    dead port 2/2 on $mux $procmux$2748.
    dead port 2/2 on $mux $procmux$2750.
    dead port 2/2 on $mux $procmux$2774.
    dead port 2/2 on $mux $procmux$2776.
    dead port 2/2 on $mux $procmux$2801.
    dead port 2/2 on $mux $procmux$2803.
    dead port 2/2 on $mux $procmux$2829.
    dead port 2/2 on $mux $procmux$2831.
    dead port 2/2 on $mux $procmux$2858.
    dead port 2/2 on $mux $procmux$2860.
    dead port 2/2 on $mux $procmux$2888.
    dead port 2/2 on $mux $procmux$2890.
    dead port 2/2 on $mux $procmux$2919.
    dead port 2/2 on $mux $procmux$2921.
    dead port 2/2 on $mux $procmux$2951.
    dead port 2/2 on $mux $procmux$2953.
    dead port 2/2 on $mux $procmux$2984.
    dead port 2/2 on $mux $procmux$2986.
    dead port 2/2 on $mux $procmux$3018.
    dead port 2/2 on $mux $procmux$3020.
    dead port 2/2 on $mux $procmux$3053.
    dead port 2/2 on $mux $procmux$3055.
    dead port 2/2 on $mux $procmux$3089.
    dead port 2/2 on $mux $procmux$3091.
    dead port 2/2 on $mux $procmux$3126.
    dead port 2/2 on $mux $procmux$3128.
    dead port 2/2 on $mux $procmux$3164.
    dead port 2/2 on $mux $procmux$3166.
    dead port 2/2 on $mux $procmux$3203.
    dead port 2/2 on $mux $procmux$3205.
    dead port 2/2 on $mux $procmux$3211.
    dead port 2/2 on $mux $procmux$3217.
    dead port 2/2 on $mux $procmux$3223.
    dead port 2/2 on $mux $procmux$3229.
    dead port 2/2 on $mux $procmux$3235.
    dead port 2/2 on $mux $procmux$3241.
    dead port 2/2 on $mux $procmux$3247.
    dead port 2/2 on $mux $procmux$3253.
    dead port 2/2 on $mux $procmux$3259.
    dead port 2/2 on $mux $procmux$3265.
    dead port 2/2 on $mux $procmux$3271.
    dead port 2/2 on $mux $procmux$3277.
    dead port 2/2 on $mux $procmux$3283.
    dead port 2/2 on $mux $procmux$3289.
    dead port 2/2 on $mux $procmux$3295.
    dead port 2/2 on $mux $procmux$3301.
    dead port 2/2 on $mux $procmux$3307.
    dead port 2/2 on $mux $procmux$3313.
    dead port 2/2 on $mux $procmux$3319.
    dead port 2/2 on $mux $procmux$3325.
    dead port 2/2 on $mux $procmux$3331.
    dead port 2/2 on $mux $procmux$3337.
    dead port 2/2 on $mux $procmux$3343.
    dead port 2/2 on $mux $procmux$3349.
    dead port 2/2 on $mux $procmux$3355.
    dead port 2/2 on $mux $procmux$3361.
    dead port 2/2 on $mux $procmux$3367.
    dead port 2/2 on $mux $procmux$3373.
    dead port 2/2 on $mux $procmux$3379.
    dead port 2/2 on $mux $procmux$3385.
    dead port 2/2 on $mux $procmux$3391.
    dead port 2/2 on $mux $procmux$3397.
    dead port 2/2 on $mux $procmux$3531.
    dead port 2/2 on $mux $procmux$3533.
    dead port 2/2 on $mux $procmux$3541.
    dead port 2/2 on $mux $procmux$3543.
    dead port 2/2 on $mux $procmux$3581.
    dead port 2/2 on $mux $procmux$3583.
    dead port 2/2 on $mux $procmux$3592.
    dead port 2/2 on $mux $procmux$3594.
    dead port 2/2 on $mux $procmux$3604.
    dead port 2/2 on $mux $procmux$3606.
    dead port 2/2 on $mux $procmux$3617.
    dead port 2/2 on $mux $procmux$3619.
    dead port 2/2 on $mux $procmux$3631.
    dead port 2/2 on $mux $procmux$3633.
    dead port 2/2 on $mux $procmux$3646.
    dead port 2/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3662.
    dead port 2/2 on $mux $procmux$3664.
    dead port 2/2 on $mux $procmux$3679.
    dead port 2/2 on $mux $procmux$3681.
    dead port 2/2 on $mux $procmux$3697.
    dead port 2/2 on $mux $procmux$3699.
    dead port 2/2 on $mux $procmux$3716.
    dead port 2/2 on $mux $procmux$3718.
    dead port 2/2 on $mux $procmux$3736.
    dead port 2/2 on $mux $procmux$3738.
    dead port 2/2 on $mux $procmux$3757.
    dead port 2/2 on $mux $procmux$3759.
    dead port 2/2 on $mux $procmux$3779.
    dead port 2/2 on $mux $procmux$3781.
    dead port 2/2 on $mux $procmux$3802.
    dead port 2/2 on $mux $procmux$3804.
    dead port 2/2 on $mux $procmux$3826.
    dead port 2/2 on $mux $procmux$3828.
    dead port 2/2 on $mux $procmux$3851.
    dead port 2/2 on $mux $procmux$3853.
    dead port 2/2 on $mux $procmux$3877.
    dead port 2/2 on $mux $procmux$3879.
    dead port 2/2 on $mux $procmux$3904.
    dead port 2/2 on $mux $procmux$3906.
    dead port 2/2 on $mux $procmux$3932.
    dead port 2/2 on $mux $procmux$3934.
    dead port 2/2 on $mux $procmux$3961.
    dead port 2/2 on $mux $procmux$3963.
    dead port 2/2 on $mux $procmux$3991.
    dead port 2/2 on $mux $procmux$3993.
    dead port 2/2 on $mux $procmux$4022.
    dead port 2/2 on $mux $procmux$4024.
    dead port 2/2 on $mux $procmux$4054.
    dead port 2/2 on $mux $procmux$4056.
    dead port 2/2 on $mux $procmux$4087.
    dead port 2/2 on $mux $procmux$4089.
    dead port 2/2 on $mux $procmux$4121.
    dead port 2/2 on $mux $procmux$4123.
    dead port 2/2 on $mux $procmux$4156.
    dead port 2/2 on $mux $procmux$4158.
    dead port 2/2 on $mux $procmux$4192.
    dead port 2/2 on $mux $procmux$4194.
    dead port 2/2 on $mux $procmux$4229.
    dead port 2/2 on $mux $procmux$4231.
    dead port 2/2 on $mux $procmux$4267.
    dead port 2/2 on $mux $procmux$4269.
    dead port 2/2 on $mux $procmux$4306.
    dead port 2/2 on $mux $procmux$4308.
    dead port 2/2 on $mux $procmux$4314.
    dead port 2/2 on $mux $procmux$4320.
    dead port 2/2 on $mux $procmux$4326.
    dead port 2/2 on $mux $procmux$4332.
    dead port 2/2 on $mux $procmux$4338.
    dead port 2/2 on $mux $procmux$4344.
    dead port 2/2 on $mux $procmux$4350.
    dead port 2/2 on $mux $procmux$4356.
    dead port 2/2 on $mux $procmux$4362.
    dead port 2/2 on $mux $procmux$4368.
    dead port 2/2 on $mux $procmux$4374.
    dead port 2/2 on $mux $procmux$4380.
    dead port 2/2 on $mux $procmux$4386.
    dead port 2/2 on $mux $procmux$4392.
    dead port 2/2 on $mux $procmux$4398.
    dead port 2/2 on $mux $procmux$4404.
    dead port 2/2 on $mux $procmux$4410.
    dead port 2/2 on $mux $procmux$4416.
    dead port 2/2 on $mux $procmux$4422.
    dead port 2/2 on $mux $procmux$4428.
    dead port 2/2 on $mux $procmux$4434.
    dead port 2/2 on $mux $procmux$4440.
    dead port 2/2 on $mux $procmux$4446.
    dead port 2/2 on $mux $procmux$4452.
    dead port 2/2 on $mux $procmux$4458.
    dead port 2/2 on $mux $procmux$4464.
    dead port 2/2 on $mux $procmux$4470.
    dead port 2/2 on $mux $procmux$4476.
    dead port 2/2 on $mux $procmux$4482.
    dead port 2/2 on $mux $procmux$4488.
    dead port 2/2 on $mux $procmux$4494.
    dead port 2/2 on $mux $procmux$4500.
    dead port 2/2 on $mux $procmux$5042.
    dead port 2/2 on $mux $procmux$5044.
    dead port 2/2 on $mux $procmux$5573.
    dead port 2/2 on $mux $procmux$6145.
    dead port 2/2 on $mux $procmux$6147.
    dead port 2/2 on $mux $procmux$6676.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2201.
    dead port 1/2 on $mux $procmux$2203.
    dead port 2/2 on $mux $procmux$2205.
    dead port 2/2 on $mux $procmux$2213.
    dead port 2/2 on $mux $procmux$2215.
    dead port 2/2 on $mux $procmux$2223.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2095: \read_flag -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1777.
    dead port 2/2 on $mux $procmux$1780.
    dead port 2/2 on $mux $procmux$1786.
    dead port 2/2 on $mux $procmux$1825.
    dead port 2/2 on $mux $procmux$1828.
    dead port 2/2 on $mux $procmux$1834.
    dead port 2/2 on $mux $procmux$1873.
    dead port 2/2 on $mux $procmux$1876.
    dead port 2/2 on $mux $procmux$1882.
    dead port 2/2 on $mux $procmux$1909.
    dead port 2/2 on $mux $procmux$1912.
    dead port 2/2 on $mux $procmux$1921.
    dead port 2/2 on $mux $procmux$1924.
    dead port 2/2 on $mux $procmux$1930.
    dead port 2/2 on $mux $procmux$1969.
    dead port 2/2 on $mux $procmux$1972.
    dead port 2/2 on $mux $procmux$1978.
    dead port 2/2 on $mux $procmux$2017.
    dead port 2/2 on $mux $procmux$2020.
    dead port 2/2 on $mux $procmux$2026.
    dead port 2/2 on $mux $procmux$2065.
    dead port 2/2 on $mux $procmux$2068.
    dead port 2/2 on $mux $procmux$2074.
    dead port 2/2 on $mux $procmux$2113.
    dead port 2/2 on $mux $procmux$2116.
    dead port 2/2 on $mux $procmux$2122.
    dead port 2/2 on $mux $procmux$2152.
    dead port 2/2 on $mux $procmux$2161.
    dead port 2/2 on $mux $procmux$2170.
    dead port 2/2 on $mux $procmux$2179.
    dead port 2/2 on $mux $procmux$2182.
    dead port 2/2 on $mux $procmux$2188.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$1600: \writing_inst_done -> 1'1
      Replacing known input bits on port A of cell $procmux$1550: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1497: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1416: \writing_inst_done -> 1'0
      Replacing known input bits on port B of cell $procmux$1317: \writing_inst_done -> 1'0
      Replacing known input bits on port A of cell $procmux$1221: \writing_inst_done -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1224.
    dead port 1/2 on $mux $procmux$1227.
    dead port 1/2 on $mux $procmux$1230.
    dead port 2/2 on $mux $procmux$1232.
    dead port 1/2 on $mux $procmux$1234.
    dead port 2/2 on $mux $procmux$1237.
    dead port 1/2 on $mux $procmux$1245.
    dead port 1/2 on $mux $procmux$1248.
    dead port 1/2 on $mux $procmux$1251.
    dead port 2/2 on $mux $procmux$1253.
    dead port 1/2 on $mux $procmux$1255.
    dead port 2/2 on $mux $procmux$1258.
    dead port 1/2 on $mux $procmux$1266.
    dead port 1/2 on $mux $procmux$1269.
    dead port 2/2 on $mux $procmux$1271.
    dead port 1/2 on $mux $procmux$1273.
    dead port 2/2 on $mux $procmux$1276.
    dead port 1/2 on $mux $procmux$1284.
    dead port 1/2 on $mux $procmux$1287.
    dead port 2/2 on $mux $procmux$1289.
    dead port 1/2 on $mux $procmux$1291.
    dead port 2/2 on $mux $procmux$1294.
    dead port 1/2 on $mux $procmux$1302.
    dead port 1/2 on $mux $procmux$1305.
    dead port 2/2 on $mux $procmux$1307.
    dead port 1/2 on $mux $procmux$1309.
    dead port 2/2 on $mux $procmux$1312.
    dead port 1/2 on $mux $procmux$1320.
    dead port 1/2 on $mux $procmux$1323.
    dead port 2/2 on $mux $procmux$1325.
    dead port 1/2 on $mux $procmux$1327.
    dead port 2/2 on $mux $procmux$1330.
    dead port 1/2 on $mux $procmux$1338.
    dead port 1/2 on $mux $procmux$1341.
    dead port 2/2 on $mux $procmux$1343.
    dead port 1/2 on $mux $procmux$1345.
    dead port 2/2 on $mux $procmux$1348.
    dead port 1/2 on $mux $procmux$1356.
    dead port 1/2 on $mux $procmux$1359.
    dead port 2/2 on $mux $procmux$1361.
    dead port 1/2 on $mux $procmux$1363.
    dead port 2/2 on $mux $procmux$1366.
    dead port 1/2 on $mux $procmux$1374.
    dead port 2/2 on $mux $procmux$1376.
    dead port 1/2 on $mux $procmux$1378.
    dead port 2/2 on $mux $procmux$1381.
    dead port 1/2 on $mux $procmux$1389.
    dead port 2/2 on $mux $procmux$1391.
    dead port 1/2 on $mux $procmux$1393.
    dead port 2/2 on $mux $procmux$1396.
    dead port 1/2 on $mux $procmux$1404.
    dead port 2/2 on $mux $procmux$1406.
    dead port 1/2 on $mux $procmux$1408.
    dead port 2/2 on $mux $procmux$1411.
    dead port 1/2 on $mux $procmux$1419.
    dead port 2/2 on $mux $procmux$1421.
    dead port 1/2 on $mux $procmux$1423.
    dead port 2/2 on $mux $procmux$1426.
    dead port 1/2 on $mux $procmux$1434.
    dead port 2/2 on $mux $procmux$1436.
    dead port 1/2 on $mux $procmux$1438.
    dead port 2/2 on $mux $procmux$1441.
    dead port 1/2 on $mux $procmux$1449.
    dead port 2/2 on $mux $procmux$1451.
    dead port 1/2 on $mux $procmux$1453.
    dead port 2/2 on $mux $procmux$1456.
    dead port 2/2 on $mux $procmux$1463.
    dead port 1/2 on $mux $procmux$1465.
    dead port 2/2 on $mux $procmux$1468.
    dead port 2/2 on $mux $procmux$1475.
    dead port 1/2 on $mux $procmux$1477.
    dead port 2/2 on $mux $procmux$1480.
    dead port 2/2 on $mux $procmux$1487.
    dead port 1/2 on $mux $procmux$1489.
    dead port 2/2 on $mux $procmux$1492.
    dead port 2/2 on $mux $procmux$1499.
    dead port 1/2 on $mux $procmux$1501.
    dead port 2/2 on $mux $procmux$1504.
    dead port 2/2 on $mux $procmux$1511.
    dead port 1/2 on $mux $procmux$1513.
    dead port 2/2 on $mux $procmux$1516.
    dead port 2/2 on $mux $procmux$1523.
    dead port 1/2 on $mux $procmux$1525.
    dead port 2/2 on $mux $procmux$1528.
    dead port 1/2 on $mux $procmux$1534.
    dead port 2/2 on $mux $procmux$1537.
    dead port 1/2 on $mux $procmux$1543.
    dead port 2/2 on $mux $procmux$1546.
    dead port 1/2 on $mux $procmux$1552.
    dead port 2/2 on $mux $procmux$1555.
    dead port 1/2 on $mux $procmux$1561.
    dead port 2/2 on $mux $procmux$1564.
    dead port 1/2 on $mux $procmux$1570.
    dead port 2/2 on $mux $procmux$1573.
    dead port 2/2 on $mux $procmux$1579.
    dead port 2/2 on $mux $procmux$1585.
    dead port 2/2 on $mux $procmux$1597.
    dead port 2/2 on $mux $procmux$1603.
    dead port 2/2 on $mux $procmux$1609.
    dead port 2/2 on $mux $procmux$1615.
Removed 412 multiplexer ports.
<suppressed ~248 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
    New ctrl vector for $pmux cell $procmux$2446: $auto$opt_reduce.cc:134:opt_pmux$7815
    New ctrl vector for $pmux cell $procmux$3549: $auto$opt_reduce.cc:134:opt_pmux$7817
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 9 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~15 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 37 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 11 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 12 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 13 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 14 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 15 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 16 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 17 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 18 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 19 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 20 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 21 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 22 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 23 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 24 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 25 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 26 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 27 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 28 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 29 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 30 on $procdff$7703 ($dff) from module wrapper.
Setting constant 0-bit at position 31 on $procdff$7703 ($dff) from module wrapper.

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 602 unused wires.
<suppressed ~105 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~229 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register uart_rx.fsm_state.

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\fsm_state' from module `\uart_rx'.
  found $dff cell for state register: $procdff$7717
  root of input selection tree: $0\fsm_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \resetn
  found state code: 3'000
  found ctrl input: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6893$1153_Y
  found ctrl input: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6936$1173_Y
  found ctrl input: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6974$1186_Y
  found ctrl input: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6934$1172_Y
  found ctrl input: \next_bit
  found state code: 3'011
  found ctrl input: \payload_done
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \rxd_reg
  found ctrl output: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6893$1153_Y
  found ctrl output: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6934$1172_Y
  found ctrl output: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6936$1173_Y
  found ctrl output: $ne$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6949$1177_Y
  found ctrl output: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6974$1186_Y
  ctrl inputs: { \payload_done \next_bit \rxd_reg \resetn }
  ctrl outputs: { $0\fsm_state[2:0] $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6974$1186_Y $ne$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6949$1177_Y $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6936$1173_Y $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6934$1172_Y $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6893$1153_Y }
  transition:      3'000 4'---0 ->      3'000 8'00001010
  transition:      3'000 4'--01 ->      3'001 8'00101010
  transition:      3'000 4'--11 ->      3'000 8'00001010
  transition:      3'010 4'---0 ->      3'000 8'00000100
  transition:      3'010 4'0--1 ->      3'010 8'01000100
  transition:      3'010 4'1--1 ->      3'011 8'01100100
  transition:      3'001 4'---0 ->      3'000 8'00011000
  transition:      3'001 4'-0-1 ->      3'001 8'00111000
  transition:      3'001 4'-1-1 ->      3'010 8'01011000
  transition:      3'011 4'---0 ->      3'000 8'00001001
  transition:      3'011 4'-0-1 ->      3'011 8'01101001
  transition:      3'011 4'-1-1 ->      3'000 8'00001001

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$7819' from module `\uart_rx'.

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\fsm_state$7819' from module `\uart_rx'.
  Removing unused output signal $0\fsm_state[2:0] [0].
  Removing unused output signal $0\fsm_state[2:0] [1].
  Removing unused output signal $0\fsm_state[2:0] [2].

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\fsm_state$7819' from module `\uart_rx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\fsm_state$7819' from module `uart_rx':
-------------------------------------

  Information on FSM $fsm$\fsm_state$7819 (\fsm_state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       4

  Input signals:
    0: \resetn
    1: \rxd_reg
    2: \next_bit
    3: \payload_done

  Output signals:
    0: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6893$1153_Y
    1: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6934$1172_Y
    2: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6936$1173_Y
    3: $ne$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6949$1177_Y
    4: $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6974$1186_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 5'01010
      1:     0 4'--11   ->     0 5'01010
      2:     0 4'--01   ->     2 5'01010
      3:     1 4'---0   ->     0 5'00100
      4:     1 4'0--1   ->     1 5'00100
      5:     1 4'1--1   ->     3 5'00100
      6:     2 4'---0   ->     0 5'11000
      7:     2 4'-1-1   ->     1 5'11000
      8:     2 4'-0-1   ->     2 5'11000
      9:     3 4'---0   ->     0 5'01001
     10:     3 4'-1-1   ->     0 5'01001
     11:     3 4'-0-1   ->     3 5'01001

-------------------------------------

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\fsm_state$7819' from module `\uart_rx'.

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~6 debug messages>
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~228 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$7813 ($dff) from module IF_ID_pipeline (D = \IF2_out, Q = \buffer, rval = 0).
Adding SRST signal on $procdff$7812 ($dff) from module IF_ID_pipeline (D = \branch, Q = \branch_next, rval = 1'0).
Adding SRST signal on $procdff$7811 ($dff) from module IF_ID_pipeline (D = \jump, Q = \jump_next, rval = 1'0).
Adding SRST signal on $procdff$7810 ($dff) from module IF_ID_pipeline (D = \branch_next, Q = \branch_next2, rval = 1'0).
Adding SRST signal on $procdff$7809 ($dff) from module IF_ID_pipeline (D = \jump_next, Q = \jump_next2, rval = 1'0).
Adding SRST signal on $procdff$7808 ($dff) from module IF_ID_pipeline (D = \branch_next2, Q = \branch_next3, rval = 1'0).
Adding SRST signal on $procdff$7807 ($dff) from module IF_ID_pipeline (D = \jump_next2, Q = \jump_next3, rval = 1'0).
Adding SRST signal on $procdff$7806 ($dff) from module IF_ID_pipeline (D = \stall, Q = \stall_next, rval = 1'0).
Adding SRST signal on $procdff$7805 ($dff) from module IF_ID_pipeline (D = \stall_next, Q = \stall_next2, rval = 1'0).
Adding SRST signal on $procdff$7804 ($dff) from module IF_ID_pipeline (D = \stall_next2, Q = \stall_next3, rval = 1'0).
Adding SRST signal on $procdff$7803 ($dff) from module IF_ID_pipeline (D = \inst_out, Q = \inst_prev, rval = 0).
Adding SRST signal on $procdff$7802 ($dff) from module M1_M2_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$7801 ($dff) from module M1_M2_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$7799 ($dff) from module M1_M2_pipeline (D = \s1_in, Q = \s1_out, rval = 5'00000).
Adding SRST signal on $procdff$7798 ($dff) from module M1_M2_pipeline (D = \s2_in, Q = \s2_out, rval = 5'00000).
Adding SRST signal on $procdff$7797 ($dff) from module M1_M2_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$7796 ($dff) from module M1_M2_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$7795 ($dff) from module M2_WB_pipeline (D = \reg_file_write_in, Q = \reg_file_write_out, rval = 1'0).
Adding SRST signal on $procdff$7794 ($dff) from module M2_WB_pipeline (D = \memory_reg_addr_out_out, Q = \reg_file_write_addr_in, rval = 5'00000).
Adding SRST signal on $procdff$7793 ($dff) from module M2_WB_pipeline (D = \memory_data_out_out, Q = \reg_file_write_data_in, rval = 0).
Adding SRST signal on $procdff$7790 ($dff) from module M2_WB_pipeline (D = \csb_in, Q = \csb_out, rval = 1'0).
Adding SRST signal on $procdff$7789 ($dff) from module M2_WB_pipeline (D = \web_in, Q = \web_out, rval = 1'0).
Adding SRST signal on $procdff$7788 ($dff) from module pc_controller (D = $2\pc$next[7:0]$260, Q = \pc, rval = 8'00000000).
Adding SRST signal on $procdff$7769 ($dff) from module reg_file (D = $6\$signal$43$next[31:0]$850, Q = \$signal$43, rval = 0).
Adding SRST signal on $procdff$7768 ($dff) from module reg_file (D = $4\$signal$44$next[31:0]$787, Q = \$signal$44, rval = 0).
Adding SRST signal on $procdff$7767 ($dff) from module reg_file (D = $6\$signal$45$next[31:0]$788, Q = \$signal$45, rval = 0).
Adding SRST signal on $procdff$7766 ($dff) from module reg_file (D = $4\$signal$46$next[31:0]$789, Q = \$signal$46, rval = 0).
Adding SRST signal on $procdff$7765 ($dff) from module reg_file (D = $4\$signal$47$next[31:0]$790, Q = \$signal$47, rval = 0).
Adding SRST signal on $procdff$7764 ($dff) from module reg_file (D = $4\$signal$48$next[31:0]$791, Q = \$signal$48, rval = 0).
Adding SRST signal on $procdff$7763 ($dff) from module reg_file (D = $4\$signal$49$next[31:0]$792, Q = \$signal$49, rval = 0).
Adding SRST signal on $procdff$7762 ($dff) from module reg_file (D = $4\$signal$50$next[31:0]$793, Q = \$signal$50, rval = 0).
Adding SRST signal on $procdff$7761 ($dff) from module reg_file (D = $4\$signal$51$next[31:0]$794, Q = \$signal$51, rval = 0).
Adding SRST signal on $procdff$7760 ($dff) from module reg_file (D = $4\$signal$52$next[31:0]$795, Q = \$signal$52, rval = 0).
Adding SRST signal on $procdff$7759 ($dff) from module reg_file (D = $4\$signal$53$next[31:0]$796, Q = \$signal$53, rval = 0).
Adding SRST signal on $procdff$7758 ($dff) from module reg_file (D = $4\$signal$54$next[31:0]$797, Q = \$signal$54, rval = 0).
Adding SRST signal on $procdff$7757 ($dff) from module reg_file (D = $4\$signal$55$next[31:0]$798, Q = \$signal$55, rval = 0).
Adding SRST signal on $procdff$7756 ($dff) from module reg_file (D = $4\$signal$56$next[31:0]$799, Q = \$signal$56, rval = 0).
Adding SRST signal on $procdff$7755 ($dff) from module reg_file (D = $4\$signal$57$next[31:0]$800, Q = \$signal$57, rval = 0).
Adding SRST signal on $procdff$7754 ($dff) from module reg_file (D = $4\$signal$58$next[31:0]$801, Q = \$signal$58, rval = 0).
Adding SRST signal on $procdff$7753 ($dff) from module reg_file (D = $4\$signal$59$next[31:0]$802, Q = \$signal$59, rval = 0).
Adding SRST signal on $procdff$7752 ($dff) from module reg_file (D = $4\$signal$60$next[31:0]$803, Q = \$signal$60, rval = 0).
Adding SRST signal on $procdff$7751 ($dff) from module reg_file (D = $4\$signal$61$next[31:0]$804, Q = \$signal$61, rval = 0).
Adding SRST signal on $procdff$7750 ($dff) from module reg_file (D = $4\$signal$62$next[31:0]$805, Q = \$signal$62, rval = 0).
Adding SRST signal on $procdff$7749 ($dff) from module reg_file (D = $4\$signal$63$next[31:0]$806, Q = \$signal$63, rval = 0).
Adding SRST signal on $procdff$7748 ($dff) from module reg_file (D = $4\$signal$64$next[31:0]$807, Q = \$signal$64, rval = 0).
Adding SRST signal on $procdff$7747 ($dff) from module reg_file (D = $4\$signal$65$next[31:0]$808, Q = \$signal$65, rval = 0).
Adding SRST signal on $procdff$7746 ($dff) from module reg_file (D = $4\$signal$66$next[31:0]$809, Q = \$signal$66, rval = 0).
Adding SRST signal on $procdff$7745 ($dff) from module reg_file (D = $4\$signal$67$next[31:0]$810, Q = \$signal$67, rval = 0).
Adding SRST signal on $procdff$7744 ($dff) from module reg_file (D = $4\$signal$68$next[31:0]$811, Q = \$signal$68, rval = 0).
Adding SRST signal on $procdff$7743 ($dff) from module reg_file (D = $4\$signal$69$next[31:0]$812, Q = \$signal$69, rval = 0).
Adding SRST signal on $procdff$7742 ($dff) from module reg_file (D = $4\$signal$70$next[31:0]$813, Q = \$signal$70, rval = 0).
Adding SRST signal on $procdff$7741 ($dff) from module reg_file (D = $4\$signal$71$next[31:0]$814, Q = \$signal$71, rval = 0).
Adding SRST signal on $procdff$7740 ($dff) from module reg_file (D = $4\$signal$72$next[31:0]$815, Q = \$signal$72, rval = 0).
Adding SRST signal on $procdff$7739 ($dff) from module reg_file (D = $4\$signal$next[31:0]$817, Q = \$signal, rval = 0).
Adding SRST signal on $procdff$7738 ($dff) from module reg_file (D = $4\$signal$73$next[31:0]$816, Q = \$signal$73, rval = 0).
Adding SRST signal on $procdff$7735 ($dff) from module reg_file (D = $5\$signal$3$next[0:0]$549, Q = \$signal$3, rval = 1'0).
Adding SRST signal on $procdff$7723 ($dff) from module uart_rx (D = $procmux$1768_Y, Q = \uart_rx_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7935 ($sdff) from module uart_rx (D = \recieved_data, Q = \uart_rx_data).
Adding SRST signal on $procdff$7721 ($dff) from module uart_rx (D = { $procmux$1745_Y $procmux$1736_Y $procmux$1727_Y $procmux$1718_Y $procmux$1709_Y $procmux$1700_Y $procmux$1682_Y $procmux$1691_Y }, Q = \recieved_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7937 ($sdff) from module uart_rx (D = { \bit_sample \recieved_data [7:1] }, Q = \recieved_data).
Adding SRST signal on $procdff$7720 ($dff) from module uart_rx (D = $procmux$1664_Y, Q = \bit_counter, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$7943 ($sdff) from module uart_rx (D = $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6952$1180_Y, Q = \bit_counter).
Adding SRST signal on $procdff$7719 ($dff) from module uart_rx (D = $procmux$1659_Y, Q = \bit_sample, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7949 ($sdff) from module uart_rx (D = \rxd_reg, Q = \bit_sample).
Adding SRST signal on $procdff$7718 ($dff) from module uart_rx (D = $procmux$1651_Y, Q = \cycle_counter, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:266:slice$7951 ($sdff) from module uart_rx (D = $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6977$1191_Y, Q = \cycle_counter).
Adding SRST signal on $procdff$7716 ($dff) from module uart_rx (D = $procmux$1638_Y, Q = \rxd_reg_0, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7957 ($sdff) from module uart_rx (D = \uart_rxd, Q = \rxd_reg_0).
Adding SRST signal on $procdff$7715 ($dff) from module uart_rx (D = $procmux$1643_Y, Q = \rxd_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7959 ($sdff) from module uart_rx (D = \rxd_reg_0, Q = \rxd_reg).
Adding SRST signal on $procdff$7713 ($dff) from module wrapper (D = $2\inst_byte_count[1:0], Q = \inst_byte_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$7961 ($sdff) from module wrapper (D = $4\inst_byte_count[1:0], Q = \inst_byte_count).
Adding SRST signal on $procdff$7712 ($dff) from module wrapper (D = $2\writing_inst_done[0:0], Q = \writing_inst_done, rval = 1'0).
Adding SRST signal on $procdff$7711 ($dff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$7968 ($sdff) from module wrapper (D = $2\write_inst_count[7:0], Q = \write_inst_count).
Adding EN signal on $procdff$7710 ($dff) from module wrapper (D = $2\temp_csb[0:0], Q = \temp_csb).
Adding SRST signal on $auto$ff.cc:266:slice$7980 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_csb, rval = 1'0).
Adding EN signal on $procdff$7709 ($dff) from module wrapper (D = $2\temp_web[0:0], Q = \temp_web).
Adding SRST signal on $auto$ff.cc:266:slice$7982 ($dffe) from module wrapper (D = $3\inst_flag[0:0], Q = \temp_web, rval = 1'1).
Adding SRST signal on $procdff$7708 ($dff) from module wrapper (D = $2\instruction[31:0], Q = \instruction, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7984 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$7984 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$7984 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$7984 ($sdff) from module wrapper (D = \uart_rx_data, Q = \instruction [7:0]).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 115 unused cells and 114 unused wires.
<suppressed ~175 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.
<suppressed ~1 debug messages>

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~189 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$7947: { $auto$rtlil.cc:2485:Not$7945 \fsm_state [3:2] \fsm_state [0] }
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 1 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
<suppressed ~9 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~21 debug messages>
Removed a total of 10 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 1 unused cells and 11 unused wires.
<suppressed ~3 debug messages>

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~189 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 33) from port A of cell ALU.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4 ($sub).
Removed top 1 bits (of 33) from port B of cell ALU.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4 ($sub).
Removed top 1 bits (of 33) from port Y of cell ALU.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4 ($sub).
Removed top 1 bits (of 10) from port A of cell ALU.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:327$15 ($add).
Removed top 8 bits (of 10) from port B of cell ALU.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:327$15 ($add).
Removed top 31 bits (of 63) from port A of cell ALU.$sshl$1_processor_IoUpdtd_AsicTypeSynth_ready.v:342$30 ($sshl).
Removed top 31 bits (of 63) from port Y of cell ALU.$sshl$1_processor_IoUpdtd_AsicTypeSynth_ready.v:342$30 ($sshl).
Removed top 1 bits (of 33) from port A of cell ALU.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35 ($add).
Removed top 1 bits (of 33) from port B of cell ALU.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35 ($add).
Removed top 1 bits (of 33) from port Y of cell ALU.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35 ($add).
Removed top 31 bits (of 32) from mux cell ALU.$procmux$7570 ($mux).
Removed top 31 bits (of 32) from wire ALU.$4\result[31:0].
Removed top 1 bits (of 33) from wire ALU.\$145.
Removed top 1 bits (of 33) from wire ALU.\$178.
Removed top 31 bits (of 63) from wire ALU.\$211.
Removed top 1 bits (of 10) from port B of cell ID.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1431$57 ($eq).
Removed top 1 bits (of 10) from port B of cell ID.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1436$62 ($eq).
Removed top 3 bits (of 10) from port B of cell ID.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1438$64 ($eq).
Removed top 2 bits (of 10) from port B of cell ID.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1439$65 ($eq).
Removed top 5 bits (of 10) from port B of cell ID.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:1443$69 ($eq).
Removed top 1 bits (of 11) from wire ID.\$1.
Removed top 3 bits (of 35) from wire ID.\$203.
Removed top 3 bits (of 35) from wire ID.\$204.
Removed top 11 bits (of 32) from wire ID.\$208.
Removed top 20 bits (of 32) from wire ID.\$216.
Removed top 19 bits (of 32) from wire ID.\$228.
Removed top 20 bits (of 32) from wire ID.\$244.
Removed top 20 bits (of 32) from wire ID.\$260.
Removed top 20 bits (of 32) from wire ID.\$268.
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 ($add).
Removed top 2 bits (of 33) from port Y of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 ($add).
Removed top 2 bits (of 33) from port A of cell pc_controller.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252 ($sub).
Removed top 26 bits (of 34) from port Y of cell pc_controller.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252 ($sub).
Removed top 23 bits (of 31) from port A of cell pc_controller.$sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252 ($sub).
Removed top 2 bits (of 32) from port B of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254 ($add).
Removed top 25 bits (of 33) from port Y of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254 ($add).
Removed top 24 bits (of 32) from port A of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254 ($add).
Removed top 1 bits (of 9) from port Y of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2952$255 ($add).
Removed top 23 bits (of 31) from port Y of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 ($add).
Removed top 22 bits (of 30) from port B of cell pc_controller.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 ($add).
Removed top 2 bits (of 32) from wire pc_controller.\$10.
Removed top 2 bits (of 32) from wire pc_controller.\$12.
Removed top 25 bits (of 33) from wire pc_controller.\$16.
Removed top 25 bits (of 33) from wire pc_controller.\$20.
Removed top 2 bits (of 32) from wire pc_controller.\$21.
Removed top 2 bits (of 32) from wire pc_controller.\$23.
Removed top 1 bits (of 9) from wire pc_controller.\$29.
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2246_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2247_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2248_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2249_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2250_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2251_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2252_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2253_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2254_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2255_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2256_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2257_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2258_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2259_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2260_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2280_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2281_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2282_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2283_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2284_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2285_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2286_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2287_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2288_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2289_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2290_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2291_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2292_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2293_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2294_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2462_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2463_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2464_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2465_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2466_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2467_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2468_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$2469_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2470_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2471_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2472_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$2473_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2474_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$2475_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$2476_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3565_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3566_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3567_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3568_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3569_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3570_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3571_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell reg_file.$procmux$3572_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3573_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3574_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3575_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell reg_file.$procmux$3576_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3577_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell reg_file.$procmux$3578_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell reg_file.$procmux$3579_CMP0 ($eq).
Removed top 1 bits (of 14) from port B of cell uart_rx.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6907$1159 ($eq).
Removed top 2 bits (of 14) from port B of cell uart_rx.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6909$1161 ($eq).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6916$1166 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6917$1167 ($mux).
Removed top 31 bits (of 32) from mux cell uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6918$1168 ($mux).
Removed top 30 bits (of 32) from mux cell uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6919$1169 ($mux).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7846 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7851 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$7860 ($eq).
Removed top 1 bits (of 3) from mux cell uart_rx.$procmux$1763 ($pmux).
Removed top 31 bits (of 32) from wire uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6916$1166_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6917$1167_Y.
Removed top 30 bits (of 32) from wire uart_rx.$ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6919$1169_Y.
Removed top 1 bits (of 3) from wire uart_rx.n_fsm_state.
Removed top 31 bits (of 32) from port B of cell wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205 ($add).
Removed top 30 bits (of 32) from port Y of cell wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205 ($add).
Removed top 1 bits (of 2) from port B of cell wrapper.$eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7111$1206 ($eq).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209 ($add).
Removed top 24 bits (of 32) from port Y of cell wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209 ($add).
Removed top 30 bits (of 32) from wire wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205_Y.
Removed top 24 bits (of 32) from wire wrapper.$add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209_Y.
Removed top 22 bits (of 32) from wire wrapper.output_pins.

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 27 unused wires.
<suppressed ~5 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALU:
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:327$15 ($add).
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35 ($add).
  creating $macc model for $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4 ($sub).
  creating $alu model for $macc $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:327$15.
  creating $alu model for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:319$6 ($lt): new $alu
  creating $alu model for $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:333$21 ($eq): merged with $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:319$6.
  creating $alu model for $ne$1_processor_IoUpdtd_AsicTypeSynth_ready.v:335$23 ($ne): merged with $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:319$6.
  creating $alu cell for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:319$6, $eq$1_processor_IoUpdtd_AsicTypeSynth_ready.v:333$21, $ne$1_processor_IoUpdtd_AsicTypeSynth_ready.v:335$23: $auto$alumacc.cc:485:replace_alu$8045
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:327$15: $auto$alumacc.cc:485:replace_alu$8060
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:347$35: $auto$alumacc.cc:485:replace_alu$8063
  creating $alu cell for $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:317$4: $auto$alumacc.cc:485:replace_alu$8066
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ID:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module IF_ID_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M1_M2_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module M2_WB_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module forwarding_alu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_mux:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc_controller:
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 ($add).
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254 ($add).
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2952$255 ($add).
  creating $macc model for $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252 ($sub).
  merging $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2948$251 into $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2952$255.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254.
  creating $macc cell for $sub$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2949$252: $auto$alumacc.cc:365:replace_macc$8069
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2951$254: $auto$alumacc.cc:485:replace_alu$8070
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:2952$255: $auto$alumacc.cc:485:replace_alu$8073
  created 2 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module reg_file:
  creating $alu model for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3436$365 ($lt): new $alu
  creating $alu cell for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:3436$365: $auto$alumacc.cc:485:replace_alu$8077
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module stall_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  creating $alu model for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4750$1056 ($lt): new $alu
  creating $alu model for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4751$1057 ($lt): new $alu
  creating $alu cell for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4751$1057: $auto$alumacc.cc:485:replace_alu$8090
  creating $alu cell for $lt$1_processor_IoUpdtd_AsicTypeSynth_ready.v:4750$1056: $auto$alumacc.cc:485:replace_alu$8101
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module uart_rx:
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6952$1180 ($add).
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6977$1191 ($add).
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6977$1191.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6952$1180.
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6952$1180: $auto$alumacc.cc:485:replace_alu$8112
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6977$1191: $auto$alumacc.cc:485:replace_alu$8115
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module wrapper:
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205 ($add).
  creating $macc model for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209 ($add).
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209.
  creating $alu model for $macc $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205.
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7110$1205: $auto$alumacc.cc:485:replace_alu$8118
  creating $alu cell for $add$1_processor_IoUpdtd_AsicTypeSynth_ready.v:7125$1209: $auto$alumacc.cc:485:replace_alu$8121
  created 2 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ALU that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:345$33 ($sshr):
    Found 1 activation_patterns using ctrl signal { \$139 \$137 \$11 }.
    Found 1 candidates: $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:343$31
    Analyzing resource sharing with $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:343$31 ($sshr):
      Found 1 activation_patterns using ctrl signal { \$139 \$137 \$135 \$11 }.
      Activation pattern for cell $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:345$33: { \$139 \$137 \$11 } = 3'011
      Activation pattern for cell $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:343$31: { \$139 \$137 \$135 \$11 } = 4'0011
      Size of SAT problem: 0 cells, 117 variables, 298 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:345$33: $auto$share.cc:977:make_cell_activation_logic$8124
      New cell: $auto$share.cc:667:make_supercell$8131 ($sshr)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$8131 ($sshr):
    Found 2 activation_patterns using ctrl signal { \$139 \$137 \$135 \$11 }.
    No candidates found.
  Analyzing resource sharing options for $sshl$1_processor_IoUpdtd_AsicTypeSynth_ready.v:342$30 ($sshl):
    Found 1 activation_patterns using ctrl signal { \$139 \$137 \$135 \$133 \$11 }.
    No candidates found.
Removing 2 cells in module ALU:
  Removing cell $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:343$31 ($sshr).
  Removing cell $sshr$1_processor_IoUpdtd_AsicTypeSynth_ready.v:345$33 ($sshr).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~4 debug messages>
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
<suppressed ~2 debug messages>
Optimizing module stall_unit.
Optimizing module top.
<suppressed ~13 debug messages>
Optimizing module uart_rx.
Optimizing module wrapper.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 1 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~189 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 6 unused cells and 35 unused wires.
<suppressed ~37 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~189 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~47 debug messages>
Optimizing module ID.
<suppressed ~1 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~18 debug messages>
Optimizing module reg_file.
<suppressed ~4 debug messages>
Optimizing module stall_unit.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~28 debug messages>
Optimizing module uart_rx.
<suppressed ~3 debug messages>
Optimizing module wrapper.
<suppressed ~10 debug messages>

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 1 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 5 unused cells and 16 unused wires.
<suppressed ~11 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7279:
      Old ports: A=4'0000, B=4'1111, Y=$5\wmask[3:0]
      New ports: A=1'0, B=1'1, Y=$5\wmask[3:0] [0]
      New connections: $5\wmask[3:0] [3:1] = { $5\wmask[3:0] [0] $5\wmask[3:0] [0] $5\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7284:
      Old ports: A=4'0000, B=$5\wmask[3:0], Y=$4\wmask[3:0]
      New ports: A=1'0, B=$5\wmask[3:0] [0], Y=$4\wmask[3:0] [0]
      New connections: $4\wmask[3:0] [3:1] = { $4\wmask[3:0] [0] $4\wmask[3:0] [0] $4\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7275:
      Old ports: A=$4\wmask[3:0], B=4'0000, Y=$6\wmask[3:0]
      New ports: A=$4\wmask[3:0] [0], B=1'0, Y=$6\wmask[3:0] [0]
      New connections: $6\wmask[3:0] [3:1] = { $6\wmask[3:0] [0] $6\wmask[3:0] [0] $6\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7267:
      Old ports: A=$6\wmask[3:0], B=4'0000, Y=$8\wmask[3:0]
      New ports: A=$6\wmask[3:0] [0], B=1'0, Y=$8\wmask[3:0] [0]
      New connections: $8\wmask[3:0] [3:1] = { $8\wmask[3:0] [0] $8\wmask[3:0] [0] $8\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7261:
      Old ports: A=$8\wmask[3:0], B=4'0000, Y=$9\wmask[3:0]
      New ports: A=$8\wmask[3:0] [0], B=1'0, Y=$9\wmask[3:0] [0]
      New connections: $9\wmask[3:0] [3:1] = { $9\wmask[3:0] [0] $9\wmask[3:0] [0] $9\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7255:
      Old ports: A=$9\wmask[3:0], B=4'0000, Y=$10\wmask[3:0]
      New ports: A=$9\wmask[3:0] [0], B=1'0, Y=$10\wmask[3:0] [0]
      New connections: $10\wmask[3:0] [3:1] = { $10\wmask[3:0] [0] $10\wmask[3:0] [0] $10\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7249:
      Old ports: A=$10\wmask[3:0], B=4'0000, Y=$11\wmask[3:0]
      New ports: A=$10\wmask[3:0] [0], B=1'0, Y=$11\wmask[3:0] [0]
      New connections: $11\wmask[3:0] [3:1] = { $11\wmask[3:0] [0] $11\wmask[3:0] [0] $11\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7243:
      Old ports: A=$11\wmask[3:0], B=4'0000, Y=$12\wmask[3:0]
      New ports: A=$11\wmask[3:0] [0], B=1'0, Y=$12\wmask[3:0] [0]
      New connections: $12\wmask[3:0] [3:1] = { $12\wmask[3:0] [0] $12\wmask[3:0] [0] $12\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7237:
      Old ports: A=$12\wmask[3:0], B=4'0000, Y=$13\wmask[3:0]
      New ports: A=$12\wmask[3:0] [0], B=1'0, Y=$13\wmask[3:0] [0]
      New connections: $13\wmask[3:0] [3:1] = { $13\wmask[3:0] [0] $13\wmask[3:0] [0] $13\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7231:
      Old ports: A=$13\wmask[3:0], B=4'1111, Y=$14\wmask[3:0]
      New ports: A=$13\wmask[3:0] [0], B=1'1, Y=$14\wmask[3:0] [0]
      New connections: $14\wmask[3:0] [3:1] = { $14\wmask[3:0] [0] $14\wmask[3:0] [0] $14\wmask[3:0] [0] }
  Optimizing cells in module \ALU.
    Consolidated identical input bits for $mux cell $procmux$7272:
      Old ports: A=$6\wmask[3:0], B=$14\wmask[3:0], Y=\wmask
      New ports: A=$6\wmask[3:0] [0], B=$14\wmask[3:0] [0], Y=\wmask [0]
      New connections: \wmask [3:1] = { \wmask [0] \wmask [0] \wmask [0] }
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7161:
      Old ports: A=3'000, B=3'111, Y=$1\instruction_type[2:0]
      New ports: A=1'0, B=1'1, Y=$1\instruction_type[2:0] [0]
      New connections: $1\instruction_type[2:0] [2:1] = { $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$7174:
      Old ports: A={ 21'000000000000000000000 \instruction [30:20] }, B={ 21'111111111111111111111 \instruction [30:20] }, Y=$10\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$10\signextended_immediate[31:0] [11]
      New connections: { $10\signextended_immediate[31:0] [31:12] $10\signextended_immediate[31:0] [10:0] } = { $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] $10\signextended_immediate[31:0] [11] \instruction [30:20] }
    Consolidated identical input bits for $mux cell $procmux$7207:
      Old ports: A={ 20'00000000000000000000 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, B={ 20'11111111111111111111 \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }, Y=$6\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$6\signextended_immediate[31:0] [12]
      New connections: { $6\signextended_immediate[31:0] [31:13] $6\signextended_immediate[31:0] [11:0] } = { $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] $6\signextended_immediate[31:0] [12] \instruction [7] \instruction [30:25] \instruction [11:8] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$7216:
      Old ports: A={ 21'000000000000000000000 \instruction [30:25] \instruction [11:7] }, B={ 21'111111111111111111111 \instruction [30:25] \instruction [11:7] }, Y=$4\signextended_immediate[31:0]
      New ports: A=1'0, B=1'1, Y=$4\signextended_immediate[31:0] [11]
      New connections: { $4\signextended_immediate[31:0] [31:12] $4\signextended_immediate[31:0] [10:0] } = { $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] $4\signextended_immediate[31:0] [11] \instruction [30:25] \instruction [11:7] }
    Consolidated identical input bits for $mux cell $procmux$7227:
      Old ports: A=0, B={ \instruction [31:12] 12'000000000000 }, Y=$1\signextended_immediate[31:0]
      New ports: A=20'00000000000000000000, B=\instruction [31:12], Y=$1\signextended_immediate[31:0] [31:12]
      New connections: $1\signextended_immediate[31:0] [11:0] = 12'000000000000
  Optimizing cells in module \ID.
    Consolidated identical input bits for $mux cell $procmux$7158:
      Old ports: A=$1\instruction_type[2:0], B=3'101, Y=$2\instruction_type[2:0]
      New ports: A={ $1\instruction_type[2:0] [0] $1\instruction_type[2:0] [0] }, B=2'01, Y=$2\instruction_type[2:0] [1:0]
      New connections: $2\instruction_type[2:0] [2] = $2\instruction_type[2:0] [0]
    Consolidated identical input bits for $mux cell $procmux$7224:
      Old ports: A=$1\signextended_immediate[31:0], B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] 1'0 }, Y=$2\signextended_immediate[31:0]
      New ports: A={ $1\signextended_immediate[31:0] [31:12] 11'00000000000 }, B={ 11'00000000000 \instruction [31] \instruction [19:12] \instruction [20] \instruction [30:21] }, Y=$2\signextended_immediate[31:0] [31:1]
      New connections: $2\signextended_immediate[31:0] [0] = 1'0
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
    Consolidated identical input bits for $mux cell $ternary$1_processor_IoUpdtd_AsicTypeSynth_ready.v:6919$1169:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$8039 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$8039 [0]
      New connections: $auto$wreduce.cc:461:run$8039 [1] = $auto$wreduce.cc:461:run$8039 [0]
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 19 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
<suppressed ~6 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 2 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~3 debug messages>
Optimizing module ID.
<suppressed ~2 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module wrapper.

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALU..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ID..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \IF_ID_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \M1_M2_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \M2_WB_pipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \forwarding_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \id_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stall_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALU.
  Optimizing cells in module \ID.
  Optimizing cells in module \IF_ID_pipeline.
  Optimizing cells in module \M1_M2_pipeline.
  Optimizing cells in module \M2_WB_pipeline.
  Optimizing cells in module \forwarding_alu.
  Optimizing cells in module \id_mux.
  Optimizing cells in module \pc_controller.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \stall_unit.
  Optimizing cells in module \top.
  Optimizing cells in module \uart_rx.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
Optimizing module ID.
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
Optimizing module reg_file.
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.19.26. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_90_alu for cells of type $alu.
Using template $paramod$068ad458e7761d78e5eed8238508872e7b0aef95\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_90_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_90_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper maccmap for cells of type $macc.
  add \pc_in (8 bits, unsigned)
  add \immediate [9:2] (8 bits, unsigned)
  add 8'11111101 (8 bits, unsigned)
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$703fbbb6d25ac6133395150f88dc94ba22787d01\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$499d093a7b6f5712d766919008f2d12aba5138f2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~3835 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~1169 debug messages>
Optimizing module ID.
<suppressed ~398 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~90 debug messages>
Optimizing module reg_file.
<suppressed ~2616 debug messages>
Optimizing module stall_unit.
<suppressed ~1 debug messages>
Optimizing module top.
<suppressed ~62 debug messages>
Optimizing module uart_rx.
<suppressed ~146 debug messages>
Optimizing module wrapper.
<suppressed ~121 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~624 debug messages>
Finding identical cells in module `\ID'.
<suppressed ~465 debug messages>
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
<suppressed ~3 debug messages>
Finding identical cells in module `\reg_file'.
<suppressed ~1677 debug messages>
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Finding identical cells in module `\uart_rx'.
<suppressed ~78 debug messages>
Finding identical cells in module `\wrapper'.
<suppressed ~51 debug messages>
Removed a total of 985 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 235 unused cells and 1984 unused wires.
<suppressed ~271 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 2171 gates and 2314 wires to a netlist network with 141 inputs and 37 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       77
ABC RESULTS:              XNOR cells:       36
ABC RESULTS:               XOR cells:       66
ABC RESULTS:               AND cells:       43
ABC RESULTS:                OR cells:      185
ABC RESULTS:             ORNOT cells:       99
ABC RESULTS:               NOT cells:       30
ABC RESULTS:               NOR cells:       96
ABC RESULTS:            ANDNOT cells:      378
ABC RESULTS:               MUX cells:     1001
ABC RESULTS:        internal signals:     2136
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       37
Removing temp directory.

3.22.2. Extracting gate netlist of module `\ID' to `<abc-temp-dir>/input.blif'..
Extracted 650 gates and 748 wires to a netlist network with 96 inputs and 110 outputs.

3.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:       16
ABC RESULTS:               NOT cells:       12
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:       49
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:            ANDNOT cells:      119
ABC RESULTS:               MUX cells:      421
ABC RESULTS:        internal signals:      542
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      110
Removing temp directory.

3.22.3. Extracting gate netlist of module `\IF_ID_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 352 gates and 458 wires to a netlist network with 105 inputs and 32 outputs.

3.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              NAND cells:       32
ABC RESULTS:                OR cells:      128
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               MUX cells:      160
ABC RESULTS:        internal signals:      321
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       32
Removing temp directory.

3.22.4. Extracting gate netlist of module `\M1_M2_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.5. Extracting gate netlist of module `\M2_WB_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.22.6. Extracting gate netlist of module `\forwarding_alu' to `<abc-temp-dir>/input.blif'..
Extracted 161 gates and 274 wires to a netlist network with 113 inputs and 64 outputs.

3.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               XOR cells:       10
ABC RESULTS:                OR cells:       18
ABC RESULTS:               MUX cells:      128
ABC RESULTS:        internal signals:       97
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       64
Removing temp directory.

3.22.7. Extracting gate netlist of module `\id_mux' to `<abc-temp-dir>/input.blif'..
Extracted 165 gates and 332 wires to a netlist network with 166 inputs and 165 outputs.

3.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:      165
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:      166
ABC RESULTS:          output signals:      165
Removing temp directory.

3.22.8. Extracting gate netlist of module `\pc_controller' to `<abc-temp-dir>/input.blif'..
Extracted 145 gates and 174 wires to a netlist network with 29 inputs and 9 outputs.

3.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.8.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        9
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:                OR cells:        9
ABC RESULTS:               NOR cells:       14
ABC RESULTS:            ANDNOT cells:       23
ABC RESULTS:               XOR cells:       25
ABC RESULTS:               MUX cells:       24
ABC RESULTS:        internal signals:      136
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

3.22.9. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 10626 gates and 11783 wires to a netlist network with 1155 inputs and 1090 outputs.

3.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.9.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:       60
ABC RESULTS:             ORNOT cells:       85
ABC RESULTS:            ANDNOT cells:     2149
ABC RESULTS:                OR cells:     2193
ABC RESULTS:               MUX cells:     5958
ABC RESULTS:        internal signals:     9538
ABC RESULTS:           input signals:     1155
ABC RESULTS:          output signals:     1090
Removing temp directory.

3.22.10. Extracting gate netlist of module `\stall_unit' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 1 outputs.

3.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.10.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        1
Removing temp directory.

3.22.11. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 903 gates and 1620 wires to a netlist network with 716 inputs and 852 outputs.

3.22.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.11.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               AND cells:      852
ABC RESULTS:        internal signals:       52
ABC RESULTS:           input signals:      716
ABC RESULTS:          output signals:      852
Removing temp directory.

3.22.12. Extracting gate netlist of module `\uart_rx' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 176 wires to a netlist network with 32 inputs and 30 outputs.

3.22.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.12.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:                OR cells:       41
ABC RESULTS:            ANDNOT cells:       27
ABC RESULTS:               AND cells:        9
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:      114
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       30
Removing temp directory.

3.22.13. Extracting gate netlist of module `\wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 171 gates and 292 wires to a netlist network with 119 inputs and 52 outputs.

3.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.13.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       21
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               MUX cells:       41
ABC RESULTS:               NOT cells:        7
ABC RESULTS:            ANDNOT cells:       22
ABC RESULTS:                OR cells:       23
ABC RESULTS:        internal signals:      121
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       52
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALU.
<suppressed ~269 debug messages>
Optimizing module ID.
<suppressed ~5 debug messages>
Optimizing module IF_ID_pipeline.
Optimizing module M1_M2_pipeline.
Optimizing module M2_WB_pipeline.
Optimizing module forwarding_alu.
Optimizing module id_mux.
Optimizing module pc_controller.
<suppressed ~16 debug messages>
Optimizing module reg_file.
<suppressed ~2981 debug messages>
Optimizing module stall_unit.
Optimizing module top.
Optimizing module uart_rx.
Optimizing module wrapper.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALU'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ID'.
Finding identical cells in module `\IF_ID_pipeline'.
Finding identical cells in module `\M1_M2_pipeline'.
Finding identical cells in module `\M2_WB_pipeline'.
Finding identical cells in module `\forwarding_alu'.
Finding identical cells in module `\id_mux'.
Finding identical cells in module `\pc_controller'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\stall_unit'.
Finding identical cells in module `\top'.
<suppressed ~420 debug messages>
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\wrapper'.
<suppressed ~3 debug messages>
Removed a total of 142 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALU..
Finding unused cells or wires in module \ID..
Finding unused cells or wires in module \IF_ID_pipeline..
Finding unused cells or wires in module \M1_M2_pipeline..
Finding unused cells or wires in module \M2_WB_pipeline..
Finding unused cells or wires in module \forwarding_alu..
Finding unused cells or wires in module \id_mux..
Finding unused cells or wires in module \pc_controller..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \stall_unit..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \wrapper..
Removed 9 unused cells and 6915 unused wires.
<suppressed ~251 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx

3.24.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \top
Used module:         \ALU
Used module:         \ID
Used module:         \IF_ID_pipeline
Used module:         \M1_M2_pipeline
Used module:         \M2_WB_pipeline
Used module:         \forwarding_alu
Used module:         \id_mux
Used module:         \pc_controller
Used module:         \reg_file
Used module:         \stall_unit
Used module:     \uart_rx
Removed 0 unused modules.

3.25. Printing statistics.

=== ALU ===

   Number of wires:               2004
   Number of wire bits:           2576
   Number of public wires:          36
   Number of public wire bits:     608
   Number of ports:                 18
   Number of port bits:            192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2005
     $_ANDNOT_                     378
     $_AND_                         43
     $_MUX_                       1001
     $_NAND_                        77
     $_NOR_                         96
     $_NOT_                         25
     $_ORNOT_                       99
     $_OR_                         184
     $_XNOR_                        36
     $_XOR_                         66

=== ID ===

   Number of wires:                565
   Number of wire bits:            958
   Number of public wires:          37
   Number of public wire bits:     430
   Number of ports:                 16
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                638
     $_ANDNOT_                     119
     $_AND_                          3
     $_MUX_                        421
     $_NAND_                         8
     $_NOR_                         16
     $_NOT_                         12
     $_ORNOT_                       10
     $_OR_                          49

=== IF_ID_pipeline ===

   Number of wires:                391
   Number of wire bits:            515
   Number of public wires:          37
   Number of public wire bits:     161
   Number of ports:                  7
   Number of port bits:             69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                459
     $_ANDNOT_                      32
     $_MUX_                        160
     $_NAND_                        32
     $_NOT_                         34
     $_OR_                         128
     $_SDFF_PP0_                    73

=== M1_M2_pipeline ===

   Number of wires:                 17
   Number of wire bits:            103
   Number of public wires:          17
   Number of public wire bits:     103
   Number of ports:                 14
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $_SDFF_PP0_                    18

=== M2_WB_pipeline ===

   Number of wires:                 15
   Number of wire bits:             93
   Number of public wires:          15
   Number of public wire bits:      93
   Number of ports:                 14
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_SDFF_PP0_                    40

=== forwarding_alu ===

   Number of wires:                108
   Number of wire bits:            275
   Number of public wires:          13
   Number of public wire bits:     180
   Number of ports:                 10
   Number of port bits:            177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                       1
     $_MUX_                        128
     $_NOR_                          1
     $_NOT_                          1
     $_OR_                          18
     $_XOR_                         10

=== id_mux ===

   Number of wires:                 40
   Number of wire bits:            346
   Number of public wires:          40
   Number of public wire bits:     346
   Number of ports:                 26
   Number of port bits:            332
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $_ANDNOT_                     165

=== pc_controller ===

   Number of wires:                148
   Number of wire bits:            453
   Number of public wires:          24
   Number of public wire bits:     322
   Number of ports:                 10
   Number of port bits:             86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      23
     $_AND_                          5
     $_MUX_                         24
     $_NAND_                         9
     $_NOR_                         14
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                           9
     $_SDFF_PP0_                     8
     $_XNOR_                        18
     $_XOR_                         25

=== reg_file ===

   Number of wires:               9454
   Number of wire bits:          11616
   Number of public wires:          55
   Number of public wire bits:    1225
   Number of ports:                 18
   Number of port bits:            227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11480
     $_ANDNOT_                    2149
     $_AND_                          2
     $_MUX_                       5958
     $_NAND_                        60
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                       85
     $_OR_                        2193
     $_SDFF_PP0_                  1025

=== stall_unit ===

   Number of wires:                 37
   Number of wire bits:             49
   Number of public wires:           8
   Number of public wire bits:      20
   Number of ports:                  6
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                       7
     $_MUX_                          1
     $_NOR_                          2
     $_OR_                          10
     $_XNOR_                         1
     $_XOR_                          9

=== top ===

   Number of wires:                185
   Number of wire bits:           1750
   Number of public wires:         149
   Number of public wire bits:    1714
   Number of ports:                 17
   Number of port bits:            220
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                763
     $_ANDNOT_                      14
     $_AND_                        714
     $_MUX_                          5
     $_NAND_                         6
     $_NOR_                          3
     $_ORNOT_                        1
     $_OR_                          10
     ALU                             1
     ID                              1
     IF_ID_pipeline                  1
     M1_M2_pipeline                  1
     M2_WB_pipeline                  1
     forwarding_alu                  1
     id_mux                          1
     pc_controller                   1
     reg_file                        1
     stall_unit                      1

=== uart_rx ===

   Number of wires:                118
   Number of wire bits:            183
   Number of public wires:          14
   Number of public wire bits:      47
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $_ANDNOT_                      27
     $_AND_                          9
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          3
     $_NOT_                          3
     $_ORNOT_                       14
     $_OR_                          41
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                   8
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_XOR_                         16

=== wrapper ===

   Number of wires:                121
   Number of wire bits:            490
   Number of public wires:          36
   Number of public wire bits:     397
   Number of ports:                 11
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                222
     $_ANDNOT_                      21
     $_AND_                          3
     $_DFF_P_                       46
     $_MUX_                         41
     $_NAND_                        21
     $_NOR_                          1
     $_NOT_                          7
     $_ORNOT_                        2
     $_OR_                          23
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0P_                  42
     $_SDFF_PN0_                     1
     $_XNOR_                         3
     $_XOR_                          5
     sky130_sram_1kbyte_1rw1r_32x256_8      2
     top                             1
     uart_rx                         1

=== design hierarchy ===

   wrapper                           1
     top                             1
       ALU                           1
       ID                            1
       IF_ID_pipeline                1
       M1_M2_pipeline                1
       M2_WB_pipeline                1
       forwarding_alu                1
       id_mux                        1
       pc_controller                 1
       reg_file                      1
       stall_unit                    1
     uart_rx                         1

   Number of wires:              13203
   Number of wire bits:          19407
   Number of public wires:         481
   Number of public wire bits:    5646
   Number of ports:                174
   Number of port bits:           1755
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16267
     $_ANDNOT_                    2936
     $_AND_                        779
     $_DFF_P_                       50
     $_MUX_                       7739
     $_NAND_                       220
     $_NOR_                        137
     $_NOT_                         90
     $_ORNOT_                      214
     $_OR_                        2665
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1P_                  1
     $_SDFFE_PN0N_                   1
     $_SDFFE_PN0P_                  50
     $_SDFFE_PN1P_                   2
     $_SDFFE_PP0P_                  26
     $_SDFF_PN0_                     1
     $_SDFF_PP0_                  1164
     $_XNOR_                        58
     $_XOR_                        131
     sky130_sram_1kbyte_1rw1r_32x256_8      2

3.26. Executing CHECK pass (checking for obvious problems).
Checking module ALU...
Checking module ID...
Checking module IF_ID_pipeline...
Checking module M1_M2_pipeline...
Checking module M2_WB_pipeline...
Checking module forwarding_alu...
Checking module id_mux...
Checking module pc_controller...
Checking module reg_file...
Checking module stall_unit...
Checking module top...
Checking module uart_rx...
Checking module wrapper...
Found and reported 0 problems.

yosys> ls

13 modules:
  ALU
  ID
  IF_ID_pipeline
  M1_M2_pipeline
  M2_WB_pipeline
  forwarding_alu
  id_mux
  pc_controller
  reg_file
  stall_unit
  top
  uart_rx
  wrapper


yosys> a
abc               abc9_exe          add               alumacc           anlogic_fixcarry  async2sync        attrmvcp          
abc9              abc9_ops          aigmap            anlogic_eqn       assertpmux        attrmap           autoname          

yosys> abc -liberty sky130_fd_sc_hd__tt_025C_1v80_256.lib 

4. Executing ABC pass (technology mapping using ABC).

4.1. Extracting gate netlist of module `\ALU' to `<abc-temp-dir>/input.blif'..
Extracted 2005 gates and 2146 wires to a netlist network with 141 inputs and 37 outputs.

4.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.28 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.46 sec
ABC: Memory =   19.89 MB. Time =     0.46 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a311o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o311a_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__maj3_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      213
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      191
ABC RESULTS:        internal signals:     1968
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       37
Removing temp directory.

4.2. Extracting gate netlist of module `\ID' to `<abc-temp-dir>/input.blif'..
Extracted 638 gates and 734 wires to a netlist network with 96 inputs and 110 outputs.

4.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.30 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.48 sec
ABC: Memory =   19.89 MB. Time =     0.48 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        1
ABC RESULTS:        internal signals:      528
ABC RESULTS:           input signals:       96
ABC RESULTS:          output signals:      110
Removing temp directory.

4.3. Extracting gate netlist of module `\IF_ID_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 386 gates and 491 wires to a netlist network with 105 inputs and 32 outputs.

4.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.33 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.50 sec
ABC: Memory =   19.89 MB. Time =     0.50 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:       32
ABC RESULTS:        internal signals:      354
ABC RESULTS:           input signals:      105
ABC RESULTS:          output signals:       32
Removing temp directory.

4.4. Extracting gate netlist of module `\M1_M2_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

4.5. Extracting gate netlist of module `\M2_WB_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

4.6. Extracting gate netlist of module `\forwarding_alu' to `<abc-temp-dir>/input.blif'..
Extracted 159 gates and 272 wires to a netlist network with 113 inputs and 64 outputs.

4.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.32 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.48 sec
ABC: Memory =   19.89 MB. Time =     0.48 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       64
ABC RESULTS:        internal signals:       95
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:       64
Removing temp directory.

4.7. Extracting gate netlist of module `\id_mux' to `<abc-temp-dir>/input.blif'..
Extracted 165 gates and 331 wires to a netlist network with 166 inputs and 165 outputs.

4.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.30 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.50 sec
ABC: Memory =   19.89 MB. Time =     0.50 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:      165
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:      166
ABC RESULTS:          output signals:      165
Removing temp directory.

4.8. Extracting gate netlist of module `\pc_controller' to `<abc-temp-dir>/input.blif'..
Extracted 131 gates and 160 wires to a netlist network with 29 inputs and 9 outputs.

4.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.31 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.47 sec
ABC: Memory =   19.89 MB. Time =     0.47 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.8.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__maj3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        3
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:        9
Removing temp directory.

4.9. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 10455 gates and 11610 wires to a netlist network with 1155 inputs and 1090 outputs.

4.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.30 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.45 sec
ABC: Memory =   19.89 MB. Time =     0.45 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.9.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:      694
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      752
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:      171
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      213
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:      980
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:      293
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:      208
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      397
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      321
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:      214
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:      208
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:       54
ABC RESULTS:        internal signals:     9365
ABC RESULTS:           input signals:     1155
ABC RESULTS:          output signals:     1090
Removing temp directory.

4.10. Extracting gate netlist of module `\stall_unit' to `<abc-temp-dir>/input.blif'..
Extracted 30 gates and 47 wires to a netlist network with 17 inputs and 1 outputs.

4.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.28 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.45 sec
ABC: Memory =   19.89 MB. Time =     0.45 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.10.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        2
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        1
Removing temp directory.

4.11. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 753 gates and 1469 wires to a netlist network with 716 inputs and 717 outputs.

4.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.30 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.49 sec
ABC: Memory =   19.89 MB. Time =     0.49 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.11.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:      712
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        5
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:      716
ABC RESULTS:          output signals:      717
Removing temp directory.

4.12. Extracting gate netlist of module `\uart_rx' to `<abc-temp-dir>/input.blif'..
Extracted 120 gates and 152 wires to a netlist network with 32 inputs and 30 outputs.

4.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.28 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.44 sec
ABC: Memory =   19.89 MB. Time =     0.44 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.12.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        6
ABC RESULTS:        internal signals:       90
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       30
Removing temp directory.

4.13. Extracting gate netlist of module `\wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 127 gates and 246 wires to a netlist network with 119 inputs and 52 outputs.

4.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib 
ABC: Parsing finished successfully.  Parsing time =     0.30 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_sram_1kbyte_1rw1r_32x256_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vsduser/pavan/cPrograms/week3_prjct/project_work/6_trainDir/synthesis/sky130_fd_sc_hd__tt_025C_1v80_256.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 1 dont_use).  Time =     0.47 sec
ABC: Memory =   19.89 MB. Time =     0.47 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.13.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:        1
ABC RESULTS:        internal signals:       75
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       52
Removing temp directory.




yosys> dfflibmap -liberty sky130_fd_sc_hd__tt_025C_1v80_256.lib 

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

5.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ALU':
Mapping DFF cells in module `\ID':
Mapping DFF cells in module `\IF_ID_pipeline':
  mapped 73 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\M1_M2_pipeline':
  mapped 18 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\M2_WB_pipeline':
  mapped 40 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\forwarding_alu':
Mapping DFF cells in module `\id_mux':
Mapping DFF cells in module `\pc_controller':
  mapped 8 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\reg_file':
  mapped 1025 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\stall_unit':
Mapping DFF cells in module `\top':
Mapping DFF cells in module `\uart_rx':
  mapped 41 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.
Mapping DFF cells in module `\wrapper':
  mapped 91 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.





yosys> write_
write_aiger       write_btor        write_edif        write_firrtl      write_intersynth  write_json        write_simplec     write_smv         write_table       write_xaiger      
write_blif        write_cxxrtl      write_file        write_ilang       write_jny         write_rtlil       write_smt2        write_spice       write_verilog     

yosys> write_verilog 2_2_processor_gpio_synthisized_with_bboxMem_output.v

6. Executing Verilog backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Dumping module `\ALU'.
Dumping module `\ID'.
Dumping module `\IF_ID_pipeline'.
Dumping module `\M1_M2_pipeline'.
Dumping module `\M2_WB_pipeline'.
Dumping module `\forwarding_alu'.
Dumping module `\id_mux'.
Dumping module `\pc_controller'.
Dumping module `\reg_file'.
Dumping module `\stall_unit'.
Dumping module `\top'.
Dumping module `\uart_rx'.
Dumping module `\wrapper'.

yosys> show wrapper 

7. Generating Graphviz representation of design.
Writing dot description to `/home/vsduser/.yosys_show.dot'.
Dumping module wrapper to page 1.
Exec: { test -f '/home/vsduser/.yosys_show.dot.pid' && fuser -s '/home/vsduser/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/vsduser/.yosys_show.dot'; ) 3> '/home/vsduser/.yosys_show.dot.pid' &

yosys> 

