{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@161:171@HdlIdDef", "  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@164:174", "  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n  // drp interface signals\n\n  assign up_drp_rdata = 32'd0;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@157:167", "  reg                 enable_up = 'd0;\n  reg                 txnrx_up = 'd0;\n  reg                 enable_int = 'd0;\n  reg                 txnrx_int = 'd0;\n  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@164:174", "  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n\n  // local parameters\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@155:165", "  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [11:0]      rx_data_1_s;\n  wire    [11:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n  // drp interface signals\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@163:173", "\n  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n\n  // local parameters\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@162:172", "  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n  // drp interface signals\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@166:176", "  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n\n  // local parameters\n\n  localparam CYCLONE5 = 101;\n  localparam ARRIA10  = 103;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@162:172", "  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@165:175", "\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n  // drp interface signals\n\n  assign up_drp_rdata = 32'd0;\n  assign up_drp_ready = 1'd0;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@161:171", "  reg                 enable_int_p = 'd0;\n  reg                 txnrx_int_p = 'd0;\n\n  // internal signals\n\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@165:175", "\n  wire                locked_s;\n  wire    [ 3:0]      rx_frame_s;\n  wire    [ 5:0]      rx_data_3_s;\n  wire    [ 5:0]      rx_data_2_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n\n  // local parameters\n\n  localparam CYCLONE5 = 101;\n"], ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@163:173", "\n  // internal signals\n\n  wire    [ 3:0]      rx_frame_d_s;\n  wire    [ 5:0]      rx_data_1_s;\n  wire    [ 5:0]      rx_data_0_s;\n  wire    [ 1:0]      rx_frame_s;\n  wire                locked_s;\n\n  // drp interface signals\n\n"]], "Diff Content": {"Delete": [[166, "  wire    [ 3:0]      rx_frame_d_s;\n"]], "Add": []}}