rm -f output & rm -rf obj_dir &	\
rm -rf ./tmp
for soft in func/func_lab19;	\
do 	\
rm -rf ./log/${soft}_log;	\
rm -rf ./obj/${soft}_obj;	\
done
ln -sf ../../../chip/config-generator.mak ./
CHIPLAB_HOME=/home/suyang/projects/chiplab
echo func/func_lab19 
func/func_lab19
echo func/func_lab19
func/func_lab19
make -j8 verilator
make[1]: Entering directory '/home/suyang/projects/chiplab/sims/verilator/run_prog'
=============================================================================================================
=============================================================================================================
COMPILING verilog...
=============================================================================================================
=============================================================================================================
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/suyang/projects/chiplab/IP/myCPU  -y /home/suyang/projects/chiplab/IP/CONFREG  -y /home/suyang/projects/chiplab/IP/AXI_DELAY_RAND  -y /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE  -y /home/suyang/projects/chiplab/IP/AMBA -y /home/suyang/projects/chiplab/IP/APB_DEV -y /home/suyang/projects/chiplab/IP/APB_DEV/URT -y /home/suyang/projects/chiplab/IP/APB_DEV/NAND -y ../testbench  -y /home/suyang/projects/chiplab/chip/soc_demo/sim  --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/suyang/projects/chiplab/IP/myCPU/*.v /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v /home/suyang/projects/chiplab/IP/AXI_DELAY_RAND/*.v /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v /home/suyang/projects/chiplab/IP/APB_DEV/apb_mux2.v /home/suyang/projects/chiplab/IP/APB_DEV/URT/*.v /home/suyang/projects/chiplab/IP/APB_DEV/NAND/*.v 2>&1 | tee log/compile.log
%Warning-DECLFILENAME: ../testbench/difftest.v:67:3: Filename 'difftest' does not match MODULE name: 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.022
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:104:8: Filename 'confreg_sim' does not match MODULE name: 'confreg'
  104 | module confreg
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:36:8: Filename 'axi2apb' does not match MODULE name: 'axi2apb_bridge'
   36 | module axi2apb_bridge(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:37:8: Filename 'axi_mux_sim' does not match MODULE name: 'axi_slave_mux'
   37 | module axi_slave_mux(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:36:8: Filename 'apb_dev_top' does not match MODULE name: 'axi2apb_misc'
   36 | module axi2apb_misc
      |        ^~~~~~~~~~~~
%Warning-PINMISSING: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:371:13: Cell has missing pin: 'nand_int'
  371 | nand_module nand_module 
      |             ^~~~~~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/APB_DEV/apb_mux2.v:185:8: Filename 'apb_mux2' does not match MODULE name: 'arb_2_1'
  185 | module arb_2_1( clk, rst_n,  valid0, valid1, dma_grant);
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_top.v:36:8: Filename 'uart_top' does not match MODULE name: 'UART_TOP'
   36 | module UART_TOP(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Filename 'nand' does not match MODULE name: 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:386:6: Cell pin connected by name with empty reference: 'ws_valid'
  386 |     .ws_valid          (                  ),
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:387:6: Cell pin connected by name with empty reference: 'rf_rdata'
  387 |     .rf_rdata          (                  )
      |      ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug1_wb_pc'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug1_wb_rf_wen'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug1_wb_rf_wnum'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug1_wb_rf_wdata'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:572:2: Cell pin connected by name with empty reference: 's1_awid'
  572 | .s1_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:573:2: Cell pin connected by name with empty reference: 's1_awaddr'
  573 | .s1_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:574:2: Cell pin connected by name with empty reference: 's1_awlen'
  574 | .s1_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:575:2: Cell pin connected by name with empty reference: 's1_awsize'
  575 | .s1_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:576:2: Cell pin connected by name with empty reference: 's1_awburst'
  576 | .s1_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:577:2: Cell pin connected by name with empty reference: 's1_awlock'
  577 | .s1_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:578:2: Cell pin connected by name with empty reference: 's1_awcache'
  578 | .s1_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:579:2: Cell pin connected by name with empty reference: 's1_awprot'
  579 | .s1_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:580:2: Cell pin connected by name with empty reference: 's1_awvalid'
  580 | .s1_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:582:2: Cell pin connected by name with empty reference: 's1_wid'
  582 | .s1_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:583:2: Cell pin connected by name with empty reference: 's1_wdata'
  583 | .s1_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:584:2: Cell pin connected by name with empty reference: 's1_wstrb'
  584 | .s1_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:585:2: Cell pin connected by name with empty reference: 's1_wlast'
  585 | .s1_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:586:2: Cell pin connected by name with empty reference: 's1_wvalid'
  586 | .s1_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:588:2: Cell pin connected by name with empty reference: 's1_bid'
  588 | .s1_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:589:2: Cell pin connected by name with empty reference: 's1_bresp'
  589 | .s1_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:591:2: Cell pin connected by name with empty reference: 's1_bready'
  591 | .s1_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:592:2: Cell pin connected by name with empty reference: 's1_arid'
  592 | .s1_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:593:2: Cell pin connected by name with empty reference: 's1_araddr'
  593 | .s1_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:594:2: Cell pin connected by name with empty reference: 's1_arlen'
  594 | .s1_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:595:2: Cell pin connected by name with empty reference: 's1_arsize'
  595 | .s1_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:596:2: Cell pin connected by name with empty reference: 's1_arburst'
  596 | .s1_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:597:2: Cell pin connected by name with empty reference: 's1_arlock'
  597 | .s1_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:598:2: Cell pin connected by name with empty reference: 's1_arcache'
  598 | .s1_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:599:2: Cell pin connected by name with empty reference: 's1_arprot'
  599 | .s1_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:600:2: Cell pin connected by name with empty reference: 's1_arvalid'
  600 | .s1_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:602:2: Cell pin connected by name with empty reference: 's1_rid'
  602 | .s1_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:603:2: Cell pin connected by name with empty reference: 's1_rdata'
  603 | .s1_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:604:2: Cell pin connected by name with empty reference: 's1_rresp'
  604 | .s1_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:605:2: Cell pin connected by name with empty reference: 's1_rlast'
  605 | .s1_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:607:2: Cell pin connected by name with empty reference: 's1_rready'
  607 | .s1_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:685:2: Cell pin connected by name with empty reference: 's4_awid'
  685 | .s4_awid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:686:2: Cell pin connected by name with empty reference: 's4_awaddr'
  686 | .s4_awaddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:687:2: Cell pin connected by name with empty reference: 's4_awlen'
  687 | .s4_awlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:688:2: Cell pin connected by name with empty reference: 's4_awsize'
  688 | .s4_awsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:689:2: Cell pin connected by name with empty reference: 's4_awburst'
  689 | .s4_awburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:690:2: Cell pin connected by name with empty reference: 's4_awlock'
  690 | .s4_awlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:691:2: Cell pin connected by name with empty reference: 's4_awcache'
  691 | .s4_awcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:692:2: Cell pin connected by name with empty reference: 's4_awprot'
  692 | .s4_awprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:693:2: Cell pin connected by name with empty reference: 's4_awvalid'
  693 | .s4_awvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:695:2: Cell pin connected by name with empty reference: 's4_wid'
  695 | .s4_wid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:696:2: Cell pin connected by name with empty reference: 's4_wdata'
  696 | .s4_wdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:697:2: Cell pin connected by name with empty reference: 's4_wstrb'
  697 | .s4_wstrb          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:698:2: Cell pin connected by name with empty reference: 's4_wlast'
  698 | .s4_wlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:699:2: Cell pin connected by name with empty reference: 's4_wvalid'
  699 | .s4_wvalid         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:701:2: Cell pin connected by name with empty reference: 's4_bid'
  701 | .s4_bid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:702:2: Cell pin connected by name with empty reference: 's4_bresp'
  702 | .s4_bresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:704:2: Cell pin connected by name with empty reference: 's4_bready'
  704 | .s4_bready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:705:2: Cell pin connected by name with empty reference: 's4_arid'
  705 | .s4_arid           (                    ),
      |  ^~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:706:2: Cell pin connected by name with empty reference: 's4_araddr'
  706 | .s4_araddr         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:707:2: Cell pin connected by name with empty reference: 's4_arlen'
  707 | .s4_arlen          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:708:2: Cell pin connected by name with empty reference: 's4_arsize'
  708 | .s4_arsize         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:709:2: Cell pin connected by name with empty reference: 's4_arburst'
  709 | .s4_arburst        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:710:2: Cell pin connected by name with empty reference: 's4_arlock'
  710 | .s4_arlock         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:711:2: Cell pin connected by name with empty reference: 's4_arcache'
  711 | .s4_arcache        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:712:2: Cell pin connected by name with empty reference: 's4_arprot'
  712 | .s4_arprot         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:713:2: Cell pin connected by name with empty reference: 's4_arvalid'
  713 | .s4_arvalid        (                    ),
      |  ^~~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:715:2: Cell pin connected by name with empty reference: 's4_rid'
  715 | .s4_rid            (                    ),
      |  ^~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:716:2: Cell pin connected by name with empty reference: 's4_rdata'
  716 | .s4_rdata          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:717:2: Cell pin connected by name with empty reference: 's4_rresp'
  717 | .s4_rresp          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:718:2: Cell pin connected by name with empty reference: 's4_rlast'
  718 | .s4_rlast          (                    ),
      |  ^~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:720:2: Cell pin connected by name with empty reference: 's4_rready'
  720 | .s4_rready         (                    ),
      |  ^~~~~~~~~
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rw_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_psel_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_enab_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_addr_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_valid_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_wdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_rdata_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'apb_ready_dma'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_grant'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_req_o'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINMISSING: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:726:14: Cell has missing pin: 'dma_ack_i'
  726 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:128:10: Cell pin connected by name with empty reference: 'usage_o'
  128 |         .usage_o       ( )
      |          ^~~~~~~
                          /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                          /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:107:6: Cell pin connected by name with empty reference: 'free_ready_o'
  107 |     .free_ready_o  ( ),
      |      ^~~~~~~~~~~~
                          /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                          /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-PINCONNECTEMPTY: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:253:8: Cell pin connected by name with empty reference: 'tlb_read_rsp'
  253 |       .tlb_read_rsp   (),
      |        ^~~~~~~~~~~~
                          /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                          /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                          /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                          ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-MISINDENT: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v:160:46: Misleading indentation
  160 |                                 rcounter16   <= rcounter16_minus_1;
      |                                              ^~
                    /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v:153:25: ... Expected indentation matching this earlier statement's line:
  153 |                         if (rcounter16_eq_0) begin
      |                         ^~
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:62:32: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
   62 |         if (LSB_HIGH_PRIORITY) begin
      |                                ^~~~~
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:65:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
   65 |         end else begin
      |                  ^~~~~
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:75:36: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
   75 |             if (LSB_HIGH_PRIORITY) begin
      |                                    ^~~~~
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:78:22: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
   78 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/Divider.sv:75:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                           : ... Suggest assign a label with 'begin : gen_<label_name>'
   75 |   for (genvar i = 0; i < 3; i += 1) begin
      |   ^~~
                     /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:43:1: ... note: In file included from 'MultDivUnit.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:106:7: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                               : ... Suggest assign a label with 'begin : gen_<label_name>'
  106 |       for (genvar i = 2; i < 34; i = i + 2) begin
      |       ^~~
                     /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:152:7: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)
                                                                               : ... Suggest assign a label with 'begin : gen_<label_name>'
  152 |       for (genvar i = 1; i < 68; i = i + 1) begin
      |       ^~~
                     /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-GENUNNAMED: /home/suyang/projects/chiplab/IP/myCPU/Booth.sv:44:9: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)
                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
   44 |         for (genvar i = 1 ; i < FACIEND_WIDTH; i = i + 1) begin
      |         ^~~
                     /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:99:1: ... note: In file included from 'Multiplier.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-DEFPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:259:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                  : ... Suggest use instantiation with #(.width(...etc...))
  259 |   defparam i_uart_sync_flops.width      = 1;
      |                                         ^
%Warning-DEFPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:260:41: defparam is deprecated (IEEE 1800-2017 C.4.1)
                                                                                  : ... Suggest use instantiation with #(.init_value(...etc...))
  260 |   defparam i_uart_sync_flops.init_value = 1'b1;
      |                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:218:41: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'M_BASE_ADDR' generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  218 | parameter M_BASE_ADDR_INT = M_BASE_ADDR ? M_BASE_ADDR : calcBaseAddrs(0);
      |                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:86:21: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 2 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_inst'
   86 | assign output_valid = stage_valid[LEVELS-1];
      |                     ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/SyncFIFO.sv:89:39: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'status_cnt_q' generates 4 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_DispatchQueue.gen_multi_fifo_ctrl[0].U_SyncFIFO'
   89 |   assign full_o       = (status_cnt_q == FIFO_DEPTH);
      |                                       ^~
                      /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:120:1: ... note: In file included from 'SyncMultiChannelFIFO.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v:90:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx'
   90 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_rfifo.v:112:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx'
  112 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/arbiter.v:123:57: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'masked_request_index' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst'
  123 |                     mask_next = {PORTS{1'b1}} >> (PORTS - masked_request_index);
      |                                                         ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/arbiter.v:132:57: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'request_index' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst'
  132 |                     mask_next = {PORTS{1'b1}} >> (PORTS - request_index);
      |                                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/arbiter.v:109:63: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's AND generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst'
  109 |     end else if (ARB_BLOCK && ARB_BLOCK_ACK && grant_valid && !(grant_reg & acknowledge)) begin
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/arbiter.v:104:37: Logical operator LOGAND expects 1 bit on the RHS, but RHS's AND generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst'
  104 |     if (ARB_BLOCK && !ARB_BLOCK_ACK && grant_reg & request) begin
      |                                     ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/OrderReservationStation.sv:72:37: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'status_cnt_q' generates 3 bits.
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MemOrderReservationStation'
   72 |   assign full       = (status_cnt_q == RS_SIZE);
      |                                     ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:418:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/OrderReservationStation.sv:97:31: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'write_pointer_q' generates 2 bits.
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MemOrderReservationStation'
   97 |           if (write_pointer_q == RS_SIZE - 1)
      |                               ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:418:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/OrderReservationStation.sv:132:30: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'read_pointer_n' generates 2 bits.
                                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MemOrderReservationStation'
  132 |           if (read_pointer_n == RS_SIZE - 1)
      |                              ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:418:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:93:24: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'j' generates 32 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation'
   93 |           write_idx[i] = j;
      |                        ^
                     /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:151:26: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'j' generates 32 bits.
                                                                                        : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation'
  151 |             issue_idx[i] = j;
      |                          ^
                     /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:108:64: Operator LT expects 2 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_DispatchQueue'
  108 |       assign fifo_pop[i] = |read_ready_i & (port_read_index[i] < read_num);
      |                                                                ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:109:83: Operator LT expects 2 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_DispatchQueue'
  109 |       assign fifo_push[i] = |write_valid_i & write_ready_o & (port_write_index[i] < write_num);
      |                                                                                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:142:11: Logical operator IF expects 1 bit on the If, but If's VARREF 'read_ready_i' generates 2 bits.
                                                                                          : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_DispatchQueue'
  142 |           if(read_ready_i) begin
      |           ^~
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/TranslationLookasideBuffer.sv:73:21: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                                               : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit.U_TranslationLookasideBuffer'
   73 |         matched_idx = i;
      |                     ^
                     /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:249:1: ... note: In file included from 'MemoryManagementUnit.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:253:21: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
  253 |         matched_way = i;
      |                     ^
                     /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:536:37: Operator EQ expects 32 or 4 bits on the LHS, but LHS's VARREF 'axi_wdata_idx' generates 3 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
  536 |     axi4_mst.w_last = axi_wdata_idx == (4 * 8) / 4 - 1;
      |                                     ^~
                      /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:582:22: Operator ASSIGN expects 256 bits on the Assign RHS, but Assign RHS's REPLICATE generates 224 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
  582 |       data_ram_wdata = {axi4_mst.r_data, axi_rdata_buffer[(4 * 8) / 4 - 2:1]};
      |                      ^
                      /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:65:19: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   65 |     head_n = head + free_req_cnt;
      |                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:67:21: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'alloc_req_cnt' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   67 |       tail_n = tail + alloc_req_cnt;
      |                     ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:78:35: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'rd_preg_idx' generates 6 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   78 |         rd_preg_idx = rd_preg_idx < PHY_REG_NUM - 1 ? rd_preg_idx + 1 : 0;
      |                                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:90:35: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'wr_preg_idx' generates 6 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   90 |         wr_preg_idx = wr_preg_idx < PHY_REG_NUM - 1 ? wr_preg_idx + 1 : 0;
      |                                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:96:39: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   96 |       free_list_cnt_n = free_list_cnt + free_req_cnt - alloc_req_cnt;
      |                                       ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:96:54: Operator SUB expects 7 bits on the RHS, but RHS's VARREF 'alloc_req_cnt' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   96 |       free_list_cnt_n = free_list_cnt + free_req_cnt - alloc_req_cnt;
      |                                                      ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:98:39: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
   98 |       free_list_cnt_n = free_list_cnt + free_req_cnt;
      |                                       ^
                      /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/FreeList.sv:105:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'PHY_REG_NUM' generates 32 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.inst_FreeList'
  105 |       free_list_cnt <= PHY_REG_NUM;
      |                     ^~
                     /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:101:1: ... note: In file included from 'Scheduler.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v:86:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx'
   86 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_tfifo.v:92:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx'
   92 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:230:38: Logical operator LOGAND expects 1 bit on the LHS, but LHS's SEL generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  230 |         if (M_ADDR_WIDTH[i*32 +: 32] && (M_ADDR_WIDTH[i*32 +: 32] < 12 || M_ADDR_WIDTH[i*32 +: 32] > ADDR_WIDTH)) begin
      |                                      ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:238:9: Logical operator IF expects 1 bit on the If, but If's SEL generates 32 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  238 |         if (M_ADDR_WIDTH[i*32 +: 32]) begin
      |         ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:266:42: Logical operator LOGAND expects 1 bit on the LHS, but LHS's SEL generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  266 |             if (M_ADDR_WIDTH[i*32 +: 32] && M_ADDR_WIDTH[j*32 +: 32]) begin
      |                                          ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:266:42: Logical operator LOGAND expects 1 bit on the RHS, but RHS's SEL generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  266 |             if (M_ADDR_WIDTH[i*32 +: 32] && M_ADDR_WIDTH[j*32 +: 32]) begin
      |                                          ^~
%Warning-ASCRANGE: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:306:5: Ascending bit range vector: left < right of bit range: [-1:0]
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  306 | reg [CL_M_COUNT-1:0] m_select_reg = 2'd0, m_select_next;
      |     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:437:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  437 | wire                    current_m_axi_awlock    = m_axi_awlock[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:443:64: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  443 | wire                    current_m_axi_awvalid   = m_axi_awvalid[m_select_reg];
      |                                                                ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:444:64: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  444 | wire                    current_m_axi_awready   = m_axi_awready[m_select_reg];
      |                                                                ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:447:62: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  447 | wire                    current_m_axi_wlast     = m_axi_wlast[m_select_reg];
      |                                                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:449:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  449 | wire                    current_m_axi_wvalid    = m_axi_wvalid[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:450:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  450 | wire                    current_m_axi_wready    = m_axi_wready[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:454:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  454 | wire                    current_m_axi_bvalid    = m_axi_bvalid[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:455:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  455 | wire                    current_m_axi_bready    = m_axi_bready[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:461:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  461 | wire                    current_m_axi_arlock    = m_axi_arlock[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:467:64: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  467 | wire                    current_m_axi_arvalid   = m_axi_arvalid[m_select_reg];
      |                                                                ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:468:64: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  468 | wire                    current_m_axi_arready   = m_axi_arready[m_select_reg];
      |                                                                ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:472:62: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  472 | wire                    current_m_axi_rlast     = m_axi_rlast[m_select_reg];
      |                                                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:474:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  474 | wire                    current_m_axi_rvalid    = m_axi_rvalid[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:475:63: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  475 | wire                    current_m_axi_rready    = m_axi_rready[m_select_reg];
      |                                                               ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:485:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's SHIFTR generates 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  485 | assign s_select = grant_encoded >> 1;
      |                 ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:618:39: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  618 |                         m_select_next = i;
      |                                       ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:619:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'j' generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  619 |                         axi_region_next = j;
      |                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:617:64: Logical operator LOGAND expects 1 bit on the LHS, but LHS's SEL generates 32 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  617 |                     if (M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32] && (!M_SECURE[i] || !axi_prot_reg[1]) && ((read ? M_CONNECT_READ : M_CONNECT_WRITE) & (1 << (s_select+i*S_COUNT))) && (axi_addr_reg >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32]) == (M_BASE_ADDR_INT[(i*M_REGIONS+j)*ADDR_WIDTH +: ADDR_WIDTH] >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32])) begin
      |                                                                ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:617:165: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 's_select' generates 1 bits.
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  617 |                     if (M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32] && (!M_SECURE[i] || !axi_prot_reg[1]) && ((read ? M_CONNECT_READ : M_CONNECT_WRITE) & (1 << (s_select+i*S_COUNT))) && (axi_addr_reg >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32]) == (M_BASE_ADDR_INT[(i*M_REGIONS+j)*ADDR_WIDTH +: ADDR_WIDTH] >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32])) begin
      |                                                                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:617:102: Logical operator LOGAND expects 1 bit on the RHS, but RHS's AND generates 32 or 2 bits.
                                                                                      : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  617 |                     if (M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32] && (!M_SECURE[i] || !axi_prot_reg[1]) && ((read ? M_CONNECT_READ : M_CONNECT_WRITE) & (1 << (s_select+i*S_COUNT))) && (axi_addr_reg >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32]) == (M_BASE_ADDR_INT[(i*M_REGIONS+j)*ADDR_WIDTH +: ADDR_WIDTH] >> M_ADDR_WIDTH[(i*M_REGIONS+j)*32 +: 32])) begin
      |                                                                                                      ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:628:38: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  628 |                     m_axi_rready_next[m_select_reg] = s_axi_rready_int_early;
      |                                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:653:35: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  653 |                 m_axi_awvalid_next[m_select_reg] = 1'b1;
      |                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:666:38: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  666 |                     m_axi_bready_next[m_select_reg] = 1'b1;
      |                                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:677:30: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  677 |             m_axi_bready_next[m_select_reg] = 1'b1;
      |                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:680:34: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  680 |                 m_axi_bready_next[m_select_reg] = 1'b0;
      |                                  ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:704:30: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  704 |             m_axi_rready_next[m_select_reg] = s_axi_rready_int_early;
      |                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:707:35: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  707 |                 m_axi_arvalid_next[m_select_reg] = 1'b1;
      |                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:720:38: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  720 |                     m_axi_rready_next[m_select_reg] = 1'b0;
      |                                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:753:30: Logical operator LOGOR expects 1 bit on the RHS, but RHS's VARREF 'acknowledge' generates 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  753 |             if (!grant_valid || acknowledge) begin
      |                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:812:42: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                      : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  812 | reg [S_COUNT-1:0]     s_axi_rvalid_reg = 1'b0, s_axi_rvalid_next;
      |                                          ^~~~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:866:26: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                      : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  866 |         s_axi_rvalid_reg <= 1'b0;
      |                          ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:939:30: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  939 |             m_axi_wvalid_next[m_select_reg] = m_axi_wvalid_int;
      |                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:948:26: Bit extraction of var[0:0] requires 1 bit index, not 2 bits.
                                                                                     : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  948 |         m_axi_wvalid_next[m_select_reg] = temp_m_axi_wvalid_reg;
      |                          ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:59:19: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   59 |     head_n = head + free_req_cnt;
      |                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:60:19: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'alloc_req_cnt' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   60 |     tail_n = tail + alloc_req_cnt;
      |                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:64:17: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'tail' generates 6 bits.
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   64 |     wr_preg_idx = tail;
      |                 ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:68:35: Operator LT expects 32 bits on the LHS, but LHS's VARREF 'wr_preg_idx' generates 1 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   68 |         wr_preg_idx = wr_preg_idx < PHY_REG_NUM - 1 ? wr_preg_idx + 1 : 0;
      |                                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:73:36: Operator ADD expects 7 bits on the LHS, but LHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   73 |     free_list_cnt_n = free_req_cnt + free_req_cnt - alloc_req_cnt;
      |                                    ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:73:36: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'free_req_cnt' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   73 |     free_list_cnt_n = free_req_cnt + free_req_cnt - alloc_req_cnt;
      |                                    ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:73:51: Operator SUB expects 7 bits on the RHS, but RHS's VARREF 'alloc_req_cnt' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   73 |     free_list_cnt_n = free_req_cnt + free_req_cnt - alloc_req_cnt;
      |                                                   ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:80:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   80 |        free_list[i] <= i;
      |                     ^~
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:82:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'PHY_REG_NUM' generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   82 |       free_list_cnt <= PHY_REG_NUM;
      |                     ^~
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:88:29: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'alloc_cnt' generates 2 bits.
                                                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   88 |       tail_ptr_n = tail_ptr + alloc_cnt;
      |                             ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:91:31: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'tail_ptr' generates 7 bits.
                                                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   91 |       alloc_ptr[i] = tail_ptr + i;
      |                               ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:91:20: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   91 |       alloc_ptr[i] = tail_ptr + i;
      |                    ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:108:35: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 64 bits.
                                                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  108 |         rob_n[alloc_ptr[i]].instr = alloc_req.instr;
      |                                   ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:118:71: Operator GT expects 4 bits on the LHS, but LHS's SEL generates 3 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  118 |     misc_psc = misc_wb_req.instr_type == (3'd4) & misc_wb_req.misc_op > 4'd0;  
      |                                                                       ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:276:38: Operator ADD expects 32 or 9 bits on the LHS, but LHS's VARREF 'head_idx' generates 6 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  276 |     redirect_mask[1] = ~rob[head_idx + 1].br_redirect;
      |                                      ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:278:38: Operator ADD expects 32 or 9 bits on the LHS, but LHS's VARREF 'head_idx' generates 6 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  278 |     exc_mask[1]      = ~rob[head_idx + 1].excp.valid;
      |                                      ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:289:54: Operator ADD expects 32 or 9 bits on the LHS, but LHS's VARREF 'head_idx' generates 6 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  289 |     commit_valid[1] = commit_valid[0] & rob[head_idx + 1].complete & commit_mask[1] & (head_ptr + 1 < tail_ptr);
      |                                                      ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:292:27: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'commit_cnt' generates 2 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  292 |     head_ptr_n = head_ptr + commit_cnt;
      |                           ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:296:41: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'head_idx' generates 6 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  296 |       cmt_o.rob_entry[i] = rob[head_idx + i];
      |                                         ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:300:29: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'alloc_cnt' generates 2 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  300 |       rob_cnt_n = rob_cnt_q + alloc_cnt - commit_cnt;
      |                             ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:300:41: Operator SUB expects 7 bits on the RHS, but RHS's VARREF 'commit_cnt' generates 2 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  300 |       rob_cnt_n = rob_cnt_q + alloc_cnt - commit_cnt;
      |                                         ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:302:29: Operator SUB expects 7 bits on the RHS, but RHS's VARREF 'commit_cnt' generates 2 bits.
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
  302 |       rob_cnt_n = rob_cnt_q - commit_cnt;
      |                             ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:349:50: Operator LT expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  349 |           (3'd0) : dq_read_ready[0] = alu_cnt[0] < $countones(alu_rs_wr_ready);
      |                                                  ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:359:50: Operator LT expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  359 |           (3'd0) : dq_read_ready[i] = alu_cnt[i] < $countones(alu_rs_wr_ready) & dq_read_ready[i - 1];
      |                                                  ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:465:6: Input port connection 'option_code_i' expects 6 bits on the pin connection, but pin connection's VARREF 'mdu_rs_oc' generates 3 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  465 |     .option_code_i (mdu_rs_oc),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:473:6: Output port connection 'issue_oc_o' expects 6 bits on the pin connection, but pin connection's VARREF 'mdu_issue_oc' generates 3 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  473 |     .issue_oc_o    (mdu_issue_oc)
      |      ^~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:157:21: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 's1_fetch_en' generates 2 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  157 |   assign s1_ready = !s1_fetch_en && !s1_cacop_en ? '1 :   
      |                     ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:158:34: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 's1_fetch_en' generates 2 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  158 |                      s1_fetch_en && (!miss || cache_state == UNCACHE) && icache_rsp.ready ? '1 :   
      |                                  ^~
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:185:84: Operator AND expects 2 bits on the LHS, but LHS's EQ generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  185 |       matched_way_oh[i] = paddr[32 - 1:$clog2((1024 * 4) / 2)] == tag_ram_rdata[i] & valid_ram_rdata;
      |                                                                                    ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:185:25: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's AND generates 2 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  185 |       matched_way_oh[i] = paddr[32 - 1:$clog2((1024 * 4) / 2)] == tag_ram_rdata[i] & valid_ram_rdata;
      |                         ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:186:19: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  186 |       matched_way = matched_way_oh[i] ? i : '0;
      |                   ^
                     /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                     /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:308:37: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'replaced_way' generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  308 |                        replaced_way == i &
      |                                     ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:314:20: Operator ASSIGN expects 256 bits on the Assign RHS, but Assign RHS's REPLICATE generates 224 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  314 |     data_ram_wdata = {axi4_mst.r_data, axi_rdata_buffer[((4 * 8) / 4) - 2:1]};
      |                    ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:324:76: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  324 |         tag_ram_we[i] = s1_cacop_mode == 2'b00 & s1_vaddr[$clog2(2) - 1:0] == i & icacop_rsp.ready;
      |                                                                            ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:326:77: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'replaced_way' generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  326 |         tag_ram_we[i] = |s1_fetch_en & cache_state == REFILL & replaced_way == i & axi4_mst.r_last;
      |                                                                             ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:346:63: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  346 |           2'b01 : valid_ram_we[i] = s1_vaddr[$clog2(2) - 1:0] == i & icacop_rsp.ready;
      |                                                               ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:347:82: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'matched_way' generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  347 |           2'b10 : valid_ram_we[i] = ~icacop_rsp.excp.valid & ~miss & matched_way == i & icacop_rsp.ready;
      |                                                                                  ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:351:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'replaced_way' generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
  351 |         valid_ram_we[i] = |s1_fetch_en & cache_state == REFILL & replaced_way == i & axi4_mst.r_last;
      |                                                                               ^~
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHCONCAT: /home/suyang/projects/chiplab/IP/myCPU/BranchPredictionUnit.sv:49:29: Unsized numbers/parameters not allowed in concatenations.
                                                                                          : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.U_BranchPredictionUnit'
   49 |       npc = {pc[31:NPC_OFS] + 1, {NPC_OFS{1'b0}}};
      |                             ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:345:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHCONCAT: /home/suyang/projects/chiplab/IP/myCPU/BranchPredictionUnit.sv:49:32: Unsized numbers/parameters not allowed in replications.
                                                                                          : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.U_BranchPredictionUnit'
   49 |       npc = {pc[31:NPC_OFS] + 1, {NPC_OFS{1'b0}}};
      |                                ^
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:345:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v:231:18: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '4'h0' generates 4 bits.
                                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
  231 |          counter <= 4'b0;
      |                  ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v:264:48: Operator ADD expects 3 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
  264 |                        error_time<= error_time + !srx_pad_i;
      |                                                ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:154:24: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 15 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  154 |           nand_command <= {1'b0,1'b0,1'b0,1'b0,9'b0,1'b0,NANDtag};
      |                        ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:194:27: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  194 |        else nand_ce_map1  <= {READ_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                           ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:197:28: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  197 |        else nand_rdy_map1  <= {WRITE_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                            ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:228:26: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  228 |             addr_in_die  <= {9'h0,nand_addr_r[15:0],4'b0,nand_addr_c[11:0]};
      |                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:286:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  286 | assign   NAND_CE_pre_o[0] = (nand_number ==4'h0) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:287:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  287 | assign   NAND_CE_pre_o[1] = (nand_number ==4'h1) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:288:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  288 | assign   NAND_CE_pre_o[2] = (nand_number ==4'h2) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:289:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  289 | assign   NAND_CE_pre_o[3] = (nand_number ==4'h3) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:290:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  290 | assign   NAND_IORDY   = (nand_number ==4'h0) ? NAND_IORDY_post_i[0]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:291:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  291 |                         (nand_number ==4'h1) ? NAND_IORDY_post_i[1]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:292:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  292 |                         (nand_number ==4'h2) ? NAND_IORDY_post_i[2]:
      |                                      ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:293:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  293 |                         (nand_number ==4'h3) ? NAND_IORDY_post_i[3]:1'b1;
      |                                      ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:339:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 34 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  339 |            REG_DAT_T = {20'b0,nand_addr_c};
      |                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:343:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'nand_timing' generates 16 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  343 |            REG_DAT_T = nand_timing;
      |                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:347:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  347 |            REG_DAT_T = {status,ID_INFORM[47:32]};
      |                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:617:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  617 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:621:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  621 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:625:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  625 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:629:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  629 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:591:63: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  591 |                                   else  if(WAIT_NUM<=HOLD_NUM && WAIT_NUM) begin
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:688:68: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  688 |                                                     else  NAND_O   <= NAND_ADDR[35:32];
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:675:70: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  675 |                                              else  if(NAND_ADDR_COUNT==2'b10) begin 
      |                                                                      ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:671:64: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  671 |                                             if(NAND_ADDR_COUNT == 2'b11) begin 
      |                                                                ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:700:81: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  700 |                                               WAIT_NUM      <= nand_timing[7:0] + 2'b10;
      |                                                                                 ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:691:68: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  691 |                                       else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:756:69: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  756 |                                                     else  NAND_O    <= NAND_ADDR[37:32];
      |                                                                     ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:767:78: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  767 |                                                 WAIT_NUM  <= nand_timing[7:0]+2'b10; 
      |                                                                              ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:759:64: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  759 |                                   else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:838:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  838 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:840:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:840:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:840:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:842:80: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:842:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:842:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:844:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:844:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:844:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:855:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:857:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:859:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:866:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:868:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:870:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:879:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:881:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:883:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:907:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  907 |                                     if ((~DMA_OP_DONE||DMA_OP_DONE &&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (READ_MAX_COUNT-3'h4))) && ~NAND_HIT )
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1001:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1001 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1003:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                  ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1003:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1003:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1005:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1005:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1005:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1007:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                  ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1007:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                         ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1007:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1018:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1020:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1022:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1029:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1031:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1033:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1042:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1044:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1046:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1060:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1060 |                                     else if(DMA_OP_DONE&&~NAND_HIT&&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (WRITE_MAX_COUNT-3'h4)))
      |                                                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1094:84: Operator SUB expects 32 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1094 |                                                         NAND_OP_NUM <= NAND_OP_NUM - 3'b100; 
      |                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1100:83: Operator ADD expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1100 |                                                         data_count  <= data_count + 3'b100;
      |                                                                                   ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1087:57: Operator EQ expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1087 |                                      else  if((WAIT_NUM == 1'b1)&&DMA_OP_DONE) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1073:56: Operator GT expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1073 |                                     else if ((WAIT_NUM > 1'b1) && DMA_OP_DONE) begin
      |                                                        ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1135:67: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1135 |                                      WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                   ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1207:46: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1207 |                             else if(WAIT_NUM && WAIT_NUM >1 ) begin
      |                                              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1292:74: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1292 |                                             WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                          ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1302:55: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's CONST '36'h0' generates 36 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1302 |                                           NAND_ADDR   <= 36'h0;
      |                                                       ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:1408:63: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
 1408 |                                  WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                               ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:166:23: Operator EQ expects 8 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  166 |         if(sclk_count == fi_di_reg[7:1]) begin
      |                       ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:277:25: Operator COND expects 8 bits on the Conditional False, but Conditional False's VARREF 'ier' generates 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  277 |     3'd1 : dat_o = dlab ? dl[15:8] : ier;
      |                         ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:531:14: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  531 |        M_cnt <= 8'h0;
      |              ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:534:22: Operator ADD expects 32 or 24 bits on the RHS, but RHS's VARREF 'M_toggle' generates 1 bits.
                                                                                     : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  534 |        dlc <= dl - 1 + M_toggle;    
      |                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:534:12: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 32 or 24 bits.
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  534 |        dlc <= dl - 1 + M_toggle;    
      |            ^~
%Warning-WIDTHEXPAND: ../testbench/difftest.v:111:3: Operator TASKREF 'v_difftest_ExcpEvent' expects 8 bits on the Function Argument, but Function Argument's VARREF 'excp_valid' generates 1 bits.
                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.DifftestExcpEvent'
  111 |   v_difftest_ExcpEvent (
      |   ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: ../testbench/difftest.v:85:3: Operator TASKREF 'v_difftest_InstrCommit' expects 8 bits on the Function Argument, but Function Argument's VARREF 'TLBFILL_index' generates 5 bits.
                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.gen_commit_diff[1].DifftestInstrCommit'
   85 |   v_difftest_InstrCommit (
      |   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:86:6: Input port connection 's00_axi_awlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'aw_len' generates 4 bits.
                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
   86 |     .s00_axi_awlen    (icache_axi4_mst.aw_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:92:6: Input port connection 's00_axi_awqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'aw_qos' generates 1 bits.
                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
   92 |     .s00_axi_awqos    (icache_axi4_mst.aw_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:103:6: Output port connection 's00_axi_bresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'b_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  103 |     .s00_axi_bresp    (icache_axi4_mst.b_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:109:6: Input port connection 's00_axi_arlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'ar_len' generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  109 |     .s00_axi_arlen    (icache_axi4_mst.ar_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:115:6: Input port connection 's00_axi_arqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'ar_qos' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  115 |     .s00_axi_arqos    (icache_axi4_mst.ar_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:121:6: Output port connection 's00_axi_rresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'r_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  121 |     .s00_axi_rresp    (icache_axi4_mst.r_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:129:6: Input port connection 's01_axi_awlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'aw_len' generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  129 |     .s01_axi_awlen    (dcache_axi4_mst.aw_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:135:6: Input port connection 's01_axi_awqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'aw_qos' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  135 |     .s01_axi_awqos    (dcache_axi4_mst.aw_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:146:6: Output port connection 's01_axi_bresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'b_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  146 |     .s01_axi_bresp    (dcache_axi4_mst.b_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:152:6: Input port connection 's01_axi_arlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'ar_len' generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  152 |     .s01_axi_arlen    (dcache_axi4_mst.ar_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:158:6: Input port connection 's01_axi_arqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'ar_qos' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  158 |     .s01_axi_arqos    (dcache_axi4_mst.ar_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:164:6: Output port connection 's01_axi_rresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'r_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  164 |     .s01_axi_rresp    (dcache_axi4_mst.r_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:171:6: Output port connection 'm00_axi_awregion' expects 4 bits on the pin connection, but pin connection's VARXREF 'aw_region' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  171 |     .m00_axi_awregion (axi4_mst.aw_region),
      |      ^~~~~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:173:6: Output port connection 'm00_axi_awlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'aw_len' generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  173 |     .m00_axi_awlen    (axi4_mst.aw_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:179:6: Output port connection 'm00_axi_awqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'aw_qos' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  179 |     .m00_axi_awqos    (axi4_mst.aw_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:190:6: Input port connection 'm00_axi_bresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'b_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  190 |     .m00_axi_bresp    (axi4_mst.b_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:195:6: Output port connection 'm00_axi_arregion' expects 4 bits on the pin connection, but pin connection's VARXREF 'ar_region' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  195 |     .m00_axi_arregion (axi4_mst.ar_region),
      |      ^~~~~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:197:6: Output port connection 'm00_axi_arlen' expects 8 bits on the pin connection, but pin connection's VARXREF 'ar_len' generates 4 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  197 |     .m00_axi_arlen    (axi4_mst.ar_len),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:203:6: Output port connection 'm00_axi_arqos' expects 4 bits on the pin connection, but pin connection's VARXREF 'ar_qos' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  203 |     .m00_axi_arqos    (axi4_mst.ar_qos),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:209:6: Input port connection 'm00_axi_rresp' expects 2 bits on the pin connection, but pin connection's VARXREF 'r_resp' generates 1 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  209 |     .m00_axi_rresp    (axi4_mst.r_resp),
      |      ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:223:10: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  223 |         .pc                 (U_Pipeline.rob_cmt_o.rob_entry[i].pc),
      |          ^~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:231:10: Input port connection 'wdest' expects 8 bits on the pin connection, but pin connection's SEL generates 5 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  231 |         .wdest              (U_Pipeline.rob_cmt_o.rob_entry[i].arch_reg),
      |          ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:232:10: Input port connection 'wdata' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  232 |         .wdata              (U_Pipeline.rob_cmt_o.rob_entry[i].rf_wdata),
      |          ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:243:8: Input port connection 'intrNo' expects 32 bits on the pin connection, but pin connection's SEL generates 11 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  243 |       .intrNo             (U_Pipeline.csr_estat_diff[12:2]),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:244:8: Input port connection 'cause' expects 32 bits on the pin connection, but pin connection's SEL generates 6 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  244 |       .cause              (U_Pipeline.rob_cmt_o.rob_entry[0].excp.ecode),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:245:8: Input port connection 'exceptionPC' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  245 |       .exceptionPC        (U_Pipeline.rob_cmt_o.rob_entry[0].pc),
      |        ^~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:263:58: Operator AND expects 8 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  263 |       .valid              (U_Pipeline.rob_cmt_o.valid[0] & 
      |                                                          ^
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:263:58: Operator AND expects 8 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  263 |       .valid              (U_Pipeline.rob_cmt_o.valid[0] & 
      |                                                          ^
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:265:8: Input port connection 'storePAddr' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  265 |       .storePAddr         (U_Pipeline.rob_cmt_o.rob_entry[0].mem_paddr),
      |        ^~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:266:8: Input port connection 'storeVAddr' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  266 |       .storeVAddr         (U_Pipeline.rob_cmt_o.rob_entry[0].mem_vaddr),
      |        ^~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:267:8: Input port connection 'storeData' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  267 |       .storeData          (U_Pipeline.rob_cmt_o.rob_entry[0].store_data)
      |        ^~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:275:60: Operator AND expects 8 bits on the LHS, but LHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  275 |         .valid              (U_Pipeline.rob_cmt_o.valid[i] & 
      |                                                            ^
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:275:60: Operator AND expects 8 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  275 |         .valid              (U_Pipeline.rob_cmt_o.valid[i] & 
      |                                                            ^
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:277:10: Input port connection 'paddr' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  277 |         .paddr              (U_Pipeline.rob_cmt_o.rob_entry[i].mem_paddr),
      |          ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:278:10: Input port connection 'vaddr' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  278 |         .vaddr              (U_Pipeline.rob_cmt_o.rob_entry[i].mem_vaddr)
      |          ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:285:8: Input port connection 'crmd' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_crmd_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  285 |       .crmd               (U_Pipeline.csr_crmd_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:286:8: Input port connection 'prmd' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_prmd_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  286 |       .prmd               (U_Pipeline.csr_prmd_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:288:8: Input port connection 'ecfg' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_ecfg_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  288 |       .ecfg               (U_Pipeline.csr_ecfg_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:289:8: Input port connection 'estat' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_estat_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  289 |       .estat              (U_Pipeline.csr_estat_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:290:8: Input port connection 'era' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_era_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  290 |       .era                (U_Pipeline.csr_era_diff     ),
      |        ^~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:291:8: Input port connection 'badv' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_badv_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  291 |       .badv               (U_Pipeline.csr_badv_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:292:8: Input port connection 'eentry' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_eentry_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  292 |       .eentry             (U_Pipeline.csr_eentry_diff  ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:293:8: Input port connection 'tlbidx' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tlbidx_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  293 |       .tlbidx             (U_Pipeline.csr_tlbidx_diff  ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:294:8: Input port connection 'tlbehi' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tlbehi_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  294 |       .tlbehi             (U_Pipeline.csr_tlbehi_diff  ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:295:8: Input port connection 'tlbelo0' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tlbelo0_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  295 |       .tlbelo0            (U_Pipeline.csr_tlbelo0_diff ),
      |        ^~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:296:8: Input port connection 'tlbelo1' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tlbelo1_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  296 |       .tlbelo1            (U_Pipeline.csr_tlbelo1_diff ),
      |        ^~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:297:8: Input port connection 'asid' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_asid_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  297 |       .asid               (U_Pipeline.csr_asid_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:298:8: Input port connection 'pgdl' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_pgdl_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  298 |       .pgdl               (U_Pipeline.csr_pgdl_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:299:8: Input port connection 'pgdh' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_pgdh_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  299 |       .pgdh               (U_Pipeline.csr_pgdh_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:300:8: Input port connection 'save0' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_save0_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  300 |       .save0              (U_Pipeline.csr_save0_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:301:8: Input port connection 'save1' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_save1_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  301 |       .save1              (U_Pipeline.csr_save1_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:302:8: Input port connection 'save2' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_save2_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  302 |       .save2              (U_Pipeline.csr_save2_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:303:8: Input port connection 'save3' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_save3_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  303 |       .save3              (U_Pipeline.csr_save3_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:304:8: Input port connection 'tid' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tid_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  304 |       .tid                (U_Pipeline.csr_tid_diff     ),
      |        ^~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:305:8: Input port connection 'tcfg' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tcfg_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  305 |       .tcfg               (U_Pipeline.csr_tcfg_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:306:8: Input port connection 'tval' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tval_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  306 |       .tval               (U_Pipeline.csr_tval_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:307:8: Input port connection 'ticlr' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_ticlr_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  307 |       .ticlr              (U_Pipeline.csr_ticlr_diff   ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:308:8: Input port connection 'llbctl' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_llbctl_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  308 |       .llbctl             (U_Pipeline.csr_llbctl_diff  ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:309:8: Input port connection 'tlbrentry' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_tlbrentry_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  309 |       .tlbrentry          (U_Pipeline.csr_tlbrentry_diff),
      |        ^~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:310:8: Input port connection 'dmw0' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_dmw0_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  310 |       .dmw0               (U_Pipeline.csr_dmw0_diff    ),
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:311:8: Input port connection 'dmw1' expects 64 bits on the pin connection, but pin connection's VARXREF 'csr_dmw1_diff' generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  311 |       .dmw1               (U_Pipeline.csr_dmw1_diff    )
      |        ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:318:8: Input port connection 'gpr_1' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  318 |       .gpr_1              (U_Pipeline.arch_regfile_n[1]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:319:8: Input port connection 'gpr_2' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  319 |       .gpr_2              (U_Pipeline.arch_regfile_n[2]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:320:8: Input port connection 'gpr_3' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  320 |       .gpr_3              (U_Pipeline.arch_regfile_n[3]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:321:8: Input port connection 'gpr_4' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  321 |       .gpr_4              (U_Pipeline.arch_regfile_n[4]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:322:8: Input port connection 'gpr_5' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  322 |       .gpr_5              (U_Pipeline.arch_regfile_n[5]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:323:8: Input port connection 'gpr_6' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  323 |       .gpr_6              (U_Pipeline.arch_regfile_n[6]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:324:8: Input port connection 'gpr_7' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  324 |       .gpr_7              (U_Pipeline.arch_regfile_n[7]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:325:8: Input port connection 'gpr_8' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  325 |       .gpr_8              (U_Pipeline.arch_regfile_n[8]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:326:8: Input port connection 'gpr_9' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  326 |       .gpr_9              (U_Pipeline.arch_regfile_n[9]    ),
      |        ^~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:327:8: Input port connection 'gpr_10' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  327 |       .gpr_10             (U_Pipeline.arch_regfile_n[10]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:328:8: Input port connection 'gpr_11' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  328 |       .gpr_11             (U_Pipeline.arch_regfile_n[11]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:329:8: Input port connection 'gpr_12' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  329 |       .gpr_12             (U_Pipeline.arch_regfile_n[12]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:330:8: Input port connection 'gpr_13' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  330 |       .gpr_13             (U_Pipeline.arch_regfile_n[13]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:331:8: Input port connection 'gpr_14' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  331 |       .gpr_14             (U_Pipeline.arch_regfile_n[14]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:332:8: Input port connection 'gpr_15' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  332 |       .gpr_15             (U_Pipeline.arch_regfile_n[15]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:333:8: Input port connection 'gpr_16' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  333 |       .gpr_16             (U_Pipeline.arch_regfile_n[16]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:334:8: Input port connection 'gpr_17' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  334 |       .gpr_17             (U_Pipeline.arch_regfile_n[17]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:335:8: Input port connection 'gpr_18' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  335 |       .gpr_18             (U_Pipeline.arch_regfile_n[18]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:336:8: Input port connection 'gpr_19' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  336 |       .gpr_19             (U_Pipeline.arch_regfile_n[19]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:337:8: Input port connection 'gpr_20' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  337 |       .gpr_20             (U_Pipeline.arch_regfile_n[20]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:338:8: Input port connection 'gpr_21' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  338 |       .gpr_21             (U_Pipeline.arch_regfile_n[21]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:339:8: Input port connection 'gpr_22' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  339 |       .gpr_22             (U_Pipeline.arch_regfile_n[22]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:340:8: Input port connection 'gpr_23' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  340 |       .gpr_23             (U_Pipeline.arch_regfile_n[23]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:341:8: Input port connection 'gpr_24' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  341 |       .gpr_24             (U_Pipeline.arch_regfile_n[24]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:342:8: Input port connection 'gpr_25' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  342 |       .gpr_25             (U_Pipeline.arch_regfile_n[25]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:343:8: Input port connection 'gpr_26' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  343 |       .gpr_26             (U_Pipeline.arch_regfile_n[26]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:344:8: Input port connection 'gpr_27' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  344 |       .gpr_27             (U_Pipeline.arch_regfile_n[27]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:345:8: Input port connection 'gpr_28' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  345 |       .gpr_28             (U_Pipeline.arch_regfile_n[28]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:346:8: Input port connection 'gpr_29' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  346 |       .gpr_29             (U_Pipeline.arch_regfile_n[29]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:347:8: Input port connection 'gpr_30' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  347 |       .gpr_30             (U_Pipeline.arch_regfile_n[30]   ),
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:348:8: Input port connection 'gpr_31' expects 64 bits on the pin connection, but pin connection's SEL generates 32 bits.
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina'
  348 |       .gpr_31             (U_Pipeline.arch_regfile_n[31]   )
      |        ^~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:1105:19: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits.
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX.rd_fifo'
 1105 |       fifo_ram[i] <= 2'b0;
      |                   ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:293:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  293 |           axi_s_req_addr <= (axi_s_wstrb[3:0]==4'h2)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1):
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:294:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  294 |                             (axi_s_wstrb[3:0]==4'h4)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2):
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:295:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  295 |                             (axi_s_wstrb[3:0]==4'h8)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h3): 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:296:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  296 |                             (axi_s_wstrb[3:0]==4'h6)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1): 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:297:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  297 |                             (axi_s_wstrb[3:0]==4'hc)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2): axi_s_req_addr ; 
      |                                                                                                    ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:487:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  487 |                     axi_s_rlast     <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:488:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  488 |                     axi_s_rvalid    <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:589:37: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                                           : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  589 |                     axi_s_req_addr  <= 32'h0;
      |                                     ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:171:28: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                   : ... note: In instance 'simu_top.soc.confreg'
  171 |      if (conf_raddr[28:16] == 16'h1fd0)
      |                            ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:100:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARXREF 'ar_len' generates 4 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu'
  100 |     assign arlen   = axi4.ar_len;
      |                    ^
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:103:20: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARXREF 'ar_lock' generates 1 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu'
  103 |     assign arlock  = axi4.ar_lock;
      |                    ^
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:110:24: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'rresp' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu'
  110 |     assign axi4.r_resp = rresp;
      |                        ^
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:117:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARXREF 'aw_len' generates 4 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu'
  117 |     assign awlen   = axi4.aw_len;
      |                    ^
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:120:20: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARXREF 'aw_lock' generates 1 bits.
                                                                               : ... note: In instance 'simu_top.soc.cpu'
  120 |     assign awlock  = axi4.aw_lock;
      |                    ^
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:134:24: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'bresp' generates 2 bits.
                                                                              : ... note: In instance 'simu_top.soc.cpu'
  134 |     assign axi4.b_resp = bresp;
      |                        ^
                     /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                     ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:806:67: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel' generates 3 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                   ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:806:113: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel_reg' generates 3 bits.
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                                                                 ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:814:38: Operator GT expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  814 |                     (wr_resp_pre_sel > 2'h2) ? wr_sel_group_0 : wr_sel_group_1;
      |                                      ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:819:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                               : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  819 |             axi_s_bid       =8'h0;
      |                             ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:844:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'w_addr_dir_int' generates 32 bits.
                                                                               : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  844 |         wr_addr_dir =w_addr_dir_int;
      |                     ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:851:68: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_data_dir' generates 3 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  851 |         wr_data_s_hit[w_ad_int]  =  (!wr_fifo_empty && wr_data_dir == w_ad_int);
      |                                                                    ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:859:44: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  859 | assign wr_addr_hit[3] = axi_s_awaddr[28:16]==16'h1faf || 
      |                                            ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:860:23: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  860 |    axi_s_awaddr[28:16]==16'h1fd0 ;   
      |                       ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:863:81: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  863 | wire wr_addr_hit_temp = ~((axi_s_awaddr[31:16]==16'h1fe0) | (axi_s_awaddr[28:16]==16'h1faf || axi_s_awaddr[28:16]==16'h1fd0));  
      |                                                                                 ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:863:114: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  863 | wire wr_addr_hit_temp = ~((axi_s_awaddr[31:16]==16'h1fe0) | (axi_s_awaddr[28:16]==16'h1faf || axi_s_awaddr[28:16]==16'h1fd0));  
      |                                                                                                                  ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:954:47: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  954 | assign rd_addr_hit[3] = (axi_s_araddr[28:16]) == 16'h1faf ||
      |                                               ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:955:26: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  955 |    (axi_s_araddr[28:16]) == 16'h1fd0 ;   
      |                          ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:958:50: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  958 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                  ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:958:87: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  958 | wire rd_addr_hit_temp = ~(((axi_s_araddr[28:16]) == 16'h1faf || (axi_s_araddr[28:16]) == 16'h1fd0) | ((axi_s_araddr[31:16]) ==16'h1fe0)); 
      |                                                                                       ^~
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:967:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'rd_addr_dir_int' generates 32 bits.
                                                                               : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  967 |         rd_addr_dir =rd_addr_dir_int;
      |                     ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:973:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                               : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  973 |             axi_s_rid       =8'h0;
      |                             ^
%Warning-WIDTHTRUNC: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:974:29: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '128'h0' generates 128 bits.
                                                                               : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  974 |             axi_s_rdata     =128'h0;
      |                             ^
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:981:27: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'rd_data_sel' generates 3 bits.
                                                                                : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  981 |             if(rd_data_sel==axi_rd_data_int) begin
      |                           ^~
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:348:6: Output port connection 'arlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_arlen' generates 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc'
  348 |     .arlen             (cpu_arlen         ), 
      |      ^~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:358:6: Output port connection 'awlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_awlen' generates 4 bits.
                                                                                     : ... note: In instance 'simu_top.soc'
  358 |     .awlen             (cpu_awlen         ), 
      |      ^~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:391:6: Output port connection 'debug0_wb_rf_wen' expects 4 bits on the pin connection, but pin connection's VARREF 'debug0_wb_rf_wen' generates 1 bits.
                                                                                     : ... note: In instance 'simu_top.soc'
  391 |     .debug0_wb_rf_wen  (debug0_wb_rf_wen  ), 
      |      ^~~~~~~~~~~~~~~~
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-WIDTHEXPAND: ../testbench/simu_top.v:137:21: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 104 bits.
                                                    : ... note: In instance 'simu_top'
  137 | assign uart_ctr_bus = {
      |                     ^
%Warning-ALWCOMBORDER: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:465:18: Always_comb variable driven after use: 'decoder_option_code_o'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  465 |           5'b0 : decoder_option_code_o[i].priv_op = (4'd0);
      |                  ^~~~~~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-ALWCOMBORDER: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:336:9: Always_comb variable driven after use: 'mdu_cnt'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  336 |         mdu_cnt[i] = mdu_cnt[i - 1] + 1;
      |         ^~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-ALWCOMBORDER: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:359:20: Always_comb variable driven after use: 'dq_read_ready'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  359 |           (3'd0) : dq_read_ready[i] = alu_cnt[i] < $countones(alu_rs_wr_ready) & dq_read_ready[i - 1];
      |                    ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-ALWCOMBORDER: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:86:5: Always_comb variable driven after use: 'dcache_req'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock'
   86 |     dcache_req.valid = s1_exe.base.valid & 
      |     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-ALWCOMBORDER: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:101:5: Always_comb variable driven after use: 'icacop_req'
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock'
  101 |     icacop_req.valid = s1_exe.base.valid & 
      |     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_top.v:52:19: Bits of signal are not used: 'PADDR'[7:4]
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV.uart0'
   52 | input   [7:0]     PADDR;
      |                   ^~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Decoder.svh:192:45: Bits of signal are not used: 'option_code'[64:33,31,26:25,21:4,0]
                                                                                : ... note: In instance 'simu_top'
  192 | function MiscOpCodeSt gen2misc(OptionCodeSt option_code);
      |                                             ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:27:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/Decoder.svh:193:16: Bits of signal are not driven: 'misc_op_code'[8:5]
                                                                            : ... note: In instance 'simu_top'
  193 |   MiscOpCodeSt misc_op_code;
      |                ^~~~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:27:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Decoder.svh:202:43: Bits of signal are not used: 'option_code'[64:31,29:22,16:0]
                                                                                : ... note: In instance 'simu_top'
  202 | function AluOpCodeSt gen2alu(OptionCodeSt option_code);
      |                                           ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:27:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Decoder.svh:210:43: Bits of signal are not used: 'option_code'[64:32,30:10,3:0]
                                                                                : ... note: In instance 'simu_top'
  210 | function MemOpCodeSt gen2mem(OptionCodeSt option_code);
      |                                           ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:27:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Decoder.svh:219:43: Bits of signal are not used: 'option_code'[64:31,29:27,24:0]
                                                                                : ... note: In instance 'simu_top'
  219 | function MduOpCodeSt gen2mdu(OptionCodeSt option_code);
      |                                           ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:27:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.svh:121:37: Bits of signal are not used: 'rs'[140:138,131:130]
                                                                                  : ... note: In instance 'simu_top'
  121 | function IssueBaseSt rs2is(RsBaseSt rs);
      |                                     ^~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.svh:30:1: ... note: In file included from 'Pipeline.svh'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:33:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.svh:154:22: Signal is not driven: 'imm_ext'
                                                                             : ... note: In instance 'simu_top'
  154 | function logic[31:0] imm_ext(logic[25:0] src, ImmType imm_type, logic[31:0] pc);
      |                      ^~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:33:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.svh:155:16: Signal is not used: 'imm'
                                                                                 : ... note: In instance 'simu_top'
  155 |   logic [31:0] imm;
      |                ^~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:33:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.svh:169:39: Bits of signal are not used: 'is'[103:72,45:44,42:31]
                                                                                 : ... note: In instance 'simu_top'
  169 | function ExeBaseSt is2exe(IssueBaseSt is, logic valid, logic[31:0] src1, logic[31:0] src0);
      |                                       ^~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:33:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:302:14: Signal is not used: 'reset'
                                                                                       : ... note: In instance 'simu_top.soc'
  302 | wire         reset      ;
      |              ^~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:310:18: Signal is not used: 'UART_RTS'
                                                                                       : ... note: In instance 'simu_top.soc'
  310 | wire UART_CTS,   UART_RTS;
      |                  ^~~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:311:6: Signal is not used: 'UART_DTR'
                                                                                      : ... note: In instance 'simu_top.soc'
  311 | wire UART_DTR,   UART_DSR;
      |      ^~~~~~~~
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:312:6: Signal is not driven: 'UART_RI'
                                                                                  : ... note: In instance 'simu_top.soc'
  312 | wire UART_RI,    UART_DCD;
      |      ^~~~~~~
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:263:21: Signal is not used: 'spi_boot'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  263 | input               spi_boot;
      |                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:746:11: Signal is not driven, nor used: 'BASE_ADDR'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  746 | wire [4:0]BASE_ADDR [5-1:0];
      |           ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:752:11: Signal is not driven, nor used: 'rd_sel_group_0'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  752 | wire [2:0]rd_sel_group_0;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:753:11: Signal is not driven, nor used: 'rd_sel_group_1'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  753 | wire [2:0]rd_sel_group_1;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:754:11: Signal is not used: 'rd_valid_group_0'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  754 | wire [2:0]rd_valid_group_0;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:755:11: Signal is not used: 'rd_valid_group_1'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  755 | wire [2:0]rd_valid_group_1;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:929:11: Signal is not used: 'rd_data_pre_sel'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  929 | reg [2:0] rd_data_pre_sel;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi_mux_sim.v:932:11: Signal is not driven, nor used: 'rd_addr_hit_int'
                                                                                 : ... note: In instance 'simu_top.soc.AXI_SLAVE_MUX'
  932 | integer   rd_addr_hit_int;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:109:11: Parameter is not used: 'L_ADDR'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  109 |           L_ADDR = 64,
      |           ^~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:110:11: Parameter is not used: 'L_ID'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  110 |           L_ID   = 8,
      |           ^~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:111:11: Parameter is not used: 'L_DATA'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  111 |           L_DATA = 128,
      |           ^~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:112:11: Parameter is not used: 'L_MASK'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  112 |           L_MASK = 16;
      |           ^~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:183:12: Signal is not used: 'nand_ce'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  183 | wire  [3:0]nand_ce    =0;
      |            ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:184:7: Signal is not used: 'nand_cle'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  184 | wire  nand_cle        =0;
      |       ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:185:7: Signal is not used: 'nand_ale'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  185 | wire  nand_ale        =0;
      |       ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:186:7: Signal is not used: 'nand_rd'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  186 | wire  nand_rd         =0;
      |       ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:187:7: Signal is not used: 'nand_wr'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  187 | wire  nand_wr         =0;
      |       ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:188:7: Signal is not used: 'nand_dat_oe'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV'
  188 | wire  nand_dat_oe     =0;
      |       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:190:12: Signal is not used: 'nand_dat_o'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  190 | wire  [7:0]nand_dat_o =0;
      |            ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:204:25: Signal is not used: 'apb_clk_cpu'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  204 | wire                    apb_clk_cpu;
      |                         ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:205:25: Signal is not used: 'apb_reset_n_cpu'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  205 | wire                    apb_reset_n_cpu; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:217:25: Signal is not driven, nor used: 'apb_clk_dma'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  217 | wire                    apb_clk_dma;
      |                         ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:218:25: Signal is not driven, nor used: 'apb_reset_n_dma'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  218 | wire                    apb_reset_n_dma; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:220:21: Signal is not used: 'apb_uart0_req'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  220 | wire                apb_uart0_req;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:225:23: Bits of signal are not used: 'apb_uart0_addr'[19:8]
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  225 | wire  [ADDR_APB -1:0] apb_uart0_addr;
      |                       ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:229:21: Signal is not used: 'apb_nand_req'
                                                                                    : ... note: In instance 'simu_top.soc.APB_DEV'
  229 | wire                apb_nand_req; 
      |                     ^~~~~~~~~~~~
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:39:21: Signal is not driven: 'arvalid'
                                                                           : ... note: In instance 'simu_top.soc.cpu'
   39 |     output          arvalid,
      |                     ^~~~~~~
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:40:21: Signal is not used: 'arready'
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   40 |     input           arready,
      |                     ^~~~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:44:21: Bits of signal are not used: 'rresp'[1]
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   44 |     input    [ 1:0] rresp,
      |                     ^~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:68:21: Bits of signal are not used: 'bresp'[1]
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   68 |     input    [ 1:0] bresp,
      |                     ^~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:72:21: Signal is not used: 'break_point'
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   72 |     input           break_point,
      |                     ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:73:21: Signal is not used: 'infor_flag'
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   73 |     input           infor_flag,
      |                     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:74:21: Signal is not used: 'reg_num'
                                                                               : ... note: In instance 'simu_top.soc.cpu'
   74 |     input  [ 4:0]   reg_num,
      |                     ^~~~~~~
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                               : ... note: In instance 'simu_top.soc.delay'
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:100:13: Signal is not used: 'mask_no_delay'
                                                                                                  : ... note: In instance 'simu_top.soc.delay'
  100 | reg         mask_no_delay   ;
      |             ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:106:13: Signal is not used: 'mask_short_delay'
                                                                                                  : ... note: In instance 'simu_top.soc.delay'
  106 | reg         mask_short_delay;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                 : ... note: In instance 'simu_top.soc.conf_axi_ram'
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:21:37: Signal is not used: 'm_arcache'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   21 |     input  wire [3              :0] m_arcache,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:24:37: Signal is not used: 'm_arlock'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   24 |     input  wire [1              :0] m_arlock ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:25:37: Signal is not used: 'm_arprot'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   25 |     input  wire [2              :0] m_arprot ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:31:37: Signal is not used: 'm_awcache'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   31 |     input  wire [3              :0] m_awcache,
      |                                     ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:34:37: Signal is not used: 'm_awlock'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   34 |     input  wire [1              :0] m_awlock ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:35:37: Signal is not used: 'm_awprot'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   35 |     input  wire [2              :0] m_awprot ,
      |                                     ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:50:37: Signal is not used: 'm_wid'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   50 |     input  wire [3              :0] m_wid    ,
      |                                     ^~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:58:29: Signal is not used: 'ram_r_a_data'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   58 | wire [BUS_WIDTH+13-1    :0] ram_r_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:92:29: Signal is not used: 'ram_r_data'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   92 | wire [DATA_WIDTH-1      :0] ram_r_data                 ;
      |                             ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:99:29: Signal is not used: 'ram_w_a_data'
                                                                                                   : ... note: In instance 'simu_top.soc.conf_axi_ram'
   99 | wire [BUS_WIDTH+13-1    :0] ram_w_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:108:17: Parameter is not used: 'CPU_WIDTH'
                                                                                   : ... note: In instance 'simu_top.soc.confreg'
  108 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:117:34: Bits of signal are not used: 'conf_raddr'[31:29]
                                                                                    : ... note: In instance 'simu_top.soc.confreg'
  117 |  input      [BUS_WIDTH-1:0]      conf_raddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:118:34: Bits of signal are not used: 'conf_waddr'[31:16]
                                                                                    : ... note: In instance 'simu_top.soc.confreg'
  118 |  input      [BUS_WIDTH-1:0]      conf_waddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/CONFREG/confreg_sim.v:150:17: Signal is not used: 'confreg_uart_valid'
                                                                                    : ... note: In instance 'simu_top.soc.confreg'
  150 |     reg         confreg_uart_valid;
      |                 ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:96:26: Signal is not used: 'axi_s_awid'
                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   96 | input  [4         -1 :0] axi_s_awid;
      |                          ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:97:23: Bits of signal are not used: 'axi_s_awaddr'[31:20]
                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   97 | input  [32     -1 :0] axi_s_awaddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:98:23: Signal is not used: 'axi_s_awlen'
                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
   98 | input  [4      -1 :0] axi_s_awlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:100:21: Signal is not used: 'axi_s_awburst'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  100 | input  [2    -1 :0] axi_s_awburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:101:22: Signal is not used: 'axi_s_awlock'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  101 | input  [2     -1 :0] axi_s_awlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:102:21: Signal is not used: 'axi_s_awcache'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  102 | input  [4    -1 :0] axi_s_awcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:103:22: Signal is not used: 'axi_s_awprot'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  103 | input  [3     -1 :0] axi_s_awprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:109:29: Signal is not used: 'axi_s_wlast'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  109 | input                       axi_s_wlast;
      |                             ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:117:23: Bits of signal are not used: 'axi_s_araddr'[31:20]
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  117 | input  [32     -1 :0] axi_s_araddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:118:23: Signal is not used: 'axi_s_arlen'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  118 | input  [4      -1 :0] axi_s_arlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:120:21: Signal is not used: 'axi_s_arburst'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  120 | input  [2    -1 :0] axi_s_arburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:121:22: Signal is not used: 'axi_s_arlock'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  121 | input  [2     -1 :0] axi_s_arlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:122:21: Signal is not used: 'axi_s_arcache'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  122 | input  [4    -1 :0] axi_s_arcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:123:22: Signal is not used: 'axi_s_arprot'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  123 | input  [3     -1 :0] axi_s_arprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:177:10: Bits of signal are not used: 'axi_s_rstrb'[3:2]
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  177 | reg [3:0]axi_s_rstrb;
      |          ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/AMBA/axi2apb.v:183:11: Signal is not used: 'apb_wr_size'
                                                                             : ... note: In instance 'simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu'
  183 | reg [2:0] apb_wr_size;
      |           ^~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/apb_mux2.v:84:11: Parameter is not used: 'DATA_APB_32'
                                                                               : ... note: In instance 'simu_top.soc.APB_DEV.AA_apb_mux16'
   84 |           DATA_APB_32 = 32;
      |           ^~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/nand_module.v:71:14: Bits of signal are not used: 'apb_addr'[19:11]
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module'
   71 | input [19:0] apb_addr;
      |              ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:373:1: ... note: In file included from 'apb_dev_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/nand_module.v:77:14: Signal is not used: 'nand_dma_ack_i'
                                                                                   : ... note: In instance 'simu_top.soc.APB_DEV.nand_module'
   77 | input        nand_dma_ack_i;
      |              ^~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/APB_DEV/apb_dev_top.v:373:1: ... note: In file included from 'apb_dev_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/AXI4.sv:54:12: Signal is not used: 'aw_region'
                                                                           : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx.rfifo'
   54 |   region_t aw_region;
      |            ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:96:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/AXI4.sv:82:12: Signal is not used: 'ar_region'
                                                                           : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx.rfifo'
   82 |   region_t ar_region;
      |            ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:96:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_regs.v:222:13: Signal is not used: 'rstate'
                                                                                      : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs'
  222 | wire [3:0]  rstate;
      |             ^~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:111:15: Signal is not used: 'nand_dma_ack_i'
                                                                                  : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  111 | wire          nand_dma_ack_i;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/NAND/nand.v:382:9: Signal is not used: 'NAND_ACK'
                                                                                 : ... note: In instance 'simu_top.soc.APB_DEV.nand_module.NAND'
  382 | reg     NAND_ACK;
      |         ^~~~~~~~
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:74:15: Bits of signal are not driven: 'icache_req'[64,31:0]
                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
   74 |   ICacheReqSt icache_req;
      |               ^~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:82:15: Bits of signal are not used: 'icache_rsp_buffer'[208]
                                                                               : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
   82 |   ICacheRspSt icache_rsp_buffer;
      |               ^~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:89:9: Signal is not used: 'ibuf_write_ready_o'
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
   89 |   logic ibuf_write_ready_o;
      |         ^~~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:189:14: Signal is not used: 'rob_mem_wb_rsp'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  189 |   RobWbRspSt rob_mem_wb_rsp;
      |              ^~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:209:16: Signal is not driven: 'mmu_csr_plv_i'
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  209 |   logic [1:0]  mmu_csr_plv_i;
      |                ^~~~~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:264:17: Signal is not used: 'csr_llbit_out'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  264 |   logic         csr_llbit_out    ;
      |                 ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:265:17: Signal is not used: 'csr_vppn_out'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  265 |   logic [18:0]  csr_vppn_out     ;
      |                 ^~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:269:17: Signal is not used: 'csr_disable_cache_out'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  269 |   logic         csr_disable_cache_out;
      |                 ^~~~~~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:271:17: Signal is not used: 'csr_rand_index'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline'
  271 |   logic [ 4:0]  csr_rand_index   ;
      |                 ^~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v:64:14: Signal is not used: 'rbit_in'
                                                                                         : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver'
   64 | reg          rbit_in;
      |              ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_receiver.v:95:12: Signal is not used: 'rcounter16_eq_1'
                                                                                         : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver'
   95 | wire       rcounter16_eq_1 = (rcounter16 == 4'd1);
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v:43:14: Bits of signal are not used: 'lcr'[7]
                                                                                            : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
   43 | input [7:0]  lcr;
      |              ^~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v:75:6: Signal is not used: 'tf_overrun'
                                                                                           : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.transmitter'
   75 | wire tf_overrun;
      |      ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:35:21: Bits of signal are not used: 'icache_req'[31:0]
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   35 |   input ICacheReqSt icache_req,
      |                     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:36:22: Bits of signal are not driven: 'icache_rsp'[143:80]
                                                                         : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   36 |   output ICacheRspSt icache_rsp,
      |                      ^~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:38:27: Bits of signal are not used: 'addr_trans_rsp'[40,3:2,0]
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   38 |   input MmuAddrTransRspSt addr_trans_rsp,
      |                           ^~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:41:21: Bits of signal are not used: 'icacop_req'[40,7:2]
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   41 |   input IcacopReqSt icacop_req,
      |                     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:42:22: Bits of signal are not driven: 'icacop_rsp'[5:0]
                                                                         : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   42 |   output IcacopRspSt icacop_rsp,
      |                      ^~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:96:56: Signal is not driven, nor used: 'tag'
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   96 |   logic [2 - 1:0][(32 - $clog2((1024 * 4) / 2)) - 1:0] tag;
      |                                                        ^~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:97:19: Signal is not driven, nor used: 'valid'
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache'
   97 |   logic [2 - 1:0] valid;
      |                   ^~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/AXI4.sv:59:12: Signal is not used: 'w_id'
                                                                           : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx.rfifo'
   59 |   id_t     w_id;
      |            ^~~~
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:96:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:38:24: Bits of signal are not driven: 'rob_alloc_req'[119:96]
                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
   38 |   output RobAllocReqSt rob_alloc_req,
      |                        ^~~~~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:72:29: Signal is not driven, nor used: 's2_ready'
                                                                                : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
   72 |   logic s0_ready, s1_ready, s2_ready;
      |                             ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:138:37: Signal is not used: 'rat_ppdst'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  138 |   logic [2 - 1:0][$clog2(64) - 1:0] rat_ppdst;
      |                                     ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:145:19: Signal is not used: 'dq_read_valid'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  145 |   logic [2 - 1:0] dq_read_valid;
      |                   ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:289:15: Signal is not used: 'dispatched'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler'
  289 |   logic [3:0] dispatched;
      |               ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:37:16: Signal is not driven: 'exe_ready_o'
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock'
   37 |   output logic exe_ready_o,
      |                ^~~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:42:22: Bits of signal are not driven: 'icacop_req'[39:0]
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock'
   42 |   output IcacopReqSt icacop_req,
      |                      ^~~~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:51:9: Signal is not used: 's0_ready'
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock'
   51 |   logic s0_ready, s1_ready, s2_ready;
      |         ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:36:18: Bits of signal are not used: 'misc_wb_req'[381:334,294:100]
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   36 |   input MiscWbSt misc_wb_req,
      |                  ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:56:38: Signal is not used: 'tail_idx'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   56 |   logic [$clog2(64) - 1:0] head_idx, tail_idx;
      |                                      ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:69:19: Signal is not driven, nor used: 'pre_exist_br'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   69 |   logic [2 - 1:0] pre_exist_br;    
      |                   ^~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:71:19: Signal is not used: 'valid_mask'
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   71 |   logic [2 - 1:0] valid_mask;      
      |                   ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:72:19: Bits of signal are not used: 'commit_mask'[0]
                                                                                    : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ReorderBuffer'
   72 |   logic [2 - 1:0] commit_mask;     
      |                   ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:801:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ArchRegisterAliasTable.sv:44:46: Signal is not driven, nor used: 'psrc0'
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchRegisterAliasTable'
   44 |   logic [2 - 1:0][$clog2(PHY_REG_NUM) - 1:0] psrc0;
      |                                              ^~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:868:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ArchRegisterAliasTable.sv:45:46: Signal is not driven, nor used: 'psrc1'
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchRegisterAliasTable'
   45 |   logic [2 - 1:0][$clog2(PHY_REG_NUM) - 1:0] psrc1;
      |                                              ^~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:868:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ArchRegisterAliasTable.sv:46:46: Signal is not driven, nor used: 'ppdst'
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchRegisterAliasTable'
   46 |   logic [2 - 1:0][$clog2(PHY_REG_NUM) - 1:0] ppdst;
      |                                              ^~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:868:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:46:33: Signal is not used: 'free_list_cnt'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   46 |   logic [$clog2(PHY_REG_NUM):0] free_list_cnt, free_list_cnt_n;   
      |                                 ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ArchFreeList.sv:51:27: Signal is not driven, nor used: 'rd_preg_idx'
                                                                                   : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ArchFreeList'
   51 |   logic [$clog2(2) - 1:0] rd_preg_idx;
      |                           ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:879:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:35:22: Bits of signal are not used: 'csr_dmw0_i'[28,24:6,2:1]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   35 |   input logic [31:0] csr_dmw0_i,
      |                      ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:36:22: Bits of signal are not used: 'csr_dmw1_i'[28,24:6,2:1]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   36 |   input logic [31:0] csr_dmw1_i,
      |                      ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:37:22: Signal is not used: 'csr_datf_i'
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   37 |   input logic [1:0]  csr_datf_i,
      |                      ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:58:22: Bits of signal are not used: 'tlbehi_i'[12:0]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   58 |   input logic [31:0] tlbehi_i ,
      |                      ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:59:22: Bits of signal are not used: 'tlbelo0_i'[31:28,7]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   59 |   input logic [31:0] tlbelo0_i,
      |                      ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:60:22: Bits of signal are not used: 'tlbelo1_i'[31:28,7]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   60 |   input logic [31:0] tlbelo1_i,
      |                      ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:61:22: Bits of signal are not used: 'tlbidx_i'[30,23:5]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   61 |   input logic [31:0] tlbidx_i , 
      |                      ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:89:16: Bits of signal are not used: 'tlb_read_rsp'[89]
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   89 |   TlbReadRspSt tlb_read_rsp;
      |                ^~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:92:17: Signal is not used: 'tlb_write_rsp'
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   92 |   TlbWriteRspSt tlb_write_rsp;
      |                 ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:95:15: Signal is not used: 'tlb_inv_rsp'
                                                                                           : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit'
   95 |   TlbInvRspSt tlb_inv_rsp;
      |               ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:87:37: Bits of signal are not used: 'tlbehi_in'[12:0]
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
   87 |     input  [31:0]                   tlbehi_in    ,
      |                                     ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:88:37: Bits of signal are not used: 'tlbelo0_in'[7]
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
   88 |     input  [31:0]                   tlbelo0_in   ,
      |                                     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:89:37: Bits of signal are not used: 'tlbelo1_in'[7]
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
   89 |     input  [31:0]                   tlbelo1_in   ,
      |                                     ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:90:37: Bits of signal are not used: 'tlbidx_in'[30,23:0]
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
   90 |     input  [31:0]                   tlbidx_in    ,
      |                                     ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:169:6: Signal is not used: 'pgd_wen'
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  169 | wire pgd_wen    = csr_wr_en & (wr_addr == PGD);
      |      ^~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:170:6: Signal is not used: 'cpuid_wen'
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  170 | wire cpuid_wen  = csr_wr_en & (wr_addr == CPUID);
      |      ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:177:6: Signal is not used: 'tval_wen'
                                                                                            : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  177 | wire tval_wen   = csr_wr_en & (wr_addr == TVAL);
      |      ^~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:209:12: Bits of signal are not driven, nor used: 'csr_llbctl'[0]
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  209 | reg [31:0] csr_llbctl;
      |            ^~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:213:12: Bits of signal are not driven: 'csr_pgdl'[11:0]
                                                                                         : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  213 | reg [31:0] csr_pgdl;
      |            ^~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNDRIVEN: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:214:12: Bits of signal are not driven: 'csr_pgdh'[11:0]
                                                                                         : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  214 | reg [31:0] csr_pgdh;
      |            ^~~~~~~~
                   /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                   /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                   /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                   ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:215:12: Signal is not used: 'csr_brk'
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  215 | reg [31:0] csr_brk;
      |            ^~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/ControlStatusRegister.sv:216:12: Bits of signal are not used: 'csr_disable_cache'[31:1]
                                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ControlStatusRegister'
  216 | reg [31:0] csr_disable_cache;
      |            ^~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:1061:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:194:72: Signal is not used: 'dummy'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  194 | function [M_COUNT*M_REGIONS*ADDR_WIDTH-1:0] calcBaseAddrs(input [31:0] dummy);
      |                                                                        ^~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:398:25: Signal is not used: 'current_s_axi_awvalid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  398 | wire                    current_s_axi_awvalid   = s_axi_awvalid[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:399:25: Signal is not used: 'current_s_axi_awready'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  399 | wire                    current_s_axi_awready   = s_axi_awready[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:406:25: Signal is not used: 'current_s_axi_bid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  406 | wire [ID_WIDTH-1:0]     current_s_axi_bid       = s_axi_bid[s_select*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:407:25: Signal is not used: 'current_s_axi_bresp'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  407 | wire [1:0]              current_s_axi_bresp     = s_axi_bresp[s_select*2 +: 2];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:408:25: Signal is not used: 'current_s_axi_buser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  408 | wire [BUSER_WIDTH-1:0]  current_s_axi_buser     = s_axi_buser[s_select*BUSER_WIDTH +: BUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:409:25: Signal is not used: 'current_s_axi_bvalid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  409 | wire                    current_s_axi_bvalid    = s_axi_bvalid[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:410:25: Signal is not used: 'current_s_axi_bready'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  410 | wire                    current_s_axi_bready    = s_axi_bready[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:421:25: Signal is not used: 'current_s_axi_arvalid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  421 | wire                    current_s_axi_arvalid   = s_axi_arvalid[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:422:25: Signal is not used: 'current_s_axi_arready'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  422 | wire                    current_s_axi_arready   = s_axi_arready[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:423:25: Signal is not used: 'current_s_axi_rid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  423 | wire [ID_WIDTH-1:0]     current_s_axi_rid       = s_axi_rid[s_select*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:424:25: Signal is not used: 'current_s_axi_rdata'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  424 | wire [DATA_WIDTH-1:0]   current_s_axi_rdata     = s_axi_rdata[s_select*DATA_WIDTH +: DATA_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:425:25: Signal is not used: 'current_s_axi_rresp'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  425 | wire [1:0]              current_s_axi_rresp     = s_axi_rresp[s_select*2 +: 2];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:426:25: Signal is not used: 'current_s_axi_rlast'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  426 | wire                    current_s_axi_rlast     = s_axi_rlast[s_select];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:427:25: Signal is not used: 'current_s_axi_ruser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  427 | wire [RUSER_WIDTH-1:0]  current_s_axi_ruser     = s_axi_ruser[s_select*RUSER_WIDTH +: RUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:432:25: Signal is not used: 'current_m_axi_awid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  432 | wire [ID_WIDTH-1:0]     current_m_axi_awid      = m_axi_awid[m_select_reg*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:433:25: Signal is not used: 'current_m_axi_awaddr'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  433 | wire [ADDR_WIDTH-1:0]   current_m_axi_awaddr    = m_axi_awaddr[m_select_reg*ADDR_WIDTH +: ADDR_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:434:25: Signal is not used: 'current_m_axi_awlen'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  434 | wire [7:0]              current_m_axi_awlen     = m_axi_awlen[m_select_reg*8 +: 8];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:435:25: Signal is not used: 'current_m_axi_awsize'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  435 | wire [2:0]              current_m_axi_awsize    = m_axi_awsize[m_select_reg*3 +: 3];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:436:25: Signal is not used: 'current_m_axi_awburst'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  436 | wire [1:0]              current_m_axi_awburst   = m_axi_awburst[m_select_reg*2 +: 2];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:437:25: Signal is not used: 'current_m_axi_awlock'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  437 | wire                    current_m_axi_awlock    = m_axi_awlock[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:438:25: Signal is not used: 'current_m_axi_awcache'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  438 | wire [3:0]              current_m_axi_awcache   = m_axi_awcache[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:439:25: Signal is not used: 'current_m_axi_awprot'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  439 | wire [2:0]              current_m_axi_awprot    = m_axi_awprot[m_select_reg*3 +: 3];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:440:25: Signal is not used: 'current_m_axi_awqos'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  440 | wire [3:0]              current_m_axi_awqos     = m_axi_awqos[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:441:25: Signal is not used: 'current_m_axi_awregion'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  441 | wire [3:0]              current_m_axi_awregion  = m_axi_awregion[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:442:25: Signal is not used: 'current_m_axi_awuser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  442 | wire [AWUSER_WIDTH-1:0] current_m_axi_awuser    = m_axi_awuser[m_select_reg*AWUSER_WIDTH +: AWUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:443:25: Signal is not used: 'current_m_axi_awvalid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  443 | wire                    current_m_axi_awvalid   = m_axi_awvalid[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:444:25: Signal is not used: 'current_m_axi_awready'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  444 | wire                    current_m_axi_awready   = m_axi_awready[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:445:25: Signal is not used: 'current_m_axi_wdata'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  445 | wire [DATA_WIDTH-1:0]   current_m_axi_wdata     = m_axi_wdata[m_select_reg*DATA_WIDTH +: DATA_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:446:25: Signal is not used: 'current_m_axi_wstrb'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  446 | wire [STRB_WIDTH-1:0]   current_m_axi_wstrb     = m_axi_wstrb[m_select_reg*STRB_WIDTH +: STRB_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:447:25: Signal is not used: 'current_m_axi_wlast'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  447 | wire                    current_m_axi_wlast     = m_axi_wlast[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:448:25: Signal is not used: 'current_m_axi_wuser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  448 | wire [WUSER_WIDTH-1:0]  current_m_axi_wuser     = m_axi_wuser[m_select_reg*WUSER_WIDTH +: WUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:451:25: Signal is not used: 'current_m_axi_bid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  451 | wire [ID_WIDTH-1:0]     current_m_axi_bid       = m_axi_bid[m_select_reg*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:453:25: Signal is not used: 'current_m_axi_buser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  453 | wire [BUSER_WIDTH-1:0]  current_m_axi_buser     = m_axi_buser[m_select_reg*BUSER_WIDTH +: BUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:456:25: Signal is not used: 'current_m_axi_arid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  456 | wire [ID_WIDTH-1:0]     current_m_axi_arid      = m_axi_arid[m_select_reg*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:457:25: Signal is not used: 'current_m_axi_araddr'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  457 | wire [ADDR_WIDTH-1:0]   current_m_axi_araddr    = m_axi_araddr[m_select_reg*ADDR_WIDTH +: ADDR_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:458:25: Signal is not used: 'current_m_axi_arlen'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  458 | wire [7:0]              current_m_axi_arlen     = m_axi_arlen[m_select_reg*8 +: 8];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:459:25: Signal is not used: 'current_m_axi_arsize'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  459 | wire [2:0]              current_m_axi_arsize    = m_axi_arsize[m_select_reg*3 +: 3];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:460:25: Signal is not used: 'current_m_axi_arburst'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  460 | wire [1:0]              current_m_axi_arburst   = m_axi_arburst[m_select_reg*2 +: 2];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:461:25: Signal is not used: 'current_m_axi_arlock'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  461 | wire                    current_m_axi_arlock    = m_axi_arlock[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:462:25: Signal is not used: 'current_m_axi_arcache'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  462 | wire [3:0]              current_m_axi_arcache   = m_axi_arcache[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:463:25: Signal is not used: 'current_m_axi_arprot'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  463 | wire [2:0]              current_m_axi_arprot    = m_axi_arprot[m_select_reg*3 +: 3];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:464:25: Signal is not used: 'current_m_axi_arqos'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  464 | wire [3:0]              current_m_axi_arqos     = m_axi_arqos[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:465:25: Signal is not used: 'current_m_axi_arregion'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  465 | wire [3:0]              current_m_axi_arregion  = m_axi_arregion[m_select_reg*4 +: 4];
      |                         ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:466:25: Signal is not used: 'current_m_axi_aruser'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  466 | wire [ARUSER_WIDTH-1:0] current_m_axi_aruser    = m_axi_aruser[m_select_reg*ARUSER_WIDTH +: ARUSER_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:467:25: Signal is not used: 'current_m_axi_arvalid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  467 | wire                    current_m_axi_arvalid   = m_axi_arvalid[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:468:25: Signal is not used: 'current_m_axi_arready'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  468 | wire                    current_m_axi_arready   = m_axi_arready[m_select_reg];
      |                         ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:469:25: Signal is not used: 'current_m_axi_rid'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst'
  469 | wire [ID_WIDTH-1:0]     current_m_axi_rid       = m_axi_rid[m_select_reg*ID_WIDTH +: ID_WIDTH];
      |                         ^~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_sync_flops.v:44:11: Parameter is not used: 'Tp'
                                                                                          : ... note: In instance 'simu_top.soc.APB_DEV.uart0.regs.i_uart_sync_flops'
   44 | parameter Tp            = 1;
      |           ^~
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:42:27: Bits of signal are not used: 'addr_trans_rsp'[40:39,4]
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
   42 |   input MmuAddrTransRspSt addr_trans_rsp,
      |                           ^~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:136:9: Signal is not used: 'cacop_mode2'
                                                                             : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
  136 |   logic cacop_mode2;
      |         ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:319:15: Bits of signal are not used: 's2_code'[2:0]
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache'
  319 |   logic [4:0] s2_code;
      |               ^~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/TranslationLookasideBuffer.sv:54:14: Bits of signal are not used: 'matched_entry'[88:77,70:52]
                                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryManagementUnit.U_TranslationLookasideBuffer'
   54 |   TlbEntrySt matched_entry;   
      |              ^~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:249:1: ... note: In file included from 'MemoryManagementUnit.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:957:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/myCPU/SyncFIFO.sv:33:16: Parameter is not used: 'FIFO_MEMORY_TYPE'
                                                                              : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.U_InstructionBuffer.gen_multi_fifo_ctrl[0].U_SyncFIFO'
   33 |   string       FIFO_MEMORY_TYPE = "auto",
      |                ^~~~~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:120:1: ... note: In file included from 'SyncMultiChannelFIFO.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/SyncFIFO.sv:66:44: Signal is not driven, nor used: 'ram_wdata'
                                                                               : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.U_InstructionBuffer.gen_multi_fifo_ctrl[0].U_SyncFIFO'
   66 |   logic [FIFO_DATA_WIDTH - 1:0] ram_rdata, ram_wdata;
      |                                            ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/SyncMultiChannelFIFO.sv:120:1: ... note: In file included from 'SyncMultiChannelFIFO.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:442:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:55:14: Bits of signal are not used: 'mul_stage_2'[127:0]
                                                                                 : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_IntegerBlock.inst_MduPipe.U_MultDivUnit.U_Multiplier'
   55 |   mul_flow_t mul_stage_2, mul_stage_3;
      |              ^~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:140:22: Bits of signal are not used: 'wallace_carrypath'[951:938]
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_IntegerBlock.inst_MduPipe.U_MultDivUnit.U_Multiplier'
  140 |   logic [67:0][13:0] wallace_carrypath;  
      |                      ^~~~~~~~~~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:141:16: Bits of signal are not used: 'wallace_c'[67:64]
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_IntegerBlock.inst_MduPipe.U_MultDivUnit.U_Multiplier'
  141 |   logic [67:0] wallace_c, wallace_s;
      |                ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/Multiplier.sv:141:27: Bits of signal are not used: 'wallace_s'[67:64]
                                                                                  : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_IntegerBlock.inst_MduPipe.U_MultDivUnit.U_Multiplier'
  141 |   logic [67:0] wallace_c, wallace_s;
      |                           ^~~~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/MultDivUnit.sv:59:1: ... note: In file included from 'MultDivUnit.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/MduPipe.sv:99:1: ... note: In file included from 'MduPipe.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/IntegerBlock.sv:113:1: ... note: In file included from 'IntegerBlock.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:716:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/myCPU/SimpleDualPortRAM.sv:26:16: Parameter is not used: 'BYTE_WRITE_WIDTH'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.gen_icache_memory[0].U_ICacheDataRAM'
   26 |   int unsigned BYTE_WRITE_WIDTH = 32,
      |                ^~~~~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:384:1: ... note: In file included from 'ICache.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/myCPU/SimpleDualPortRAM.sv:27:16: Parameter is not used: 'CLOCKING_MODE'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.gen_icache_memory[0].U_ICacheDataRAM'
   27 |   string       CLOCKING_MODE    = "common_clock",
      |                ^~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:384:1: ... note: In file included from 'ICache.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/myCPU/SimpleDualPortRAM.sv:29:16: Parameter is not used: 'MEMORY_PRIMITIVE'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.gen_icache_memory[0].U_ICacheDataRAM'
   29 |   string       MEMORY_PRIMITIVE = "auto",
      |                ^~~~~~~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:384:1: ... note: In file included from 'ICache.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDPARAM: /home/suyang/projects/chiplab/IP/myCPU/SimpleDualPortRAM.sv:32:16: Parameter is not used: 'MEMORY_SIZE'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.gen_icache_memory[0].U_ICacheDataRAM'
   32 |   int unsigned MEMORY_SIZE      = DATA_WIDTH * DATA_DEPTH
      |                ^~~~~~~~~~~
                      /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:384:1: ... note: In file included from 'ICache.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-UNUSEDSIGNAL: /home/suyang/projects/chiplab/IP/myCPU/SimpleDualPortRAM.sv:42:9: Signal is not used: 'clk_b'
                                                                                       : ... note: In instance 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.gen_icache_memory[0].U_ICacheDataRAM'
   42 |   input clk_b,
      |         ^~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:384:1: ... note: In file included from 'ICache.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-CASEOVERLAP: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:500:10: Case conditions overlap
  500 |         (2'd0) : decoder_dest[i] = ibuf_read_data_o[i].instr[4:0];
      |          ^~~~
                      /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                      /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                      /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                      ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                      /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:499:10: ... Location of overlapping condition
  499 |         (2'd0) : decoder_dest[i] = 5'd0;
      |          ^~~~
%Warning-CASEX: /home/suyang/projects/chiplab/IP/APB_DEV/URT/uart_transmitter.v:242:19: Suggest casez (with ?'s) in place of casex (with X's)
  242 |                   casex ({lcr[2],lcr[1:0]})
      |                   ^~~~~
%Warning-SYMRSVDWORD: ../testbench/simu_top.v:69:23: Symbol matches C++ keyword: 'switch'
   69 |     input      [7 :0] switch,       
      |                       ^~~~~~
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:414:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.ibuf_write_valid_i' (not all control paths of combinational always assign a value)
                                                                        : ... Suggest use of always_latch for intentional latches
  414 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:414:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.ibuf_write_data_i' (not all control paths of combinational always assign a value)
                                                                        : ... Suggest use of always_latch for intentional latches
  414 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:414:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.ibuf_read_ready_i' (not all control paths of combinational always assign a value)
                                                                        : ... Suggest use of always_latch for intentional latches
  414 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:482:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.decoder_dest' (not all control paths of combinational always assign a value)
                                                                        : ... Suggest use of always_latch for intentional latches
  482 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:149:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.dq_write_valid' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  149 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.dq_read_ready' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.dispatched' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_wr_valid' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_base' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_oc' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mem_rs_wr_valid' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mem_rs_base' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mem_rs_oc' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_rs_wr_valid' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_rs_base' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_rs_oc' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.misc_rs_wr_valid' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.misc_rs_base' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.misc_rs_oc' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_issue_ready' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_issue_ready' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mem_issue_ready' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.misc_issue_ready' (not all control paths of combinational always assign a value)
                                                                         : ... Suggest use of always_latch for intentional latches
  326 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_AluReservationStation.write_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_AluReservationStation.rs_mem_n' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_issue_valid' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_AluReservationStation.position_bit' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_AluReservationStation.rob_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_AluReservationStation.issue_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation.write_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation.rs_mem_n' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_issue_valid' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation.position_bit' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation.rob_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-LATCH: /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3: Latch inferred for signal 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.U_MduReservationStation.issue_idx' (not all control paths of combinational always assign a value)
                                                                                 : ... Suggest use of always_latch for intentional latches
   75 |   always_comb begin
      |   ^~~~~~~~~~~
                /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:440:1: ... note: In file included from 'Scheduler.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
%Warning-SYNCASYNCNET: ../testbench/simu_top.v:23:33: Signal flopped as both synchronous and async: 'aresetn'
                       /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:45:10: ... Location of async usage
   45 |     if (!a_rst_n) begin 
      |          ^~~~~~~
                       /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                       /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                       /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                       ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                       /home/suyang/projects/chiplab/IP/myCPU/axi_interconnect.v:763:9: ... Location of sync usage
  763 |     if (rst) begin
      |         ^~~
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:51:9: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.tlbrefill_flush'
   51 |   logic tlbrefill_flush;  
      |         ^~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:51:9:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.tlbrefill_flush
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:332:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:62:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_req
                    /home/suyang/projects/chiplab/IP/myCPU/BranchPredictionUnit.sv:43:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:63:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:372:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:74:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_req
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:77:21:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:912:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:212:27:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mmu_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:124:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:49:34:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.__Vcellout__inst_MemoryManagementUnit__addr_trans_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:50:9: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.excp_flush'
   50 |   logic excp_flush;       
      |         ^~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:50:9:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.excp_flush
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:332:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:62:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_req
                    /home/suyang/projects/chiplab/IP/myCPU/BranchPredictionUnit.sv:43:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:63:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:372:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:74:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_req
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:77:21:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:912:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:212:27:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mmu_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:124:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:49:34:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.__Vcellout__inst_MemoryManagementUnit__addr_trans_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:54:9: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.ertn_flush'
   54 |   logic ertn_flush;       
      |         ^~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:54:9:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.ertn_flush
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:332:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:62:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_req
                    /home/suyang/projects/chiplab/IP/myCPU/BranchPredictionUnit.sv:43:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:63:12:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.bpu_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:372:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:74:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_req
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:77:21:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:912:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:212:27:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mmu_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:124:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:49:34:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.__Vcellout__inst_MemoryManagementUnit__addr_trans_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:96:26: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.decoder_option_code_o'
   96 |   OptionCodeSt [2 - 1:0] decoder_option_code_o;
      |                          ^~~~~~~~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:96:26:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.decoder_option_code_o
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:460:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:96:26:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.decoder_option_code_o
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:186:14: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.rob_misc_wb_rsp'
  186 |   RobWbRspSt rob_misc_wb_rsp;
      |              ^~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:186:14:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.rob_misc_wb_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:510:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:117:19:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.sche_wb_pdest_valid_i
                    /home/suyang/projects/chiplab/IP/myCPU/ReservationStation.sv:75:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:285:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_wr_ready
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:78:21: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_addr_trans_req'
   78 |   MmuAddrTransReqSt dcache_addr_trans_req;
      |                     ^~~~~~~~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:78:21:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:912:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:212:27:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mmu_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:124:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:49:34:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.__Vcellout__inst_MemoryManagementUnit__addr_trans_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:77:21: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_addr_trans_req'
   77 |   MmuAddrTransReqSt icache_addr_trans_req;
      |                     ^~~~~~~~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:77:21:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icache_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:912:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:212:27:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mmu_addr_trans_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:124:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryManagementUnit.sv:49:34:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.__Vcellout__inst_MemoryManagementUnit__addr_trans_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:50:19: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.s1_ready'
   50 |   logic s0_ready, s1_ready;
      |                   ^~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:384:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:50:19:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_ICache.s1_ready
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:173:15: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.mblk_icacop_req'
  173 |   IcacopReqSt mblk_icacop_req;
      |               ^~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:173:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.mblk_icacop_req
                    /home/suyang/projects/chiplab/IP/myCPU/ICache.sv:109:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:79:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.icacop_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:181:17: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.rob_alloc_rsp'
  181 |   RobAllocRspSt rob_alloc_rsp;
      |                 ^~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:181:17:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.rob_alloc_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:149:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:105:17:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.sche_rob_alloc_req
                    /home/suyang/projects/chiplab/IP/myCPU/ReorderBuffer.sv:76:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:181:17:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.rob_alloc_rsp
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt'
  282 |   logic [2 - 1:0][$clog2(2) - 1:0] mdu_cnt;
      |                                    ^~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:286:9: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_rs_wr_ready'
  286 |   logic mdu_rs_wr_ready;
      |         ^~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:286:9:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_rs_wr_ready
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:285:15: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_wr_ready'
  285 |   logic [1:0] alu_rs_wr_ready;
      |               ^~~~~~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:558:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:285:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.alu_rs_wr_ready
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:282:36:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_Scheduler.mdu_cnt
                    /home/suyang/projects/chiplab/IP/myCPU/Scheduler.sv:326:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req'
   73 |   DCacheReqSt dcache_req;
      |               ^~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:60:19: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache.s1_ready'
   60 |   logic s0_ready, s1_ready, s2_ready;
      |                   ^~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:113:1: ... note: In file included from 'MemoryBlock.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Pipeline.sv:771:1: ... note: In file included from 'Pipeline.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/Furina.sv:52:1: ... note: In file included from 'Furina.sv'
                    /home/suyang/projects/chiplab/IP/myCPU/core_top.sv:98:1: ... note: In file included from 'core_top.sv'
                    /home/suyang/projects/chiplab/chip/soc_demo/sim/soc_top.v:342:1: ... note: In file included from 'soc_top.v'
                    ../testbench/simu_top.v:92:1: ... note: In file included from 'simu_top.v'
                    /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:60:19:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.inst_DCache.s1_ready
                    /home/suyang/projects/chiplab/IP/myCPU/DCache.sv:147:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:74:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_rsp
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:73:15:      Example path: simu_top.soc.cpu.inst_Furina.U_Pipeline.inst_MemoryBlock.dcache_req
                    /home/suyang/projects/chiplab/IP/myCPU/MemoryBlock.sv:81:3:      Example path: ALWAYS
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:53:16: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_inst.stage_valid'
   53 | wire [W/2-1:0] stage_valid[LEVELS-1:0];
      |                ^~~~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:53:16:      Example path: simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_inst.stage_valid
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:74:38:      Example path: ASSIGNW
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:53:16:      Example path: simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_inst.stage_valid
%Warning-UNOPTFLAT: /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:54:16: Signal unoptimizable: Circular combinational logic: 'simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_masked.stage_enc'
   54 | wire [W/2-1:0] stage_enc[LEVELS-1:0];
      |                ^~~~~~~~~
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:54:16:      Example path: simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_masked.stage_enc
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:77:60:      Example path: ASSIGNW
                    /home/suyang/projects/chiplab/IP/myCPU/priority_encoder.v:54:16:      Example path: simu_top.soc.cpu.inst_Furina.inst_axi_interconnect_wrap_2x1.axi_interconnect_inst.arb_inst.priority_encoder_masked.stage_enc
make -C ./obj_dir -f "Vsimu_top.mk" || exit "$?"
make[2]: Entering directory '/home/suyang/projects/chiplab/sims/verilator/run_prog/obj_dir'
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -x c++-header Vsimu_top__pch.h -o Vsimu_top__pch.h.fast.gch
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -x c++-header Vsimu_top__pch.h -o Vsimu_top__pch.h.slow.gch
echo "" > libVsimu_top.verilator_deplist.tmp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_save.o /usr/local/share/verilator/include/verilated_save.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable      -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
echo "" > libverilated.verilator_deplist.tmp
echo "" > Vsimu_top__ALL.verilator_deplist.tmp
Archive ar -rcs libverilated.a verilated.o verilated_dpi.o verilated_save.o verilated_fst_c.o verilated_threads.o
