

================================================================
== Synthesis Summary Report of 'lstm_predict'
================================================================
+ General Information: 
    * Date:           Wed Oct 29 23:33:57 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        lstm_soc_predictor
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |          |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ lstm_predict      |     -|  0.04|      721|  7.210e+03|         -|      722|     -|        no|     -|  5 (2%)|  495 (~0%)|  822 (1%)|    -|
    | o VITIS_LOOP_36_1  |     -|  7.30|      720|  7.200e+03|        12|        -|    60|        no|     -|       -|          -|         -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| inputs_address0 | out       | 6        |
| inputs_q0       | in        | 32       |
+-----------------+-----------+----------+

* Other Ports
+----------------+--------+-----------+----------+
| Port           | Mode   | Direction | Bitwidth |
+----------------+--------+-----------+----------+
| soc_prediction | ap_vld | out       | 32       |
+----------------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| inputs         | in        | float const * |
| soc_prediction | out       | float*        |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+-----------------------+---------+----------+
| Argument       | HW Interface          | HW Type | HW Usage |
+----------------+-----------------------+---------+----------+
| inputs         | inputs_address0       | port    | offset   |
| inputs         | inputs_ce0            | port    |          |
| inputs         | inputs_q0             | port    |          |
| soc_prediction | soc_prediction        | port    |          |
| soc_prediction | soc_prediction_ap_vld | port    |          |
+----------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------------+-------+---------+---------+
| Name                                | DSP | Pragma | Variable           | Op    | Impl    | Latency |
+-------------------------------------+-----+--------+--------------------+-------+---------+---------+
| + lstm_predict                      | 5   |        |                    |       |         |         |
|   icmp_ln36_fu_100_p2               |     |        | icmp_ln36          | seteq | auto    | 0       |
|   add_ln36_fu_106_p2                |     |        | add_ln36           | add   | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul                | fmul  | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | final_prediction_1 | fadd  | fulldsp | 4       |
+-------------------------------------+-----+--------+--------------------+-------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

