INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:00:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 buffer41/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.573ns (21.018%)  route 5.911ns (78.982%))
  Logic Levels:           21  (CARRY4=3 LUT3=3 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer41/clk
                         FDRE                                         r  buffer41/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer41/outs_reg[5]/Q
                         net (fo=32, unplaced)        0.487     1.221    buffer41/control/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.340 f  buffer41/control/transmitValue_i_4__46/O
                         net (fo=44, unplaced)        0.323     1.663    init0/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.706 f  init0/control/transmitValue_i_3__81/O
                         net (fo=83, unplaced)        0.339     2.045    fork55/control/generateBlocks[1].regblock/init0_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     2.088 r  fork55/control/generateBlocks[1].regblock/transmitValue_i_8/O
                         net (fo=37, unplaced)        0.452     2.540    init18/control/p_1_in_95
                         LUT6 (Prop_lut6_I1_O)        0.043     2.583 r  init18/control/transmitValue_i_9/O
                         net (fo=43, unplaced)        0.323     2.906    init18/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     2.949 r  init18/control/Memory[1][0]_i_50/O
                         net (fo=1, unplaced)         0.377     3.326    cmpi9/Memory_reg[1][0]_i_7_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.369 r  cmpi9/Memory[1][0]_i_23/O
                         net (fo=1, unplaced)         0.000     3.369    cmpi9/Memory[1][0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.615 r  cmpi9/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     3.622    cmpi9/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.672 r  cmpi9/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.672    cmpi9/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.794 r  cmpi9/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, unplaced)         0.272     4.066    buffer121/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.188 r  buffer121/fifo/fullReg_i_2__3/O
                         net (fo=6, unplaced)         0.276     4.464    buffer121/fifo/buffer121_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.507 f  buffer121/fifo/transmitValue_i_11__0/O
                         net (fo=2, unplaced)         0.255     4.762    init18/control/transmitValue_i_5__4_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.805 r  init18/control/transmitValue_i_8__5/O
                         net (fo=1, unplaced)         0.377     5.182    init18/control/transmitValue_i_8__5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.225 f  init18/control/transmitValue_i_5__4/O
                         net (fo=1, unplaced)         0.244     5.469    init18/control/transmitValue_i_5__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.512 r  init18/control/transmitValue_i_3__39/O
                         net (fo=3, unplaced)         0.262     5.774    fork56/control/generateBlocks[2].regblock/anyBlockStop_12
                         LUT5 (Prop_lut5_I2_O)        0.043     5.817 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12/O
                         net (fo=1, unplaced)         0.334     6.151    fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.194 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__61/O
                         net (fo=4, unplaced)         0.268     6.462    fork55/control/generateBlocks[1].regblock/anyBlockStop
                         LUT4 (Prop_lut4_I1_O)        0.043     6.505 f  fork55/control/generateBlocks[1].regblock/outputValid_i_3/O
                         net (fo=4, unplaced)         0.268     6.773    buffer40/addi6_result_ready
                         LUT6 (Prop_lut6_I0_O)        0.043     6.816 f  buffer40/transmitValue_i_3__27/O
                         net (fo=2, unplaced)         0.255     7.071    buffer40/control/branch_ready__2_0
                         LUT4 (Prop_lut4_I3_O)        0.043     7.114 f  buffer40/control/Memory[0][5]_i_2/O
                         net (fo=4, unplaced)         0.268     7.382    fork16/control/generateBlocks[0].regblock/buffer137_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.425 r  fork16/control/generateBlocks[0].regblock/fullReg_i_3__6/O
                         net (fo=4, unplaced)         0.246     7.671    fork16/control/generateBlocks[0].regblock/blockStopArray[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     7.714 r  fork16/control/generateBlocks[0].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     7.992    buffer25/E[0]
                         FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1351, unset)         0.483     8.683    buffer25/clk
                         FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.455    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  0.463    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2769.250 ; gain = 16.000 ; free physical = 41348 ; free virtual = 217923
