Analysis & Synthesis report for FFTtest
Fri Apr 26 23:58:52 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur
 12. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur
 13. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|sdft
 14. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|sdet
 15. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k_state
 16. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 17. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 18. State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Port Connectivity Checks: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 26 23:58:51 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; FFTtest                                     ;
; Top-level Entity Name           ; FFTcore                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6971                                        ;
; Total pins                      ; 113                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 234,122                                     ;
; Total DSP Blocks                ; 9                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FFTcore            ; FFTtest            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; FFT/synthesis/FFT.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v                                                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_1n1024cos.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_1n1024cos.hex                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_2n1024cos.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_2n1024cos.hex                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_1n1024sin.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_1n1024sin.hex                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_2n1024sin.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_2n1024sin.hex                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_3n1024cos.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_3n1024cos.hex                ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0_3n1024sin.hex                ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0_3n1024sin.hex                ; FFT         ;
; FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; FFT         ;
; FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; FFT         ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; FFT         ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; FFT         ;
; FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; FFT         ;
; FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; FFT         ;
; FFT/synthesis/submodules/altera_fft_single_port_rom.vhd            ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd            ; FFT         ;
; FFT/synthesis/submodules/fft_pack.vhd                              ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd                              ; FFT         ;
; FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd                    ; FFT         ;
; FFT/synthesis/submodules/apn_fft_mult_can.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_bfp_i.vhd                         ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd                         ; FFT         ;
; FFT/synthesis/submodules/asj_fft_bfp_o.vhd                         ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd                         ; FFT         ;
; FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd                     ; FFT         ;
; FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_cxb_data.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd                    ; FFT         ;
; FFT/synthesis/submodules/asj_fft_dataadgen.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd                     ; FFT         ;
; FFT/synthesis/submodules/asj_fft_data_ram.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd                      ; FFT         ;
; FFT/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; FFT         ;
; FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd                    ; FFT         ;
; FFT/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd                    ; FFT         ;
; FFT/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; FFT         ;
; FFT/synthesis/submodules/asj_fft_pround.vhd                        ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd                        ; FFT         ;
; FFT/synthesis/submodules/asj_fft_sglstream.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd                     ; FFT         ;
; FFT/synthesis/submodules/asj_fft_tdl.vhd                           ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd                           ; FFT         ;
; FFT/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; FFT         ;
; FFT/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_twadgen.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_wrengen.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd                       ; FFT         ;
; FFT/synthesis/submodules/asj_fft_wrswgen.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd                       ; FFT         ;
; FFT/synthesis/submodules/twid_rom.vhd                              ; yes             ; Encrypted User VHDL File                     ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd                              ; FFT         ;
; FFT/synthesis/submodules/FFT_fft_ii_0.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv                           ; FFT         ;
; FFTcore.v                                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v                                                          ;             ;
; simulation/FFTcore_tb.v                                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/FFTcore_tb.v                                            ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                          ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                       ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                        ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                        ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                        ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                      ;             ;
; db/scfifo_99p1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf                                                 ;             ;
; db/a_dpfifo_tie1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf                                               ;             ;
; db/altsyncram_2fp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf                                             ;             ;
; db/cmpr_2l8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_2l8.tdf                                                    ;             ;
; db/cntr_fgb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_fgb.tdf                                                    ;             ;
; db/cntr_sg7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_sg7.tdf                                                    ;             ;
; db/cntr_ggb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ggb.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_h704.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf                                             ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                     ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                         ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                             ;             ;
; db/add_sub_9gj.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_9gj.tdf                                                 ;             ;
; db/add_sub_dgj.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_dgj.tdf                                                 ;             ;
; db/altsyncram_5h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf                                             ;             ;
; db/altsyncram_6h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf                                             ;             ;
; db/altsyncram_7h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf                                             ;             ;
; db/altsyncram_0h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf                                             ;             ;
; db/altsyncram_1h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf                                             ;             ;
; db/altsyncram_2h34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf                                             ;             ;
; pzdyqx.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sld003cba3e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; db/shift_taps_ggv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_ggv.tdf                                              ;             ;
; db/altsyncram_5s91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5s91.tdf                                             ;             ;
; db/cntr_ijf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ijf.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_d9c.tdf                                                    ;             ;
; db/shift_taps_4gv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_4gv.tdf                                              ;             ;
; db/altsyncram_dr91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_dr91.tdf                                             ;             ;
; db/cntr_ajf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ajf.tdf                                                    ;             ;
; db/shift_taps_agv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_agv.tdf                                              ;             ;
; db/altsyncram_nr91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_nr91.tdf                                             ;             ;
; db/cntr_ejf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ejf.tdf                                                    ;             ;
; db/shift_taps_0fv.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_0fv.tdf                                              ;             ;
; db/altsyncram_1p91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1p91.tdf                                             ;             ;
; db/cntr_uhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_uhf.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 3610       ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 3703       ;
;     -- 7 input functions                    ; 10         ;
;     -- 6 input functions                    ; 886        ;
;     -- 5 input functions                    ; 200        ;
;     -- 4 input functions                    ; 224        ;
;     -- <=3 input functions                  ; 2383       ;
;                                             ;            ;
; Dedicated logic registers                   ; 6971       ;
;                                             ;            ;
; I/O pins                                    ; 113        ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 234122     ;
;                                             ;            ;
; Total DSP Blocks                            ; 9          ;
;                                             ;            ;
; Maximum fan-out node                        ; MCLK~input ;
; Maximum fan-out                             ; 7801       ;
; Total fan-out                               ; 57466      ;
; Average fan-out                             ; 4.83       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |FFTcore                                                                                                                                ; 3703 (1)            ; 6971 (0)                  ; 234122            ; 9          ; 113  ; 0            ; |FFTcore                                                                                                                                                                                                                                                                                                                                            ; FFTcore                               ; work         ;
;    |FFT:u0|                                                                                                                             ; 3521 (0)            ; 6822 (0)                  ; 234122            ; 9          ; 0    ; 0            ; |FFTcore|FFT:u0                                                                                                                                                                                                                                                                                                                                     ; FFT                                   ; FFT          ;
;       |FFT_fft_ii_0:fft_ii_0|                                                                                                           ; 3521 (54)           ; 6822 (0)                  ; 234122            ; 9          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                               ; FFT_fft_ii_0                          ; FFT          ;
;          |asj_fft_sglstream:asj_fft_sglstream_inst|                                                                                     ; 3467 (369)          ; 6822 (632)                ; 234122            ; 9          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                                                                                                                      ; asj_fft_sglstream                     ; fft          ;
;             |altshift_taps:p_tdl_rtl_0|                                                                                                 ; 10 (0)              ; 8 (0)                     ; 48                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0                                                                                                                                                                                                                                            ; altshift_taps                         ; work         ;
;                |shift_taps_agv:auto_generated|                                                                                          ; 10 (6)              ; 8 (4)                     ; 48                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0|shift_taps_agv:auto_generated                                                                                                                                                                                                              ; shift_taps_agv                        ; work         ;
;                   |altsyncram_nr91:altsyncram4|                                                                                         ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0|shift_taps_agv:auto_generated|altsyncram_nr91:altsyncram4                                                                                                                                                                                  ; altsyncram_nr91                       ; work         ;
;                   |cntr_ejf:cntr1|                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0|shift_taps_agv:auto_generated|cntr_ejf:cntr1                                                                                                                                                                                               ; cntr_ejf                              ; work         ;
;             |asj_fft_3dp_rom:twrom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                                                                                                ; asj_fft_3dp_rom                       ; fft          ;
;                |twid_rom:\gen_M4K:cos_1n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_0h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated                                                                                           ; altsyncram_0h34                       ; work         ;
;                |twid_rom:\gen_M4K:cos_2n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_1h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated                                                                                           ; altsyncram_1h34                       ; work         ;
;                |twid_rom:\gen_M4K:cos_3n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_2h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated                                                                                           ; altsyncram_2h34                       ; work         ;
;                |twid_rom:\gen_M4K:sin_1n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_5h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated                                                                                           ; altsyncram_5h34                       ; work         ;
;                |twid_rom:\gen_M4K:sin_2n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_6h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated                                                                                           ; altsyncram_6h34                       ; work         ;
;                |twid_rom:\gen_M4K:sin_3n|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                                                                                       ; twid_rom                              ; fft          ;
;                   |altera_fft_single_port_rom:\gen_auto:rom_component|                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                                                                                                    ; altera_fft_single_port_rom            ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                          ; altsyncram                            ; work         ;
;                         |altsyncram_7h34:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated                                                                                           ; altsyncram_7h34                       ; work         ;
;             |asj_fft_4dp_ram:\gen_M4K_Output:dat_C|                                                                                     ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                                                                                                                                ; asj_fft_4dp_ram                       ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;             |asj_fft_4dp_ram:\gen_M4K_Output:dat_D|                                                                                     ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                                                                                                                                ; asj_fft_4dp_ram                       ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                    ; altsyncram_h704                       ; work         ;
;             |asj_fft_4dp_ram:dat_A|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                                                                                                ; asj_fft_4dp_ram                       ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;             |asj_fft_4dp_ram:dat_B|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                                                                                                ; asj_fft_4dp_ram                       ; fft          ;
;                |asj_fft_data_ram:\gen_rams:0:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:1:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:2:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;                |asj_fft_data_ram:\gen_rams:3:dat_A|                                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                                                                                             ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                             ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                   ; altsyncram                            ; work         ;
;                         |altsyncram_h704:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 12288             ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated                                                                                    ; altsyncram_h704                       ; work         ;
;             |asj_fft_bfp_ctrl:\gen_dft_2:bfpc|                                                                                          ; 19 (19)             ; 27 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc                                                                                                                                                                                                                                     ; asj_fft_bfp_ctrl                      ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2                                                                                                                                          ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass|                              ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                                                                                           ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_cnt_ctrl:ccc|                                                                                                      ; 192 (192)           ; 656 (656)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                                                                                                                                 ; asj_fft_cnt_ctrl                      ; fft          ;
;             |asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|                                                 ; 6 (6)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                                                                                            ; asj_fft_cxb_addr                      ; fft          ;
;             |asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|                                                                                   ; 6 (6)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                                                                                              ; asj_fft_cxb_addr                      ; fft          ;
;             |asj_fft_cxb_addr:ram_cxb_rd|                                                                                               ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                                                                                          ; asj_fft_cxb_addr                      ; fft          ;
;             |asj_fft_cxb_data:ram_cxb_wr_data|                                                                                          ; 192 (192)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                                                                                                     ; asj_fft_cxb_data                      ; fft          ;
;             |asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|                                                                ; 192 (192)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                                                                           ; asj_fft_cxb_data_r                    ; fft          ;
;             |asj_fft_cxb_data_r:ram_cxb_bfp_data|                                                                                       ; 192 (192)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                                                                                                  ; asj_fft_cxb_data_r                    ; fft          ;
;             |asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|                                                                                    ; 12 (12)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen                                                                                                                                                                                                                               ; asj_fft_dataadgen                     ; fft          ;
;             |asj_fft_dataadgen:rd_adgen|                                                                                                ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                                                           ; asj_fft_dataadgen                     ; fft          ;
;             |asj_fft_dft_bfp:\gen_dft_2:bfpdft|                                                                                         ; 1776 (486)          ; 3905 (1538)               ; 0                 ; 9          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft                                                                                                                                                                                                                                    ; asj_fft_dft_bfp                       ; fft          ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm1|                                                                                        ; 194 (0)             ; 576 (96)                  ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                                                                                                    ; apn_fft_cmult_cpx2                    ; fft          ;
;                   |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                      ; 96 (96)             ; 336 (336)                 ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                                     ; apn_fft_mult_can                      ; fft          ;
;                   |asj_fft_pround:u0|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_pround:u1|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm2|                                                                                        ; 194 (0)             ; 576 (96)                  ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                                                                                                    ; apn_fft_cmult_cpx2                    ; fft          ;
;                   |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                      ; 96 (96)             ; 336 (336)                 ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                                     ; apn_fft_mult_can                      ; fft          ;
;                   |asj_fft_pround:u0|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_pround:u1|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                |apn_fft_cmult_cpx2:\gen_da2:cm3|                                                                                        ; 194 (0)             ; 576 (96)                  ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                                                                                                    ; apn_fft_cmult_cpx2                    ; fft          ;
;                   |apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|                                                                      ; 96 (96)             ; 336 (336)                 ; 0                 ; 3          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                                                                                                     ; apn_fft_mult_can                      ; fft          ;
;                   |asj_fft_pround:u0|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_pround:u1|                                                                                                   ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                  ; 49 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                         |add_sub_dgj:auto_generated|                                                                                    ; 49 (49)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated                                                                                                       ; add_sub_dgj                           ; work         ;
;                   |asj_fft_tdl:imag_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                   |asj_fft_tdl:real_delay|                                                                                              ; 0 (0)               ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                                                                                             ; asj_fft_tdl                           ; fft          ;
;                |asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|                                                                                  ; 218 (218)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt                                                                                                                                                                                              ; asj_fft_bfp_i                         ; fft          ;
;                |asj_fft_bfp_i:\gen_cont:bfp_scale|                                                                                      ; 218 (218)           ; 192 (192)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale                                                                                                                                                                                                  ; asj_fft_bfp_i                         ; fft          ;
;                |asj_fft_bfp_o:\gen_cont:bfp_detect|                                                                                     ; 39 (39)             ; 33 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect                                                                                                                                                                                                 ; asj_fft_bfp_o                         ; fft          ;
;                   |asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass|                                               ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                                                                                           ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt|                                                                             ; 17 (17)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt                                                                                                                                                                                         ; asj_fft_bfp_o_1pt                     ; fft          ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                                                                                 ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                 ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                      ; add_sub_9gj                           ; work         ;
;                |asj_fft_tdl_bit:\gen_cont:delay_next_blk|                                                                               ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk                                                                                                                                                                                           ; asj_fft_tdl_bit                       ; fft          ;
;             |asj_fft_in_write_sgl:writer|                                                                                               ; 23 (23)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                                                          ; asj_fft_in_write_sgl                  ; fft          ;
;             |asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|                                                                             ; 259 (205)           ; 457 (409)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                                                                                        ; asj_fft_lpp_serial                    ; fft          ;
;                |asj_fft_pround:\gen_full_rnd:u0|                                                                                        ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                                                        ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                        ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                             ; add_sub_9gj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:u1|                                                                                        ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                                                        ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                                                     ; 27 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                        ; lpm_add_sub                           ; work         ;
;                      |add_sub_9gj:auto_generated|                                                                                       ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated                                                                                                             ; add_sub_9gj                           ; work         ;
;             |asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|                                                                    ; 13 (13)             ; 33 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                                                                               ; asj_fft_lpprdadgen                    ; fft          ;
;                |asj_fft_tdl_bit_rst:delay_en|                                                                                           ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                                                                                                  ; asj_fft_tdl_bit_rst                   ; fft          ;
;                |asj_fft_tdl_rst:\gen_M4K:delay_swd|                                                                                     ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                                                                                            ; asj_fft_tdl_rst                       ; fft          ;
;             |asj_fft_m_k_counter:\gen_gt256_mk:ctrl|                                                                                    ; 24 (24)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl                                                                                                                                                                                                                               ; asj_fft_m_k_counter                   ; fft          ;
;             |asj_fft_tdl:\gen_wrsw_2:k_delay|                                                                                           ; 32 (0)              ; 34 (14)                   ; 154               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay                                                                                                                                                                                                                                      ; asj_fft_tdl                           ; fft          ;
;                |altshift_taps:tdl_arr_rtl_0|                                                                                            ; 16 (0)              ; 10 (0)                    ; 114               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0                                                                                                                                                                                                          ; altshift_taps                         ; work         ;
;                   |shift_taps_ggv:auto_generated|                                                                                       ; 16 (9)              ; 10 (5)                    ; 114               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0|shift_taps_ggv:auto_generated                                                                                                                                                                            ; shift_taps_ggv                        ; work         ;
;                      |altsyncram_5s91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 114               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0|shift_taps_ggv:auto_generated|altsyncram_5s91:altsyncram5                                                                                                                                                ; altsyncram_5s91                       ; work         ;
;                      |cntr_ijf:cntr1|                                                                                                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0|shift_taps_ggv:auto_generated|cntr_ijf:cntr1                                                                                                                                                             ; cntr_ijf                              ; work         ;
;                |altshift_taps:tdl_arr_rtl_1|                                                                                            ; 16 (0)              ; 10 (0)                    ; 40                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1                                                                                                                                                                                                          ; altshift_taps                         ; work         ;
;                   |shift_taps_4gv:auto_generated|                                                                                       ; 16 (9)              ; 10 (5)                    ; 40                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1|shift_taps_4gv:auto_generated                                                                                                                                                                            ; shift_taps_4gv                        ; work         ;
;                      |altsyncram_dr91:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1|shift_taps_4gv:auto_generated|altsyncram_dr91:altsyncram5                                                                                                                                                ; altsyncram_dr91                       ; work         ;
;                      |cntr_ajf:cntr1|                                                                                                   ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1|shift_taps_4gv:auto_generated|cntr_ajf:cntr1                                                                                                                                                             ; cntr_ajf                              ; work         ;
;             |asj_fft_tdl:\gen_wrsw_2:p_delay|                                                                                           ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay                                                                                                                                                                                                                                      ; asj_fft_tdl                           ; fft          ;
;             |asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2|                                                                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2                                                                                                                                                                                                                       ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|                                                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done                                                                                                                                                                                                                        ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_tdl_bit_rst:delay_ctrl_np|                                                                                         ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                                                                                                                    ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_tdl_bit_rst:delay_lpp_en|                                                                                          ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                                                                                                                     ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_twadgen:twid_factors|                                                                                              ; 17 (9)              ; 6 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                                                                                         ; asj_fft_twadgen                       ; fft          ;
;                |altshift_taps:twad_temp_rtl_0|                                                                                          ; 8 (0)               ; 6 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0                                                                                                                                                                                                           ; altshift_taps                         ; work         ;
;                   |shift_taps_0fv:auto_generated|                                                                                       ; 8 (5)               ; 6 (3)                     ; 64                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_0fv:auto_generated                                                                                                                                                                             ; shift_taps_0fv                        ; work         ;
;                      |altsyncram_1p91:altsyncram4|                                                                                      ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_0fv:auto_generated|altsyncram_1p91:altsyncram4                                                                                                                                                 ; altsyncram_1p91                       ; work         ;
;                      |cntr_uhf:cntr1|                                                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_0fv:auto_generated|cntr_uhf:cntr1                                                                                                                                                              ; cntr_uhf                              ; work         ;
;             |asj_fft_wrengen:sel_we|                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                                                                                                                               ; asj_fft_wrengen                       ; fft          ;
;             |asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|                                                                               ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                                                                                          ; asj_fft_wrswgen                       ; fft          ;
;             |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|                                                      ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_controller ; fft          ;
;             |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                                                                   ; 75 (55)             ; 99 (83)                   ; 384               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                                                              ; auk_dspip_avalon_streaming_sink       ; fft          ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                                                ; 20 (0)              ; 16 (0)                    ; 384               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                      ; scfifo                                ; work         ;
;                   |scfifo_99p1:auto_generated|                                                                                          ; 20 (2)              ; 16 (1)                    ; 384               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated                                                                                                                                           ; scfifo_99p1                           ; work         ;
;                      |a_dpfifo_tie1:dpfifo|                                                                                             ; 18 (10)             ; 15 (7)                    ; 384               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo                                                                                                                      ; a_dpfifo_tie1                         ; work         ;
;                         |altsyncram_2fp1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram                                                                                              ; altsyncram_2fp1                       ; work         ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                  ; cntr_fgb                              ; work         ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_ggb:wr_ptr                                                                                                      ; cntr_ggb                              ; work         ;
;                         |cntr_sg7:usedw_counter|                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_sg7:usedw_counter                                                                                               ; cntr_sg7                              ; work         ;
;             |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                                                               ; 21 (21)             ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                                                          ; auk_dspip_avalon_streaming_source     ; fft          ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                           ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                              ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                              ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                              ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                              ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (56)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0|shift_taps_agv:auto_generated|altsyncram_nr91:altsyncram4|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 16           ; 3            ; 16           ; 3            ; 48    ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_1n1024cos.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_2n1024cos.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_3n1024cos.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_1n1024sin.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_2n1024sin.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; FFT_fft_ii_0_3n1024sin.hex ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 48           ; 256          ; 48           ; 12288 ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0|shift_taps_ggv:auto_generated|altsyncram_5s91:altsyncram5|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 19           ; 6            ; 19           ; 6            ; 114   ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1|shift_taps_4gv:auto_generated|altsyncram_dr91:altsyncram5|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 20           ; 2            ; 20           ; 2            ; 40    ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0|shift_taps_0fv:auto_generated|altsyncram_1p91:altsyncram4|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 8            ; 50           ; 8            ; 50           ; 400   ; None                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 9           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 9           ;
; Fixed Point Dedicated Pre-Adder ; 9           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |FFTcore|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_fft_ii ; 17.1    ; N/A          ; N/A           ; |FFTcore|FFT:u0                                                                                                                                                                                                                                                              ; FFT.qsys        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc                                                                                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_lpp_en                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd                                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom                                                                                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                   ;                 ;
+--------+---------------+---------+--------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur                                                  ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LAST_LPP_C ; fft_s2_cur.LPP_C_OUTPUT ; fft_s2_cur.FIRST_LPP_C ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                     ; 0                       ; 0                      ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                     ; 0                       ; 0                      ; 1                             ; 1               ;
; fft_s2_cur.FIRST_LPP_C        ; 0                     ; 0                       ; 1                      ; 0                             ; 1               ;
; fft_s2_cur.LPP_C_OUTPUT       ; 0                     ; 1                       ; 0                      ; 0                             ; 1               ;
; fft_s2_cur.LAST_LPP_C         ; 1                     ; 0                       ; 0                      ; 0                             ; 1               ;
+-------------------------------+-----------------------+-------------------------+------------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur                                       ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.LAST_INPUT ; fft_s1_cur.CHECK_DAV ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                     ; 0                    ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                     ; 0                    ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                     ; 0                    ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.CHECK_DAV      ; 0                     ; 1                    ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.LAST_INPUT     ; 1                     ; 0                    ; 0                      ; 0                         ; 1               ;
+---------------------------+-----------------------+----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|sdft   ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+
; Name                 ; sdft.DISABLE_DFT_O ; sdft.ENABLE_BFP_O ; sdft.ENABLE_DFT_O ; sdft.WAIT_FOR_OUTPUT ; sdft.BLOCK_DFT_I ; sdft.IDLE ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+
; sdft.IDLE            ; 0                  ; 0                 ; 0                 ; 0                    ; 0                ; 0         ;
; sdft.BLOCK_DFT_I     ; 0                  ; 0                 ; 0                 ; 0                    ; 1                ; 1         ;
; sdft.WAIT_FOR_OUTPUT ; 0                  ; 0                 ; 0                 ; 1                    ; 0                ; 1         ;
; sdft.ENABLE_DFT_O    ; 0                  ; 0                 ; 1                 ; 0                    ; 0                ; 1         ;
; sdft.ENABLE_BFP_O    ; 0                  ; 1                 ; 0                 ; 0                    ; 0                ; 1         ;
; sdft.DISABLE_DFT_O   ; 1                  ; 0                 ; 0                 ; 0                    ; 0                ; 1         ;
+----------------------+--------------------+-------------------+-------------------+----------------------+------------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                            ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                    ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                    ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                    ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                    ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                    ;
+------------------+----------------+--------------+-------------+------------------+--------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                                 ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                            ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                            ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                            ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                            ;
+-----------------------+--------------+-----------------------+-----------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state                         ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                      ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                          ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                          ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                          ;
+------------------------------------+--------------------------------+------------------------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                   ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                  ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                  ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                  ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                  ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1                                                                                                             ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|inv_i                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[6,7]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[6]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[7]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[6]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[6,7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                               ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                               ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                                     ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[0..53]                                                                          ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m3_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m2_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m1_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m3_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m2_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m1_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m3_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m2_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx|m1_reg[48]                           ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                                        ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|source_stall_d                                                                             ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][0]                                                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[0]                                                                                 ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][1]                                                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[1]                                                                                 ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[15][2]                                                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[2]                                                                                 ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_b[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_a[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_b[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_a[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_d[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_i_c[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_d[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[24]                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|add_in_r_c[23]                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[0]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[0]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[0]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[0]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[1]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[1]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[1]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[1]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[2]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[2]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[2]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[2]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[3]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[3]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[3]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[3]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[4]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[4]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[4]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[4]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_c[5]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_b[5]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_a[5]                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|rd_addr_d[5]                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[0]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[0]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[0]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d2                                                                                                  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[1]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[1]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[1]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d3                                                                                                  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[2]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[2]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[2]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d4                                                                                                  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[3]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[3]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[3]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|next_block_d5                                                                                                  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[4]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[4]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[4]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[5]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[5]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[6]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[6]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[7]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[7]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[8]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[8]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[9]  ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[9]      ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[10] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[10]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[11] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[11]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[12] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[12]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[13] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[13]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[14] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[14]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[15] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[15]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[16] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[16]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[17] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[17]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[18] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[18]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[19] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[19]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[20] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[20]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[21] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[21]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk|tdl_arr[22] ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk|tdl_arr[22]     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[0]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[0]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[1]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[1]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[2]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[2]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[3]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[4]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[4]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[5]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[5]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[6]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[6]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[6]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[6]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[7]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[7]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[7]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[7]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[0]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[2]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[2]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[4]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[4]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[1]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[1]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[3]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[3]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_a[5]                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_b[5]                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][0]                                                                                             ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][0]                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd_tdl[0][1]                                                                                             ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swa_tdl[0][1]                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[6]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[6]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[6]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][6]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[7]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[7]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[7]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[7]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[0][7]                                              ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[0]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[1]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[1]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[2]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[3]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[3]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[4]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[5]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[5]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[0]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[4]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[1]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[3]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[3]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_b[5]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][0]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][0]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][1]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][1]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][2]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][2]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][3]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][3]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][4]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][4]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][5]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][5]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][6]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][6]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][6]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][6]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][7]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][7]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][7]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_3_arr[0][7]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][0]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][0]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][2]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][2]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][4]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_2_arr[0][4]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][1]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][1]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][3]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][3]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_0_arr[0][5]                                                                                                ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|sw_1_arr[0][5]                                     ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[5]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[5]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[4]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[4]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[5]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[5]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|val_out                                                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|oe                                                                                         ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[3]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[3]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[4]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[4]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[7]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[1]                                          ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[2]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[2]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[3]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[3]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[6]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[0]                                          ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[1]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[1]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[2]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[2]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd|tdl_arr[0]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[0]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[1]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[1]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_bdd|tdl_arr[0]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[0]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[7]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[1]                                         ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][0]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][0]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][6]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][6]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][6]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][6]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[8,16,24]                                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[0]                                                                         ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[1,9,25]                                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[17]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[2,18,26]                                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[10]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[3,19,27]                                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[11]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[4,20,28]                                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[12]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[5,21,29]                                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[13]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[30]                                                                                                                                   ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[14]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[6]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[0]                                         ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][0]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][0]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][0]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][0] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][1]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][1]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][1]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][1] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][2]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][2]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][2]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][2] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][3]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][3]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][3]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][3] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][4]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][4]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][4]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][4] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][5]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][5]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][5]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][5] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][6]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[8]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[24]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[26]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[10]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[28]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[12]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[6,22,30]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[14]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[7,23,31]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[15]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[8]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[24]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[26]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[10]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[28]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[12]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[6,22,30]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[14]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[7,23,31]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[15]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[8]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[24]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[26]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[10]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[28]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[12]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[6,22,30]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[14]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[7,23,31]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[15]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[8]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[24]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[26]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[10]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[28]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[12]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[6,22,30]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[14]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[7,23,31]                                                                                                         ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[15]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][0]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][0]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][2]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][2]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][4]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][4]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][6]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][6]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][6]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][6]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][7]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[2][7]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][7]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[0][7]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done|tdl_arr[8]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|blk_done_vec[2]                                          ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np|tdl_arr[8]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|next_pass_vec[2]                                         ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][0]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][0]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][6]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][0]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][0]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][2]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][2]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[3][4]                                                                                                          ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd|ram_in_reg[1][4]                                               ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[16]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[16]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[18]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[18]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_a_bus[20]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|wraddress_b_bus[20]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[6]                                                                                                                                    ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|rdaddress_c_bus[22]                                                                        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[16]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[16]                                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[0]                                                    ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[18]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[2]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[18]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_a_bus[20]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[4]                                                                                                               ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc|rdaddress_b_bus[20]                                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][2]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][2]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][2]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][2]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][4]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][4]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][4]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][4]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[1][7]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[2][7]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[3][7]                                                                                              ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr|ram_in_reg[0][7]                                   ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][7]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[3][7] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][6]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[1][6] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o2                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_stream                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|dav_int                                                                                                                                               ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[0..9]                                                                                                                                    ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|load_block                                                                                                                                            ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.IDLE                                                                                                                                       ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                             ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.CHECK_DAV                                                                                                                                  ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.LAST_INPUT                                                                                                                                 ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.run1                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[2][7]                                                            ; Merged with FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp|ram_in_reg[0][7] ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[8,9]                                                                                                         ; Lost fanout                                                                                                                                                                  ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_count[10]                                                                                                                                         ; Lost fanout                                                                                                                                                                  ;
; Total Number of Removed Registers = 362                                                                                                                                                                                     ;                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data ; Stuck at GND                   ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[9], ;
;                                                                                                                                              ; due to stuck port clock_enable ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[8], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[7], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[6], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[5], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[4], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[3], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[2], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[1], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0], ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[53],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[52],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[51],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[50],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[49],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[48],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[47],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[46],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[45],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[44],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[43],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[42],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[41],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[40],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[39],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[38],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[37],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[36],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[35],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[34],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[33],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[32],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[31],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[30],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[29],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[28],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[27],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[26],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[25],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[24],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[23],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[22],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[21],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[20],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[19],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[18],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[17],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[16],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[15],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[14],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[13],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[12],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[11],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[10],      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[9],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[8],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[7],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[6],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[5],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[4],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[3],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[2],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[1],       ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[0]        ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|dav_int                                                                ; Lost Fanouts                   ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[0],                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[1],                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[2],                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[3],                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.IDLE,                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WAIT_FOR_INPUT,                                                      ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.WRITE_INPUT,                                                         ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.CHECK_DAV,                                                           ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.LAST_INPUT                                                           ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|inv_i                                                                  ; Stuck at GND                   ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn,                                                                       ;
;                                                                                                                                              ; due to stuck port data_in      ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held,                                                                  ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o,                                                                ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_held_o2,                                                               ;
;                                                                                                                                              ;                                ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_dirn_stream                                                                 ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[9]                            ; Lost Fanouts                   ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[8]                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6971  ;
; Number of registers using Synchronous Clear  ; 1606  ;
; Number of registers using Synchronous Load   ; 887   ;
; Number of registers using Asynchronous Clear ; 1582  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6824  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                                                                                       ; 3       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg                                                                                                                                                                     ; 3       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sop                                                                                                                                                                                                                                                       ; 4       ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 6                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                              ; Megafunction                                                                                                        ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[1..19][0..5] ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr_rtl_0 ; SHIFT_TAPS ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr[1..20][6,7]  ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr_rtl_1 ; SHIFT_TAPS ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_cd_en[0..2]                                        ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl_rtl_0                                   ; SHIFT_TAPS ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl[0..14][0..2]                                   ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl_rtl_0                                   ; SHIFT_TAPS ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_tdl[0..6][0..7]    ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0  ; SHIFT_TAPS ;
; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp[0..7]         ; FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0  ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 55 bits   ; 110 LEs       ; 0 LEs                ; 110 LEs                ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_imag_out[7]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|offset_counter[7]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|blk_exp[4]                                                   ;
; 4:1                ; 192 bits  ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data|ram_in_reg[6][20]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|gain_lut_8pts[3]         ;
; 3:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_ram_data_out[1][27]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt|gain_lut_8pts[1] ;
; 4:1                ; 192 bits  ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data|ram_in_reg[4][15]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we|wd_i                                                                   ;
; 4:1                ; 192 bits  ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data|ram_in_reg[4][7]                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|lpp_count_offset[8]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|k[8]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|wren_b[1]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|wren_a[3]                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_c[2]                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|rd_addr_d[0]                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|data_count_sig[4]                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|blk_exp_acc[0]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|blk_exp_acc[1]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|slb_i[2]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_c[0]                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:\gen_wrsw_2:wr_adgen|rd_addr_d[3]                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[4]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|sw[0]                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl|p[1]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|slb_last[0]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|r_array_out[0][0]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|r_array_out[2][3]     ;
; 3:1                ; 144 bits  ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|i_array_out[3][16]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|i_array_out[3][1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|i_array_out[3][3]         ;
; 3:1                ; 144 bits  ; 288 LEs       ; 288 LEs              ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|i_array_out[2][6]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|sample_count[0]                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale_1pt|r_array_out[2][22]    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches|swd[0]                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale|r_array_out[2][23]        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|state_cnt[1]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|Mux4                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|Mux3                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen|Mux7                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s1_cur.IDLE                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|Mux1                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|fft_s2_cur.LAST_LPP_C                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |FFTcore|FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector3                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |FFTcore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" ;
+---------+-------+----------+----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                              ;
+---------+-------+----------+----------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                         ;
+---------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6822                        ;
;     CLR               ; 40                          ;
;     ENA               ; 2853                        ;
;     ENA CLR           ; 1474                        ;
;     ENA CLR SCLR      ; 29                          ;
;     ENA SCLR          ; 1519                        ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 843                         ;
;     SCLR              ; 1                           ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 3522                        ;
;     arith             ; 1398                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 739                         ;
;         2 data inputs ; 498                         ;
;         3 data inputs ; 159                         ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1915                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 466                         ;
;         4 data inputs ; 193                         ;
;         5 data inputs ; 162                         ;
;         6 data inputs ; 864                         ;
;     shared            ; 204                         ;
;         2 data inputs ; 204                         ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 114                         ;
; stratixv_ram_block    ; 979                         ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 1.57                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 26 23:57:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: FFT File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: FFT_fft_ii_0 File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file afifo.v
    Info (12023): Found entity 1: aFifo File: C:/intelFPGA_lite/17.1/projects/FFTtest/aFifo.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file simulation/afifo_tb.v
    Info (12023): Found entity 1: afifo_tb File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/aFifo_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file graycounter.v
    Info (12023): Found entity 1: GrayCounter File: C:/intelFPGA_lite/17.1/projects/FFTtest/GrayCounter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audiocore.v
    Info (12023): Found entity 1: audioCore File: C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fftcore.v
    Info (12023): Found entity 1: FFTcore File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.v
    Info (12023): Found entity 1: topLevel File: C:/intelFPGA_lite/17.1/projects/FFTtest/topLevel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/audiocore_tb.v
    Info (12023): Found entity 1: audioCore_tb File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file simulation/toplevel_tb.v
    Info (12023): Found entity 1: topLevel_tb File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/topLevel_tb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ledmatrix.v
    Info (12023): Found entity 1: ledMatrix File: C:/intelFPGA_lite/17.1/projects/FFTtest/ledMatrix.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/ledmatrix_tb.v
    Info (12023): Found entity 1: ledMatrix_tb File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file simulation/fftcore_tb.v
    Info (12023): Found entity 1: FFTcore_tb File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/FFTcore_tb.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at topLevel_tb.v(29): created implicit net for "b_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/topLevel_tb.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(18): created implicit net for "R1_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(19): created implicit net for "G1_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(20): created implicit net for "B1_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(21): created implicit net for "R2_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(22): created implicit net for "G2_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(23): created implicit net for "B2_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(24): created implicit net for "A_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(25): created implicit net for "B_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(26): created implicit net for "C_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(27): created implicit net for "D_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(28): created implicit net for "CLK_MATRIX_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(29): created implicit net for "LATCH_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at ledMatrix_tb.v(30): created implicit net for "OE_sig" File: C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/ledMatrix_tb.v Line: 30
Info (12127): Elaborating entity "FFTcore" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FFTcore.v(63): object "test" assigned a value but never read File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v Line: 63
Warning (10230): Verilog HDL assignment warning at FFTcore.v(70): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v Line: 70
Info (12128): Elaborating entity "FFT" for hierarchy "FFT:u0" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFTcore.v Line: 48
Info (12128): Elaborating entity "FFT_fft_ii_0" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v Line: 46
Info (12128): Elaborating entity "asj_fft_sglstream" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_bfp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "twiddle_data" into its bus
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 466
Info (12128): Elaborating entity "scfifo" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_99p1.tdf
    Info (12023): Found entity 1: scfifo_99p1 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_99p1" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tie1.tdf
    Info (12023): Found entity 1: a_dpfifo_tie1 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_tie1" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/scfifo_99p1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2fp1.tdf
    Info (12023): Found entity 1: altsyncram_2fp1 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2fp1" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cmpr_2l8:almost_full_comparer" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 53
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cmpr_2l8:two_comparison" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_fgb:rd_ptr_msb" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_sg7:usedw_counter" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|cntr_ggb:wr_ptr" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/a_dpfifo_tie1.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 496
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 541
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_m_k_counter:\gen_gt256_mk:ctrl" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 662
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_ctrl_np" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 705
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:delay_npd" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 720
Info (12128): Elaborating entity "asj_fft_wrengen" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrengen:sel_we" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 808
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_in_write_sgl:writer" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 905
Info (12128): Elaborating entity "asj_fft_cnt_ctrl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cnt_ctrl:ccc" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 943
Info (12128): Elaborating entity "asj_fft_4dp_ram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1028
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 89
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h704.tdf
    Info (12023): Found entity 1: altsyncram_h704 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_h704.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h704" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_h704:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dataadgen:rd_adgen" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1200
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:ram_cxb_rd" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1224
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1291
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:p_delay" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1303
Info (12128): Elaborating entity "asj_fft_wrswgen" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_wrswgen:\gen_wrsw_2:get_wr_swtiches" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1316
Info (12128): Elaborating entity "asj_fft_cxb_addr" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_addr:\gen_wrsw_2:ram_cxb_wr" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1362
Info (12128): Elaborating entity "asj_fft_cxb_data" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data:ram_cxb_wr_data" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1392
Info (12128): Elaborating entity "asj_fft_cxb_data_r" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1424
Info (12128): Elaborating entity "asj_fft_dft_bfp" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1621
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_in_sc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "do_tdl" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_rnd" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "reg_no_twiddle" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 282
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9gj.tdf
    Info (12023): Found entity 1: add_sub_9gj File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_9gj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9gj" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_9gj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_i:\gen_cont:bfp_scale" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 444
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 523
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 191
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o:\gen_cont:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd Line: 202
Info (12128): Elaborating entity "asj_fft_bfp_o_1pt" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt:\gen_cont:bfp_detect_1pt" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 553
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|asj_fft_tdl_bit:\gen_cont:delay_next_blk" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 746
Info (12128): Elaborating entity "apn_fft_cmult_cpx2" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 1100
Info (12128): Elaborating entity "apn_fft_mult_can" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_can:\gen_infr_3cpx:calc_mult_3cpx" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 93
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 122
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dgj.tdf
    Info (12023): Found entity 1: add_sub_dgj File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/add_sub_dgj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_dgj" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_dgj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_dft_bfp:\gen_dft_2:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 150
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1679
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1702
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 135
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_bfp_ctrl:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl_bit_rst:\gen_dft_2:delay_blk_done2" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1724
Info (12128): Elaborating entity "asj_fft_twadgen" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1745
Info (12128): Elaborating entity "asj_fft_3dp_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1761
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 79
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5h34.tdf
    Info (12023): Found entity 1: altsyncram_5h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 94
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6h34.tdf
    Info (12023): Found entity 1: altsyncram_6h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_6h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 109
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7h34.tdf
    Info (12023): Found entity 1: altsyncram_7h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_7h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 124
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0h34.tdf
    Info (12023): Found entity 1: altsyncram_0h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_0h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h34.tdf
    Info (12023): Found entity 1: altsyncram_1h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "twid_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 154
Info (12128): Elaborating entity "altera_fft_single_port_rom" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h34.tdf
    Info (12023): Found entity 1: altsyncram_2h34 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2h34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2h34" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2h34:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_lpprdadgen" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1937
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 147
Info (12128): Elaborating entity "asj_fft_tdl_rst" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 169
Info (12128): Elaborating entity "asj_fft_lpp_serial" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd Line: 1982
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_str_val:delay_val" File: C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 223
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.26.23:58:19 Progress: Loading sld003cba3e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/ip/sld003cba3e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|q_b[48]" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf Line: 1575
        Warning (14320): Synthesized away node "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_99p1:auto_generated|a_dpfifo_tie1:dpfifo|altsyncram_2fp1:FIFOram|q_b[49]" File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_2fp1.tdf Line: 1607
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 4 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 6
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|tdl_arr_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 20
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|p_tdl_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|twad_temp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0"
Info (12133): Instantiated megafunction "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "6"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ggv.tdf
    Info (12023): Found entity 1: shift_taps_ggv File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_ggv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5s91.tdf
    Info (12023): Found entity 1: altsyncram_5s91 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_5s91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf
    Info (12023): Found entity 1: cntr_ijf File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ijf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cmpr_d9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1"
Info (12133): Instantiated megafunction "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_tdl:\gen_wrsw_2:k_delay|altshift_taps:tdl_arr_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "20"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4gv.tdf
    Info (12023): Found entity 1: shift_taps_4gv File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_4gv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dr91.tdf
    Info (12023): Found entity 1: altsyncram_dr91 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_dr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf
    Info (12023): Found entity 1: cntr_ajf File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ajf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0"
Info (12133): Instantiated megafunction "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|altshift_taps:p_tdl_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "3"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_agv.tdf
    Info (12023): Found entity 1: shift_taps_agv File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_agv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf
    Info (12023): Found entity 1: altsyncram_nr91 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_nr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_ejf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0"
Info (12133): Instantiated megafunction "FFT:u0|FFT_fft_ii_0:fft_ii_0|asj_fft_sglstream:asj_fft_sglstream_inst|asj_fft_twadgen:twid_factors|altshift_taps:twad_temp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0fv.tdf
    Info (12023): Found entity 1: shift_taps_0fv File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/shift_taps_0fv.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1p91.tdf
    Info (12023): Found entity 1: altsyncram_1p91 File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/altsyncram_1p91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/intelFPGA_lite/17.1/projects/FFTtest/db/cntr_uhf.tdf Line: 25
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "FFT/IFFT" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag and source_exp are forced low when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 56 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 7586 logic cells
    Info (21064): Implemented 979 RAM segments
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 5141 megabytes
    Info: Processing ended: Fri Apr 26 23:58:52 2019
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/projects/FFTtest/output_files/FFTtest.map.smsg.


