
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033f8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080034b8  080034b8  000044b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003550  08003550  00005038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003550  08003550  00005038  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003550  08003550  00005038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003550  08003550  00004550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003554  08003554  00004554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  08003558  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000038  08003590  00005038  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08003590  000050b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c0b  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d88  00000000  00000000  0000dc6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  0000f9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b2  00000000  00000000  000102f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000281b  00000000  00000000  000109a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ada8  00000000  00000000  000131bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000860ea  00000000  00000000  0001df65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a404f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e74  00000000  00000000  000a4094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000a5f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000038 	.word	0x20000038
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080034a0 	.word	0x080034a0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000003c 	.word	0x2000003c
 8000104:	080034a0 	.word	0x080034a0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
  * @brief  The application entry point.
  *
  */

int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* HAL & clocks */
  HAL_Init();
 8000224:	f000 faec 	bl	8000800 <HAL_Init>
  SystemClock_Config();
 8000228:	f000 f81a 	bl	8000260 <SystemClock_Config>

  /* GPIO init */
  MX_GPIO_Init();
 800022c:	f000 f8d0 	bl	80003d0 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000230:	f000 f88e 	bl	8000350 <MX_SPI2_Init>

  /* GPIO Reset of CCD_R_PIN */
  HAL_GPIO_WritePin(GPIOB, CCD_R_Pin, GPIO_PIN_RESET);
 8000234:	4b09      	ldr	r3, [pc, #36]	@ (800025c <main+0x3c>)
 8000236:	2200      	movs	r2, #0
 8000238:	2140      	movs	r1, #64	@ 0x40
 800023a:	0018      	movs	r0, r3
 800023c:	f000 fdb2 	bl	8000da4 <HAL_GPIO_WritePin>

  NET_Init();
 8000240:	f000 f97c 	bl	800053c <NET_Init>

  while (1)
  {
    HAL_GPIO_TogglePin(GPIOB, CCD_R_Pin);
 8000244:	4b05      	ldr	r3, [pc, #20]	@ (800025c <main+0x3c>)
 8000246:	2140      	movs	r1, #64	@ 0x40
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fdc8 	bl	8000dde <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 800024e:	23fa      	movs	r3, #250	@ 0xfa
 8000250:	009b      	lsls	r3, r3, #2
 8000252:	0018      	movs	r0, r3
 8000254:	f000 fb44 	bl	80008e0 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOB, CCD_R_Pin);
 8000258:	46c0      	nop			@ (mov r8, r8)
 800025a:	e7f3      	b.n	8000244 <main+0x24>
 800025c:	50000400 	.word	0x50000400

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b590      	push	{r4, r7, lr}
 8000262:	b09f      	sub	sp, #124	@ 0x7c
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	2440      	movs	r4, #64	@ 0x40
 8000268:	193b      	adds	r3, r7, r4
 800026a:	0018      	movs	r0, r3
 800026c:	2338      	movs	r3, #56	@ 0x38
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f003 f8e9 	bl	8003448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000276:	232c      	movs	r3, #44	@ 0x2c
 8000278:	18fb      	adds	r3, r7, r3
 800027a:	0018      	movs	r0, r3
 800027c:	2314      	movs	r3, #20
 800027e:	001a      	movs	r2, r3
 8000280:	2100      	movs	r1, #0
 8000282:	f003 f8e1 	bl	8003448 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	0018      	movs	r0, r3
 800028a:	2328      	movs	r3, #40	@ 0x28
 800028c:	001a      	movs	r2, r3
 800028e:	2100      	movs	r1, #0
 8000290:	f003 f8da 	bl	8003448 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000294:	4b2c      	ldr	r3, [pc, #176]	@ (8000348 <SystemClock_Config+0xe8>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a2c      	ldr	r2, [pc, #176]	@ (800034c <SystemClock_Config+0xec>)
 800029a:	401a      	ands	r2, r3
 800029c:	4b2a      	ldr	r3, [pc, #168]	@ (8000348 <SystemClock_Config+0xe8>)
 800029e:	2180      	movs	r1, #128	@ 0x80
 80002a0:	0109      	lsls	r1, r1, #4
 80002a2:	430a      	orrs	r2, r1
 80002a4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002a6:	0021      	movs	r1, r4
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	220a      	movs	r2, #10
 80002ac:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2201      	movs	r2, #1
 80002b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	2210      	movs	r2, #16
 80002b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2201      	movs	r2, #1
 80002be:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	2202      	movs	r2, #2
 80002c4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2200      	movs	r2, #0
 80002ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80002cc:	187b      	adds	r3, r7, r1
 80002ce:	2200      	movs	r2, #0
 80002d0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2280      	movs	r2, #128	@ 0x80
 80002d6:	03d2      	lsls	r2, r2, #15
 80002d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fd99 	bl	8000e14 <HAL_RCC_OscConfig>
 80002e2:	1e03      	subs	r3, r0, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002e6:	f000 f8e7 	bl	80004b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ea:	212c      	movs	r1, #44	@ 0x2c
 80002ec:	187b      	adds	r3, r7, r1
 80002ee:	220f      	movs	r2, #15
 80002f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2203      	movs	r2, #3
 80002f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2200      	movs	r2, #0
 8000302:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2200      	movs	r2, #0
 8000308:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2101      	movs	r1, #1
 800030e:	0018      	movs	r0, r3
 8000310:	f001 f954 	bl	80015bc <HAL_RCC_ClockConfig>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000318:	f000 f8ce 	bl	80004b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_LPTIM1;
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	2288      	movs	r2, #136	@ 0x88
 8000320:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	0018      	movs	r0, r3
 8000332:	f001 fb11 	bl	8001958 <HAL_RCCEx_PeriphCLKConfig>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0xde>
  {
    Error_Handler();
 800033a:	f000 f8bd 	bl	80004b8 <Error_Handler>
  }
}
 800033e:	46c0      	nop			@ (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	b01f      	add	sp, #124	@ 0x7c
 8000344:	bd90      	pop	{r4, r7, pc}
 8000346:	46c0      	nop			@ (mov r8, r8)
 8000348:	40007000 	.word	0x40007000
 800034c:	ffffe7ff 	.word	0xffffe7ff

08000350 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000354:	4b1c      	ldr	r3, [pc, #112]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000356:	4a1d      	ldr	r2, [pc, #116]	@ (80003cc <MX_SPI2_Init+0x7c>)
 8000358:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800035a:	4b1b      	ldr	r3, [pc, #108]	@ (80003c8 <MX_SPI2_Init+0x78>)
 800035c:	2282      	movs	r2, #130	@ 0x82
 800035e:	0052      	lsls	r2, r2, #1
 8000360:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000362:	4b19      	ldr	r3, [pc, #100]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000368:	4b17      	ldr	r3, [pc, #92]	@ (80003c8 <MX_SPI2_Init+0x78>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800036e:	4b16      	ldr	r3, [pc, #88]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000370:	2200      	movs	r2, #0
 8000372:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000374:	4b14      	ldr	r3, [pc, #80]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000376:	2200      	movs	r2, #0
 8000378:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800037a:	4b13      	ldr	r3, [pc, #76]	@ (80003c8 <MX_SPI2_Init+0x78>)
 800037c:	2280      	movs	r2, #128	@ 0x80
 800037e:	0092      	lsls	r2, r2, #2
 8000380:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000382:	4b11      	ldr	r3, [pc, #68]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000384:	2200      	movs	r2, #0
 8000386:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <MX_SPI2_Init+0x78>)
 800038a:	2200      	movs	r2, #0
 800038c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800038e:	4b0e      	ldr	r3, [pc, #56]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000390:	2200      	movs	r2, #0
 8000392:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000394:	4b0c      	ldr	r3, [pc, #48]	@ (80003c8 <MX_SPI2_Init+0x78>)
 8000396:	2200      	movs	r2, #0
 8000398:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800039a:	4b0b      	ldr	r3, [pc, #44]	@ (80003c8 <MX_SPI2_Init+0x78>)
 800039c:	2207      	movs	r2, #7
 800039e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003a0:	4b09      	ldr	r3, [pc, #36]	@ (80003c8 <MX_SPI2_Init+0x78>)
 80003a2:	0018      	movs	r0, r3
 80003a4:	f001 fc76 	bl	8001c94 <HAL_SPI_Init>
 80003a8:	1e03      	subs	r3, r0, #0
 80003aa:	d001      	beq.n	80003b0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80003ac:	f000 f884 	bl	80004b8 <Error_Handler>
  }
  __HAL_SPI_ENABLE(&hspi2);
 80003b0:	4b05      	ldr	r3, [pc, #20]	@ (80003c8 <MX_SPI2_Init+0x78>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	681a      	ldr	r2, [r3, #0]
 80003b6:	4b04      	ldr	r3, [pc, #16]	@ (80003c8 <MX_SPI2_Init+0x78>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2140      	movs	r1, #64	@ 0x40
 80003bc:	430a      	orrs	r2, r1
 80003be:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003c0:	46c0      	nop			@ (mov r8, r8)
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	46c0      	nop			@ (mov r8, r8)
 80003c8:	20000054 	.word	0x20000054
 80003cc:	40003800 	.word	0x40003800

080003d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d0:	b590      	push	{r4, r7, lr}
 80003d2:	b089      	sub	sp, #36	@ 0x24
 80003d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d6:	240c      	movs	r4, #12
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	0018      	movs	r0, r3
 80003dc:	2314      	movs	r3, #20
 80003de:	001a      	movs	r2, r3
 80003e0:	2100      	movs	r1, #0
 80003e2:	f003 f831 	bl	8003448 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e6:	4b30      	ldr	r3, [pc, #192]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 80003e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003ea:	4b2f      	ldr	r3, [pc, #188]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 80003ec:	2101      	movs	r1, #1
 80003ee:	430a      	orrs	r2, r1
 80003f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003f2:	4b2d      	ldr	r3, [pc, #180]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 80003f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003f6:	2201      	movs	r2, #1
 80003f8:	4013      	ands	r3, r2
 80003fa:	60bb      	str	r3, [r7, #8]
 80003fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fe:	4b2a      	ldr	r3, [pc, #168]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 8000400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000402:	4b29      	ldr	r3, [pc, #164]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 8000404:	2102      	movs	r1, #2
 8000406:	430a      	orrs	r2, r1
 8000408:	62da      	str	r2, [r3, #44]	@ 0x2c
 800040a:	4b27      	ldr	r3, [pc, #156]	@ (80004a8 <MX_GPIO_Init+0xd8>)
 800040c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800040e:	2202      	movs	r2, #2
 8000410:	4013      	ands	r3, r2
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000416:	4925      	ldr	r1, [pc, #148]	@ (80004ac <MX_GPIO_Init+0xdc>)
 8000418:	23a0      	movs	r3, #160	@ 0xa0
 800041a:	05db      	lsls	r3, r3, #23
 800041c:	2200      	movs	r2, #0
 800041e:	0018      	movs	r0, r3
 8000420:	f000 fcc0 	bl	8000da4 <HAL_GPIO_WritePin>
                          |Digipot_SHDN__Pin|CD_Gate_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|Ethernet_RST_Pin
 8000424:	4922      	ldr	r1, [pc, #136]	@ (80004b0 <MX_GPIO_Init+0xe0>)
 8000426:	4b23      	ldr	r3, [pc, #140]	@ (80004b4 <MX_GPIO_Init+0xe4>)
 8000428:	2200      	movs	r2, #0
 800042a:	0018      	movs	r0, r3
 800042c:	f000 fcba 	bl	8000da4 <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin|FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin
                          |CCD_R3_Pin|CCD_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Digipot_SHDN__Pin CD_Gate_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000430:	193b      	adds	r3, r7, r4
 8000432:	4a1e      	ldr	r2, [pc, #120]	@ (80004ac <MX_GPIO_Init+0xdc>)
 8000434:	601a      	str	r2, [r3, #0]
                          |Digipot_SHDN__Pin|CD_Gate_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000436:	193b      	adds	r3, r7, r4
 8000438:	2201      	movs	r2, #1
 800043a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043c:	193b      	adds	r3, r7, r4
 800043e:	2200      	movs	r2, #0
 8000440:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000442:	193b      	adds	r3, r7, r4
 8000444:	2200      	movs	r2, #0
 8000446:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000448:	193a      	adds	r2, r7, r4
 800044a:	23a0      	movs	r3, #160	@ 0xa0
 800044c:	05db      	lsls	r3, r3, #23
 800044e:	0011      	movs	r1, r2
 8000450:	0018      	movs	r0, r3
 8000452:	f000 fb29 	bl	8000aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 8000456:	193b      	adds	r3, r7, r4
 8000458:	22a0      	movs	r2, #160	@ 0xa0
 800045a:	0052      	lsls	r2, r2, #1
 800045c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800045e:	193b      	adds	r3, r7, r4
 8000460:	2200      	movs	r2, #0
 8000462:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000464:	193b      	adds	r3, r7, r4
 8000466:	2200      	movs	r2, #0
 8000468:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046a:	193a      	adds	r2, r7, r4
 800046c:	23a0      	movs	r3, #160	@ 0xa0
 800046e:	05db      	lsls	r3, r3, #23
 8000470:	0011      	movs	r1, r2
 8000472:	0018      	movs	r0, r3
 8000474:	f000 fb18 	bl	8000aa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin Ethernet_RST_Pin
                           FLASH_WP_Pin FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin
                           CCD_R3_Pin CCD_R_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|Ethernet_RST_Pin
 8000478:	0021      	movs	r1, r4
 800047a:	187b      	adds	r3, r7, r1
 800047c:	4a0c      	ldr	r2, [pc, #48]	@ (80004b0 <MX_GPIO_Init+0xe0>)
 800047e:	601a      	str	r2, [r3, #0]
                          |FLASH_WP_Pin|FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin
                          |CCD_R3_Pin|CCD_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000480:	187b      	adds	r3, r7, r1
 8000482:	2201      	movs	r2, #1
 8000484:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2200      	movs	r2, #0
 800048a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2200      	movs	r2, #0
 8000490:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000492:	187b      	adds	r3, r7, r1
 8000494:	4a07      	ldr	r2, [pc, #28]	@ (80004b4 <MX_GPIO_Init+0xe4>)
 8000496:	0019      	movs	r1, r3
 8000498:	0010      	movs	r0, r2
 800049a:	f000 fb05 	bl	8000aa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	b009      	add	sp, #36	@ 0x24
 80004a4:	bd90      	pop	{r4, r7, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	40021000 	.word	0x40021000
 80004ac:	000018b2 	.word	0x000018b2
 80004b0:	00001c7f 	.word	0x00001c7f
 80004b4:	50000400 	.word	0x50000400

080004b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004bc:	b672      	cpsid	i
}
 80004be:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c0:	46c0      	nop			@ (mov r8, r8)
 80004c2:	e7fd      	b.n	80004c0 <Error_Handler+0x8>

080004c4 <W5500_Select>:
#define W5500_CS_Pin         Ethernet_CE_Pin
#define W5500_RST_GPIO_Port  GPIOB
#define W5500_RST_Pin        Ethernet_RST_Pin

// CS helpers
static inline void W5500_Select(void)   { HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET); }
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	23a0      	movs	r3, #160	@ 0xa0
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	2200      	movs	r2, #0
 80004ce:	2110      	movs	r1, #16
 80004d0:	0018      	movs	r0, r3
 80004d2:	f000 fc67 	bl	8000da4 <HAL_GPIO_WritePin>
 80004d6:	46c0      	nop			@ (mov r8, r8)
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}

080004dc <W5500_Deselect>:
static inline void W5500_Deselect(void) { HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);   }
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
 80004e0:	23a0      	movs	r3, #160	@ 0xa0
 80004e2:	05db      	lsls	r3, r3, #23
 80004e4:	2201      	movs	r2, #1
 80004e6:	2110      	movs	r1, #16
 80004e8:	0018      	movs	r0, r3
 80004ea:	f000 fc5b 	bl	8000da4 <HAL_GPIO_WritePin>
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <wizchip_spi_attach>:
#include "w5500_port.h"
#include "socket.h"
#include <stdio.h>
#include <string.h>

static void wizchip_spi_attach(void) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Deselect);
 80004f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000524 <wizchip_spi_attach+0x30>)
 80004fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000528 <wizchip_spi_attach+0x34>)
 80004fc:	0011      	movs	r1, r2
 80004fe:	0018      	movs	r0, r3
 8000500:	f002 fa66 	bl	80029d0 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8000504:	4a09      	ldr	r2, [pc, #36]	@ (800052c <wizchip_spi_attach+0x38>)
 8000506:	4b0a      	ldr	r3, [pc, #40]	@ (8000530 <wizchip_spi_attach+0x3c>)
 8000508:	0011      	movs	r1, r2
 800050a:	0018      	movs	r0, r3
 800050c:	f002 fa84 	bl	8002a18 <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBurst, W5500_WriteBurst);
 8000510:	4a08      	ldr	r2, [pc, #32]	@ (8000534 <wizchip_spi_attach+0x40>)
 8000512:	4b09      	ldr	r3, [pc, #36]	@ (8000538 <wizchip_spi_attach+0x44>)
 8000514:	0011      	movs	r1, r2
 8000516:	0018      	movs	r0, r3
 8000518:	f002 faaa 	bl	8002a70 <reg_wizchip_spiburst_cbfunc>
}
 800051c:	46c0      	nop			@ (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	080004dd 	.word	0x080004dd
 8000528:	080004c5 	.word	0x080004c5
 800052c:	080006d5 	.word	0x080006d5
 8000530:	080006a1 	.word	0x080006a1
 8000534:	08000749 	.word	0x08000749
 8000538:	080006fd 	.word	0x080006fd

0800053c <NET_Init>:

void NET_Init(void) {
 800053c:	b5b0      	push	{r4, r5, r7, lr}
 800053e:	b08a      	sub	sp, #40	@ 0x28
 8000540:	af00      	add	r7, sp, #0
    uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8000542:	2518      	movs	r5, #24
 8000544:	197b      	adds	r3, r7, r5
 8000546:	4a17      	ldr	r2, [pc, #92]	@ (80005a4 <NET_Init+0x68>)
 8000548:	ca13      	ldmia	r2!, {r0, r1, r4}
 800054a:	c313      	stmia	r3!, {r0, r1, r4}
 800054c:	6812      	ldr	r2, [r2, #0]
 800054e:	601a      	str	r2, [r3, #0]
    uint8_t link;

    W5500_HardReset();
 8000550:	f000 f910 	bl	8000774 <W5500_HardReset>
    wizchip_spi_attach();
 8000554:	f7ff ffce 	bl	80004f4 <wizchip_spi_attach>

    // Init internal TX/RX buffers per socket
    if (wizchip_init(memsize[0], memsize[1]) != 0) {
 8000558:	197b      	adds	r3, r7, r5
 800055a:	3308      	adds	r3, #8
 800055c:	001a      	movs	r2, r3
 800055e:	197b      	adds	r3, r7, r5
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f002 fbe3 	bl	8002d2e <wizchip_init>
        // handle error if desired
    }

    // Your static network info (edit to your LAN)
    wiz_NetInfo net = {
 8000568:	003b      	movs	r3, r7
 800056a:	4a0f      	ldr	r2, [pc, #60]	@ (80005a8 <NET_Init+0x6c>)
 800056c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800056e:	c313      	stmia	r3!, {r0, r1, r4}
 8000570:	ca03      	ldmia	r2!, {r0, r1}
 8000572:	c303      	stmia	r3!, {r0, r1}
 8000574:	8811      	ldrh	r1, [r2, #0]
 8000576:	8019      	strh	r1, [r3, #0]
 8000578:	7892      	ldrb	r2, [r2, #2]
 800057a:	709a      	strb	r2, [r3, #2]
        .gw  = {192,168,10,1},
        .dns = {8,8,8,8},
        .dhcp = NETINFO_STATIC
    };

    wizchip_setnetinfo(&net);
 800057c:	003b      	movs	r3, r7
 800057e:	0018      	movs	r0, r3
 8000580:	f002 ff20 	bl	80033c4 <wizchip_setnetinfo>

    // Wait for PHY link
    do {
        ctlwizchip(CW_GET_PHYLINK, (void*)&link);
 8000584:	2417      	movs	r4, #23
 8000586:	193b      	adds	r3, r7, r4
 8000588:	0019      	movs	r1, r3
 800058a:	2017      	movs	r0, #23
 800058c:	f002 fa9c 	bl	8002ac8 <ctlwizchip>
    } while (link == PHY_LINK_OFF);
 8000590:	193b      	adds	r3, r7, r4
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d0f5      	beq.n	8000584 <NET_Init+0x48>
    // At this point, ping should reply.
}
 8000598:	46c0      	nop			@ (mov r8, r8)
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b00a      	add	sp, #40	@ 0x28
 80005a0:	bdb0      	pop	{r4, r5, r7, pc}
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	080034b8 	.word	0x080034b8
 80005a8:	080034c8 	.word	0x080034c8

080005ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b0:	4b07      	ldr	r3, [pc, #28]	@ (80005d0 <HAL_MspInit+0x24>)
 80005b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <HAL_MspInit+0x24>)
 80005b6:	2101      	movs	r1, #1
 80005b8:	430a      	orrs	r2, r1
 80005ba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <HAL_MspInit+0x24>)
 80005be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005c0:	4b03      	ldr	r3, [pc, #12]	@ (80005d0 <HAL_MspInit+0x24>)
 80005c2:	2180      	movs	r1, #128	@ 0x80
 80005c4:	0549      	lsls	r1, r1, #21
 80005c6:	430a      	orrs	r2, r1
 80005c8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40021000 	.word	0x40021000

080005d4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005d4:	b590      	push	{r4, r7, lr}
 80005d6:	b089      	sub	sp, #36	@ 0x24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	240c      	movs	r4, #12
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	0018      	movs	r0, r3
 80005e2:	2314      	movs	r3, #20
 80005e4:	001a      	movs	r2, r3
 80005e6:	2100      	movs	r1, #0
 80005e8:	f002 ff2e 	bl	8003448 <memset>
  if(hspi->Instance==SPI2)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a18      	ldr	r2, [pc, #96]	@ (8000654 <HAL_SPI_MspInit+0x80>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d129      	bne.n	800064a <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80005f6:	4b18      	ldr	r3, [pc, #96]	@ (8000658 <HAL_SPI_MspInit+0x84>)
 80005f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005fa:	4b17      	ldr	r3, [pc, #92]	@ (8000658 <HAL_SPI_MspInit+0x84>)
 80005fc:	2180      	movs	r1, #128	@ 0x80
 80005fe:	01c9      	lsls	r1, r1, #7
 8000600:	430a      	orrs	r2, r1
 8000602:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b14      	ldr	r3, [pc, #80]	@ (8000658 <HAL_SPI_MspInit+0x84>)
 8000606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000608:	4b13      	ldr	r3, [pc, #76]	@ (8000658 <HAL_SPI_MspInit+0x84>)
 800060a:	2102      	movs	r1, #2
 800060c:	430a      	orrs	r2, r1
 800060e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000610:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <HAL_SPI_MspInit+0x84>)
 8000612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000614:	2202      	movs	r2, #2
 8000616:	4013      	ands	r3, r2
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	22e0      	movs	r2, #224	@ 0xe0
 8000620:	0212      	lsls	r2, r2, #8
 8000622:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000624:	0021      	movs	r1, r4
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2202      	movs	r2, #2
 800062a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2203      	movs	r2, #3
 8000636:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063e:	187b      	adds	r3, r7, r1
 8000640:	4a06      	ldr	r2, [pc, #24]	@ (800065c <HAL_SPI_MspInit+0x88>)
 8000642:	0019      	movs	r1, r3
 8000644:	0010      	movs	r0, r2
 8000646:	f000 fa2f 	bl	8000aa8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b009      	add	sp, #36	@ 0x24
 8000650:	bd90      	pop	{r4, r7, pc}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	40003800 	.word	0x40003800
 8000658:	40021000 	.word	0x40021000
 800065c:	50000400 	.word	0x50000400

08000660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000664:	46c0      	nop			@ (mov r8, r8)
 8000666:	e7fd      	b.n	8000664 <NMI_Handler+0x4>

08000668 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800066c:	46c0      	nop			@ (mov r8, r8)
 800066e:	e7fd      	b.n	800066c <HardFault_Handler+0x4>

08000670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000688:	f000 f90e 	bl	80008a8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800068c:	f000 fa00 	bl	8000a90 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000690:	46c0      	nop			@ (mov r8, r8)
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}

08000696 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <W5500_ReadByte>:
#include "w5500_port.h"

uint8_t W5500_ReadByte(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af02      	add	r7, sp, #8
    uint8_t d=0xFF, r=0xFF;
 80006a6:	1dfb      	adds	r3, r7, #7
 80006a8:	22ff      	movs	r2, #255	@ 0xff
 80006aa:	701a      	strb	r2, [r3, #0]
 80006ac:	1dbb      	adds	r3, r7, #6
 80006ae:	22ff      	movs	r2, #255	@ 0xff
 80006b0:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi2, &d, &r, 1, HAL_MAX_DELAY);
 80006b2:	1dba      	adds	r2, r7, #6
 80006b4:	1df9      	adds	r1, r7, #7
 80006b6:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <W5500_ReadByte+0x30>)
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	f001 fccc 	bl	800205c <HAL_SPI_TransmitReceive>
    return r;
 80006c4:	1dbb      	adds	r3, r7, #6
 80006c6:	781b      	ldrb	r3, [r3, #0]
}
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b002      	add	sp, #8
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000054 	.word	0x20000054

080006d4 <W5500_WriteByte>:

void W5500_WriteByte(uint8_t wb) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	0002      	movs	r2, r0
 80006dc:	1dfb      	adds	r3, r7, #7
 80006de:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2, &wb, 1, HAL_MAX_DELAY);
 80006e0:	2301      	movs	r3, #1
 80006e2:	425b      	negs	r3, r3
 80006e4:	1df9      	adds	r1, r7, #7
 80006e6:	4804      	ldr	r0, [pc, #16]	@ (80006f8 <W5500_WriteByte+0x24>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	f001 fb67 	bl	8001dbc <HAL_SPI_Transmit>
}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b002      	add	sp, #8
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	20000054 	.word	0x20000054

080006fc <W5500_ReadBurst>:

void W5500_ReadBurst(uint8_t* pBuf, uint16_t len) {
 80006fc:	b5b0      	push	{r4, r5, r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	000a      	movs	r2, r1
 8000706:	1cbb      	adds	r3, r7, #2
 8000708:	801a      	strh	r2, [r3, #0]
    for (uint16_t i=0; i<len; i++) pBuf[i] = W5500_ReadByte();
 800070a:	230e      	movs	r3, #14
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	2200      	movs	r2, #0
 8000710:	801a      	strh	r2, [r3, #0]
 8000712:	e00d      	b.n	8000730 <W5500_ReadBurst+0x34>
 8000714:	250e      	movs	r5, #14
 8000716:	197b      	adds	r3, r7, r5
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	18d4      	adds	r4, r2, r3
 800071e:	f7ff ffbf 	bl	80006a0 <W5500_ReadByte>
 8000722:	0003      	movs	r3, r0
 8000724:	7023      	strb	r3, [r4, #0]
 8000726:	197b      	adds	r3, r7, r5
 8000728:	881a      	ldrh	r2, [r3, #0]
 800072a:	197b      	adds	r3, r7, r5
 800072c:	3201      	adds	r2, #1
 800072e:	801a      	strh	r2, [r3, #0]
 8000730:	230e      	movs	r3, #14
 8000732:	18fa      	adds	r2, r7, r3
 8000734:	1cbb      	adds	r3, r7, #2
 8000736:	8812      	ldrh	r2, [r2, #0]
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	429a      	cmp	r2, r3
 800073c:	d3ea      	bcc.n	8000714 <W5500_ReadBurst+0x18>
}
 800073e:	46c0      	nop			@ (mov r8, r8)
 8000740:	46c0      	nop			@ (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	b004      	add	sp, #16
 8000746:	bdb0      	pop	{r4, r5, r7, pc}

08000748 <W5500_WriteBurst>:

void W5500_WriteBurst(uint8_t* pBuf, uint16_t len) {
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	000a      	movs	r2, r1
 8000752:	1cbb      	adds	r3, r7, #2
 8000754:	801a      	strh	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2, pBuf, len, HAL_MAX_DELAY);
 8000756:	2301      	movs	r3, #1
 8000758:	425c      	negs	r4, r3
 800075a:	1cbb      	adds	r3, r7, #2
 800075c:	881a      	ldrh	r2, [r3, #0]
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	4803      	ldr	r0, [pc, #12]	@ (8000770 <W5500_WriteBurst+0x28>)
 8000762:	0023      	movs	r3, r4
 8000764:	f001 fb2a 	bl	8001dbc <HAL_SPI_Transmit>
}
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b003      	add	sp, #12
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	20000054 	.word	0x20000054

08000774 <W5500_HardReset>:

void W5500_HardReset(void) {
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 8000778:	2380      	movs	r3, #128	@ 0x80
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	480a      	ldr	r0, [pc, #40]	@ (80007a8 <W5500_HardReset+0x34>)
 800077e:	2200      	movs	r2, #0
 8000780:	0019      	movs	r1, r3
 8000782:	f000 fb0f 	bl	8000da4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000786:	2002      	movs	r0, #2
 8000788:	f000 f8aa 	bl	80008e0 <HAL_Delay>
    HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <W5500_HardReset+0x34>)
 8000792:	2201      	movs	r2, #1
 8000794:	0019      	movs	r1, r3
 8000796:	f000 fb05 	bl	8000da4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800079a:	200a      	movs	r0, #10
 800079c:	f000 f8a0 	bl	80008e0 <HAL_Delay>
}
 80007a0:	46c0      	nop			@ (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	50000400 	.word	0x50000400

080007ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80007ac:	480d      	ldr	r0, [pc, #52]	@ (80007e4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80007ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007b0:	f7ff ff71 	bl	8000696 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b4:	480c      	ldr	r0, [pc, #48]	@ (80007e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80007b6:	490d      	ldr	r1, [pc, #52]	@ (80007ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b8:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <LoopForever+0xe>)
  movs r3, #0
 80007ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007bc:	e002      	b.n	80007c4 <LoopCopyDataInit>

080007be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c2:	3304      	adds	r3, #4

080007c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c8:	d3f9      	bcc.n	80007be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ca:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007cc:	4c0a      	ldr	r4, [pc, #40]	@ (80007f8 <LoopForever+0x16>)
  movs r3, #0
 80007ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d0:	e001      	b.n	80007d6 <LoopFillZerobss>

080007d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d4:	3204      	adds	r2, #4

080007d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d8:	d3fb      	bcc.n	80007d2 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80007da:	f002 fe3d 	bl	8003458 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007de:	f7ff fd1f 	bl	8000220 <main>

080007e2 <LoopForever>:

LoopForever:
    b LoopForever
 80007e2:	e7fe      	b.n	80007e2 <LoopForever>
   ldr   r0, =_estack
 80007e4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80007e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007ec:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80007f0:	08003558 	.word	0x08003558
  ldr r2, =_sbss
 80007f4:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 80007f8:	200000b8 	.word	0x200000b8

080007fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007fc:	e7fe      	b.n	80007fc <ADC1_COMP_IRQHandler>
	...

08000800 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000806:	1dfb      	adds	r3, r7, #7
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800080c:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <HAL_Init+0x3c>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <HAL_Init+0x3c>)
 8000812:	2140      	movs	r1, #64	@ 0x40
 8000814:	430a      	orrs	r2, r1
 8000816:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000818:	2003      	movs	r0, #3
 800081a:	f000 f811 	bl	8000840 <HAL_InitTick>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d003      	beq.n	800082a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
 8000828:	e001      	b.n	800082e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800082a:	f7ff febf 	bl	80005ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	781b      	ldrb	r3, [r3, #0]
}
 8000832:	0018      	movs	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	b002      	add	sp, #8
 8000838:	bd80      	pop	{r7, pc}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	40022000 	.word	0x40022000

08000840 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <HAL_InitTick+0x5c>)
 800084a:	681c      	ldr	r4, [r3, #0]
 800084c:	4b14      	ldr	r3, [pc, #80]	@ (80008a0 <HAL_InitTick+0x60>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	0019      	movs	r1, r3
 8000852:	23fa      	movs	r3, #250	@ 0xfa
 8000854:	0098      	lsls	r0, r3, #2
 8000856:	f7ff fc57 	bl	8000108 <__udivsi3>
 800085a:	0003      	movs	r3, r0
 800085c:	0019      	movs	r1, r3
 800085e:	0020      	movs	r0, r4
 8000860:	f7ff fc52 	bl	8000108 <__udivsi3>
 8000864:	0003      	movs	r3, r0
 8000866:	0018      	movs	r0, r3
 8000868:	f000 f905 	bl	8000a76 <HAL_SYSTICK_Config>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d001      	beq.n	8000874 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000870:	2301      	movs	r3, #1
 8000872:	e00f      	b.n	8000894 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b03      	cmp	r3, #3
 8000878:	d80b      	bhi.n	8000892 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800087a:	6879      	ldr	r1, [r7, #4]
 800087c:	2301      	movs	r3, #1
 800087e:	425b      	negs	r3, r3
 8000880:	2200      	movs	r2, #0
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f8e2 	bl	8000a4c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <HAL_InitTick+0x64>)
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800088e:	2300      	movs	r3, #0
 8000890:	e000      	b.n	8000894 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000892:	2301      	movs	r3, #1
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	b003      	add	sp, #12
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	20000000 	.word	0x20000000
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000004 	.word	0x20000004

080008a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008ac:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <HAL_IncTick+0x1c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	001a      	movs	r2, r3
 80008b2:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <HAL_IncTick+0x20>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	18d2      	adds	r2, r2, r3
 80008b8:	4b03      	ldr	r3, [pc, #12]	@ (80008c8 <HAL_IncTick+0x20>)
 80008ba:	601a      	str	r2, [r3, #0]
}
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			@ (mov r8, r8)
 80008c4:	20000008 	.word	0x20000008
 80008c8:	200000ac 	.word	0x200000ac

080008cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  return uwTick;
 80008d0:	4b02      	ldr	r3, [pc, #8]	@ (80008dc <HAL_GetTick+0x10>)
 80008d2:	681b      	ldr	r3, [r3, #0]
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	200000ac 	.word	0x200000ac

080008e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008e8:	f7ff fff0 	bl	80008cc <HAL_GetTick>
 80008ec:	0003      	movs	r3, r0
 80008ee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	3301      	adds	r3, #1
 80008f8:	d005      	beq.n	8000906 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <HAL_Delay+0x44>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	001a      	movs	r2, r3
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	189b      	adds	r3, r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	f7ff ffe0 	bl	80008cc <HAL_GetTick>
 800090c:	0002      	movs	r2, r0
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	429a      	cmp	r2, r3
 8000916:	d8f7      	bhi.n	8000908 <HAL_Delay+0x28>
  {
  }
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46c0      	nop			@ (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	b004      	add	sp, #16
 8000920:	bd80      	pop	{r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	20000008 	.word	0x20000008

08000928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000928:	b590      	push	{r4, r7, lr}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	0002      	movs	r2, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	2b7f      	cmp	r3, #127	@ 0x7f
 800093c:	d828      	bhi.n	8000990 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800093e:	4a2f      	ldr	r2, [pc, #188]	@ (80009fc <__NVIC_SetPriority+0xd4>)
 8000940:	1dfb      	adds	r3, r7, #7
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b25b      	sxtb	r3, r3
 8000946:	089b      	lsrs	r3, r3, #2
 8000948:	33c0      	adds	r3, #192	@ 0xc0
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	589b      	ldr	r3, [r3, r2]
 800094e:	1dfa      	adds	r2, r7, #7
 8000950:	7812      	ldrb	r2, [r2, #0]
 8000952:	0011      	movs	r1, r2
 8000954:	2203      	movs	r2, #3
 8000956:	400a      	ands	r2, r1
 8000958:	00d2      	lsls	r2, r2, #3
 800095a:	21ff      	movs	r1, #255	@ 0xff
 800095c:	4091      	lsls	r1, r2
 800095e:	000a      	movs	r2, r1
 8000960:	43d2      	mvns	r2, r2
 8000962:	401a      	ands	r2, r3
 8000964:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	019b      	lsls	r3, r3, #6
 800096a:	22ff      	movs	r2, #255	@ 0xff
 800096c:	401a      	ands	r2, r3
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	0018      	movs	r0, r3
 8000974:	2303      	movs	r3, #3
 8000976:	4003      	ands	r3, r0
 8000978:	00db      	lsls	r3, r3, #3
 800097a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800097c:	481f      	ldr	r0, [pc, #124]	@ (80009fc <__NVIC_SetPriority+0xd4>)
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b25b      	sxtb	r3, r3
 8000984:	089b      	lsrs	r3, r3, #2
 8000986:	430a      	orrs	r2, r1
 8000988:	33c0      	adds	r3, #192	@ 0xc0
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800098e:	e031      	b.n	80009f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000990:	4a1b      	ldr	r2, [pc, #108]	@ (8000a00 <__NVIC_SetPriority+0xd8>)
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	0019      	movs	r1, r3
 8000998:	230f      	movs	r3, #15
 800099a:	400b      	ands	r3, r1
 800099c:	3b08      	subs	r3, #8
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	3306      	adds	r3, #6
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	18d3      	adds	r3, r2, r3
 80009a6:	3304      	adds	r3, #4
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	1dfa      	adds	r2, r7, #7
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	0011      	movs	r1, r2
 80009b0:	2203      	movs	r2, #3
 80009b2:	400a      	ands	r2, r1
 80009b4:	00d2      	lsls	r2, r2, #3
 80009b6:	21ff      	movs	r1, #255	@ 0xff
 80009b8:	4091      	lsls	r1, r2
 80009ba:	000a      	movs	r2, r1
 80009bc:	43d2      	mvns	r2, r2
 80009be:	401a      	ands	r2, r3
 80009c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	019b      	lsls	r3, r3, #6
 80009c6:	22ff      	movs	r2, #255	@ 0xff
 80009c8:	401a      	ands	r2, r3
 80009ca:	1dfb      	adds	r3, r7, #7
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	0018      	movs	r0, r3
 80009d0:	2303      	movs	r3, #3
 80009d2:	4003      	ands	r3, r0
 80009d4:	00db      	lsls	r3, r3, #3
 80009d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d8:	4809      	ldr	r0, [pc, #36]	@ (8000a00 <__NVIC_SetPriority+0xd8>)
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	001c      	movs	r4, r3
 80009e0:	230f      	movs	r3, #15
 80009e2:	4023      	ands	r3, r4
 80009e4:	3b08      	subs	r3, #8
 80009e6:	089b      	lsrs	r3, r3, #2
 80009e8:	430a      	orrs	r2, r1
 80009ea:	3306      	adds	r3, #6
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	18c3      	adds	r3, r0, r3
 80009f0:	3304      	adds	r3, #4
 80009f2:	601a      	str	r2, [r3, #0]
}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b003      	add	sp, #12
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	e000e100 	.word	0xe000e100
 8000a00:	e000ed00 	.word	0xe000ed00

08000a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	2380      	movs	r3, #128	@ 0x80
 8000a12:	045b      	lsls	r3, r3, #17
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d301      	bcc.n	8000a1c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e010      	b.n	8000a3e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a48 <SysTick_Config+0x44>)
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	3a01      	subs	r2, #1
 8000a22:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a24:	2301      	movs	r3, #1
 8000a26:	425b      	negs	r3, r3
 8000a28:	2103      	movs	r1, #3
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff7c 	bl	8000928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a30:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <SysTick_Config+0x44>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a36:	4b04      	ldr	r3, [pc, #16]	@ (8000a48 <SysTick_Config+0x44>)
 8000a38:	2207      	movs	r2, #7
 8000a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	0018      	movs	r0, r3
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b002      	add	sp, #8
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	e000e010 	.word	0xe000e010

08000a4c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60b9      	str	r1, [r7, #8]
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	210f      	movs	r1, #15
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	1c02      	adds	r2, r0, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	b25b      	sxtb	r3, r3
 8000a66:	0011      	movs	r1, r2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff ff5d 	bl	8000928 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b004      	add	sp, #16
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b082      	sub	sp, #8
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff ffbf 	bl	8000a04 <SysTick_Config>
 8000a86:	0003      	movs	r3, r0
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a94:	f000 f803 	bl	8000a9e <HAL_SYSTICK_Callback>
}
 8000a98:	46c0      	nop			@ (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000abe:	e155      	b.n	8000d6c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	697a      	ldr	r2, [r7, #20]
 8000ac8:	4091      	lsls	r1, r2
 8000aca:	000a      	movs	r2, r1
 8000acc:	4013      	ands	r3, r2
 8000ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d100      	bne.n	8000ad8 <HAL_GPIO_Init+0x30>
 8000ad6:	e146      	b.n	8000d66 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	2203      	movs	r2, #3
 8000ade:	4013      	ands	r3, r2
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d005      	beq.n	8000af0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	2203      	movs	r2, #3
 8000aea:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000aec:	2b02      	cmp	r3, #2
 8000aee:	d130      	bne.n	8000b52 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	689b      	ldr	r3, [r3, #8]
 8000af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	2203      	movs	r2, #3
 8000afc:	409a      	lsls	r2, r3
 8000afe:	0013      	movs	r3, r2
 8000b00:	43da      	mvns	r2, r3
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	4013      	ands	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	68da      	ldr	r2, [r3, #12]
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	409a      	lsls	r2, r3
 8000b12:	0013      	movs	r3, r2
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b26:	2201      	movs	r2, #1
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	409a      	lsls	r2, r3
 8000b2c:	0013      	movs	r3, r2
 8000b2e:	43da      	mvns	r2, r3
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4013      	ands	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	091b      	lsrs	r3, r3, #4
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	401a      	ands	r2, r3
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	409a      	lsls	r2, r3
 8000b44:	0013      	movs	r3, r2
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2203      	movs	r2, #3
 8000b58:	4013      	ands	r3, r2
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d017      	beq.n	8000b8e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	2203      	movs	r2, #3
 8000b6a:	409a      	lsls	r2, r3
 8000b6c:	0013      	movs	r3, r2
 8000b6e:	43da      	mvns	r2, r3
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	4013      	ands	r3, r2
 8000b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	689a      	ldr	r2, [r3, #8]
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	409a      	lsls	r2, r3
 8000b80:	0013      	movs	r3, r2
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	2203      	movs	r2, #3
 8000b94:	4013      	ands	r3, r2
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d123      	bne.n	8000be2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	08da      	lsrs	r2, r3, #3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	3208      	adds	r2, #8
 8000ba2:	0092      	lsls	r2, r2, #2
 8000ba4:	58d3      	ldr	r3, [r2, r3]
 8000ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	2207      	movs	r2, #7
 8000bac:	4013      	ands	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	220f      	movs	r2, #15
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	43da      	mvns	r2, r3
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	691a      	ldr	r2, [r3, #16]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	2107      	movs	r1, #7
 8000bc6:	400b      	ands	r3, r1
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	409a      	lsls	r2, r3
 8000bcc:	0013      	movs	r3, r2
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	08da      	lsrs	r2, r3, #3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3208      	adds	r2, #8
 8000bdc:	0092      	lsls	r2, r2, #2
 8000bde:	6939      	ldr	r1, [r7, #16]
 8000be0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	2203      	movs	r2, #3
 8000bee:	409a      	lsls	r2, r3
 8000bf0:	0013      	movs	r3, r2
 8000bf2:	43da      	mvns	r2, r3
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	2203      	movs	r2, #3
 8000c00:	401a      	ands	r2, r3
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	409a      	lsls	r2, r3
 8000c08:	0013      	movs	r3, r2
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685a      	ldr	r2, [r3, #4]
 8000c1a:	23c0      	movs	r3, #192	@ 0xc0
 8000c1c:	029b      	lsls	r3, r3, #10
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d100      	bne.n	8000c24 <HAL_GPIO_Init+0x17c>
 8000c22:	e0a0      	b.n	8000d66 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c24:	4b57      	ldr	r3, [pc, #348]	@ (8000d84 <HAL_GPIO_Init+0x2dc>)
 8000c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c28:	4b56      	ldr	r3, [pc, #344]	@ (8000d84 <HAL_GPIO_Init+0x2dc>)
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c30:	4a55      	ldr	r2, [pc, #340]	@ (8000d88 <HAL_GPIO_Init+0x2e0>)
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	089b      	lsrs	r3, r3, #2
 8000c36:	3302      	adds	r3, #2
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	589b      	ldr	r3, [r3, r2]
 8000c3c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	2203      	movs	r2, #3
 8000c42:	4013      	ands	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	220f      	movs	r2, #15
 8000c48:	409a      	lsls	r2, r3
 8000c4a:	0013      	movs	r3, r2
 8000c4c:	43da      	mvns	r2, r3
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	4013      	ands	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c54:	687a      	ldr	r2, [r7, #4]
 8000c56:	23a0      	movs	r3, #160	@ 0xa0
 8000c58:	05db      	lsls	r3, r3, #23
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d01f      	beq.n	8000c9e <HAL_GPIO_Init+0x1f6>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a4a      	ldr	r2, [pc, #296]	@ (8000d8c <HAL_GPIO_Init+0x2e4>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d019      	beq.n	8000c9a <HAL_GPIO_Init+0x1f2>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a49      	ldr	r2, [pc, #292]	@ (8000d90 <HAL_GPIO_Init+0x2e8>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d013      	beq.n	8000c96 <HAL_GPIO_Init+0x1ee>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a48      	ldr	r2, [pc, #288]	@ (8000d94 <HAL_GPIO_Init+0x2ec>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d00d      	beq.n	8000c92 <HAL_GPIO_Init+0x1ea>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a47      	ldr	r2, [pc, #284]	@ (8000d98 <HAL_GPIO_Init+0x2f0>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d007      	beq.n	8000c8e <HAL_GPIO_Init+0x1e6>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a46      	ldr	r2, [pc, #280]	@ (8000d9c <HAL_GPIO_Init+0x2f4>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d101      	bne.n	8000c8a <HAL_GPIO_Init+0x1e2>
 8000c86:	2305      	movs	r3, #5
 8000c88:	e00a      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c8a:	2306      	movs	r3, #6
 8000c8c:	e008      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c8e:	2304      	movs	r3, #4
 8000c90:	e006      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c92:	2303      	movs	r3, #3
 8000c94:	e004      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c96:	2302      	movs	r3, #2
 8000c98:	e002      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e000      	b.n	8000ca0 <HAL_GPIO_Init+0x1f8>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	697a      	ldr	r2, [r7, #20]
 8000ca2:	2103      	movs	r1, #3
 8000ca4:	400a      	ands	r2, r1
 8000ca6:	0092      	lsls	r2, r2, #2
 8000ca8:	4093      	lsls	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cb0:	4935      	ldr	r1, [pc, #212]	@ (8000d88 <HAL_GPIO_Init+0x2e0>)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	089b      	lsrs	r3, r3, #2
 8000cb6:	3302      	adds	r3, #2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cbe:	4b38      	ldr	r3, [pc, #224]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	43da      	mvns	r2, r3
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	2380      	movs	r3, #128	@ 0x80
 8000cd4:	035b      	lsls	r3, r3, #13
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	d003      	beq.n	8000ce2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ce2:	4b2f      	ldr	r3, [pc, #188]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	43da      	mvns	r2, r3
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685a      	ldr	r2, [r3, #4]
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	039b      	lsls	r3, r3, #14
 8000d00:	4013      	ands	r3, r2
 8000d02:	d003      	beq.n	8000d0c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000d04:	693a      	ldr	r2, [r7, #16]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d0c:	4b24      	ldr	r3, [pc, #144]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000d12:	4b23      	ldr	r3, [pc, #140]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	2380      	movs	r3, #128	@ 0x80
 8000d28:	029b      	lsls	r3, r3, #10
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	d003      	beq.n	8000d36 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d36:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d3c:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	43da      	mvns	r2, r3
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685a      	ldr	r2, [r3, #4]
 8000d50:	2380      	movs	r3, #128	@ 0x80
 8000d52:	025b      	lsls	r3, r3, #9
 8000d54:	4013      	ands	r3, r2
 8000d56:	d003      	beq.n	8000d60 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <HAL_GPIO_Init+0x2f8>)
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	40da      	lsrs	r2, r3
 8000d74:	1e13      	subs	r3, r2, #0
 8000d76:	d000      	beq.n	8000d7a <HAL_GPIO_Init+0x2d2>
 8000d78:	e6a2      	b.n	8000ac0 <HAL_GPIO_Init+0x18>
  }
}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	46c0      	nop			@ (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b006      	add	sp, #24
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	50000400 	.word	0x50000400
 8000d90:	50000800 	.word	0x50000800
 8000d94:	50000c00 	.word	0x50000c00
 8000d98:	50001000 	.word	0x50001000
 8000d9c:	50001c00 	.word	0x50001c00
 8000da0:	40010400 	.word	0x40010400

08000da4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	0008      	movs	r0, r1
 8000dae:	0011      	movs	r1, r2
 8000db0:	1cbb      	adds	r3, r7, #2
 8000db2:	1c02      	adds	r2, r0, #0
 8000db4:	801a      	strh	r2, [r3, #0]
 8000db6:	1c7b      	adds	r3, r7, #1
 8000db8:	1c0a      	adds	r2, r1, #0
 8000dba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dbc:	1c7b      	adds	r3, r7, #1
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d004      	beq.n	8000dce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dc4:	1cbb      	adds	r3, r7, #2
 8000dc6:	881a      	ldrh	r2, [r3, #0]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000dcc:	e003      	b.n	8000dd6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000dce:	1cbb      	adds	r3, r7, #2
 8000dd0:	881a      	ldrh	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b084      	sub	sp, #16
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	000a      	movs	r2, r1
 8000de8:	1cbb      	adds	r3, r7, #2
 8000dea:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	695b      	ldr	r3, [r3, #20]
 8000df0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000df2:	1cbb      	adds	r3, r7, #2
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	041a      	lsls	r2, r3, #16
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	1cb9      	adds	r1, r7, #2
 8000e02:	8809      	ldrh	r1, [r1, #0]
 8000e04:	400b      	ands	r3, r1
 8000e06:	431a      	orrs	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	619a      	str	r2, [r3, #24]
}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b004      	add	sp, #16
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e14:	b5b0      	push	{r4, r5, r7, lr}
 8000e16:	b08a      	sub	sp, #40	@ 0x28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d102      	bne.n	8000e28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	f000 fbbf 	bl	80015a6 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e28:	4bc9      	ldr	r3, [pc, #804]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	220c      	movs	r2, #12
 8000e2e:	4013      	ands	r3, r2
 8000e30:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e32:	4bc7      	ldr	r3, [pc, #796]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	2380      	movs	r3, #128	@ 0x80
 8000e38:	025b      	lsls	r3, r3, #9
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2201      	movs	r2, #1
 8000e44:	4013      	ands	r3, r2
 8000e46:	d100      	bne.n	8000e4a <HAL_RCC_OscConfig+0x36>
 8000e48:	e07e      	b.n	8000f48 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	2b08      	cmp	r3, #8
 8000e4e:	d007      	beq.n	8000e60 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	2b0c      	cmp	r3, #12
 8000e54:	d112      	bne.n	8000e7c <HAL_RCC_OscConfig+0x68>
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	2380      	movs	r3, #128	@ 0x80
 8000e5a:	025b      	lsls	r3, r3, #9
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d10d      	bne.n	8000e7c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e60:	4bbb      	ldr	r3, [pc, #748]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	029b      	lsls	r3, r3, #10
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d100      	bne.n	8000e6e <HAL_RCC_OscConfig+0x5a>
 8000e6c:	e06b      	b.n	8000f46 <HAL_RCC_OscConfig+0x132>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d167      	bne.n	8000f46 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
 8000e78:	f000 fb95 	bl	80015a6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	2380      	movs	r3, #128	@ 0x80
 8000e82:	025b      	lsls	r3, r3, #9
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d107      	bne.n	8000e98 <HAL_RCC_OscConfig+0x84>
 8000e88:	4bb1      	ldr	r3, [pc, #708]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4bb0      	ldr	r3, [pc, #704]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000e8e:	2180      	movs	r1, #128	@ 0x80
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	430a      	orrs	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	e027      	b.n	8000ee8 <HAL_RCC_OscConfig+0xd4>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685a      	ldr	r2, [r3, #4]
 8000e9c:	23a0      	movs	r3, #160	@ 0xa0
 8000e9e:	02db      	lsls	r3, r3, #11
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d10e      	bne.n	8000ec2 <HAL_RCC_OscConfig+0xae>
 8000ea4:	4baa      	ldr	r3, [pc, #680]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4ba9      	ldr	r3, [pc, #676]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000eaa:	2180      	movs	r1, #128	@ 0x80
 8000eac:	02c9      	lsls	r1, r1, #11
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	4ba7      	ldr	r3, [pc, #668]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4ba6      	ldr	r3, [pc, #664]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000eb8:	2180      	movs	r1, #128	@ 0x80
 8000eba:	0249      	lsls	r1, r1, #9
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	e012      	b.n	8000ee8 <HAL_RCC_OscConfig+0xd4>
 8000ec2:	4ba3      	ldr	r3, [pc, #652]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	4ba2      	ldr	r3, [pc, #648]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ec8:	49a2      	ldr	r1, [pc, #648]	@ (8001154 <HAL_RCC_OscConfig+0x340>)
 8000eca:	400a      	ands	r2, r1
 8000ecc:	601a      	str	r2, [r3, #0]
 8000ece:	4ba0      	ldr	r3, [pc, #640]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2380      	movs	r3, #128	@ 0x80
 8000ed4:	025b      	lsls	r3, r3, #9
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4b9c      	ldr	r3, [pc, #624]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4b9b      	ldr	r3, [pc, #620]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000ee2:	499d      	ldr	r1, [pc, #628]	@ (8001158 <HAL_RCC_OscConfig+0x344>)
 8000ee4:	400a      	ands	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d015      	beq.n	8000f1c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef0:	f7ff fcec 	bl	80008cc <HAL_GetTick>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ef8:	e009      	b.n	8000f0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000efa:	f7ff fce7 	bl	80008cc <HAL_GetTick>
 8000efe:	0002      	movs	r2, r0
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b64      	cmp	r3, #100	@ 0x64
 8000f06:	d902      	bls.n	8000f0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	f000 fb4c 	bl	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000f0e:	4b90      	ldr	r3, [pc, #576]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	2380      	movs	r3, #128	@ 0x80
 8000f14:	029b      	lsls	r3, r3, #10
 8000f16:	4013      	ands	r3, r2
 8000f18:	d0ef      	beq.n	8000efa <HAL_RCC_OscConfig+0xe6>
 8000f1a:	e015      	b.n	8000f48 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fcd6 	bl	80008cc <HAL_GetTick>
 8000f20:	0003      	movs	r3, r0
 8000f22:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f26:	f7ff fcd1 	bl	80008cc <HAL_GetTick>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b64      	cmp	r3, #100	@ 0x64
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e336      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000f38:	4b85      	ldr	r3, [pc, #532]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	029b      	lsls	r3, r3, #10
 8000f40:	4013      	ands	r3, r2
 8000f42:	d1f0      	bne.n	8000f26 <HAL_RCC_OscConfig+0x112>
 8000f44:	e000      	b.n	8000f48 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f46:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d100      	bne.n	8000f54 <HAL_RCC_OscConfig+0x140>
 8000f52:	e099      	b.n	8001088 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	4013      	ands	r3, r2
 8000f60:	d009      	beq.n	8000f76 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000f62:	4b7b      	ldr	r3, [pc, #492]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	4b7a      	ldr	r3, [pc, #488]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f68:	2120      	movs	r1, #32
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f70:	2220      	movs	r2, #32
 8000f72:	4393      	bics	r3, r2
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	2b04      	cmp	r3, #4
 8000f7a:	d005      	beq.n	8000f88 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	2b0c      	cmp	r3, #12
 8000f80:	d13e      	bne.n	8001000 <HAL_RCC_OscConfig+0x1ec>
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d13b      	bne.n	8001000 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000f88:	4b71      	ldr	r3, [pc, #452]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d004      	beq.n	8000f9c <HAL_RCC_OscConfig+0x188>
 8000f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e304      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f9c:	4b6c      	ldr	r3, [pc, #432]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	4a6e      	ldr	r2, [pc, #440]	@ (800115c <HAL_RCC_OscConfig+0x348>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	0019      	movs	r1, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	021a      	lsls	r2, r3, #8
 8000fac:	4b68      	ldr	r3, [pc, #416]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000fae:	430a      	orrs	r2, r1
 8000fb0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000fb2:	4b67      	ldr	r3, [pc, #412]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2209      	movs	r2, #9
 8000fb8:	4393      	bics	r3, r2
 8000fba:	0019      	movs	r1, r3
 8000fbc:	4b64      	ldr	r3, [pc, #400]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000fc4:	f000 fc42 	bl	800184c <HAL_RCC_GetSysClockFreq>
 8000fc8:	0001      	movs	r1, r0
 8000fca:	4b61      	ldr	r3, [pc, #388]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	091b      	lsrs	r3, r3, #4
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	4a62      	ldr	r2, [pc, #392]	@ (8001160 <HAL_RCC_OscConfig+0x34c>)
 8000fd6:	5cd3      	ldrb	r3, [r2, r3]
 8000fd8:	000a      	movs	r2, r1
 8000fda:	40da      	lsrs	r2, r3
 8000fdc:	4b61      	ldr	r3, [pc, #388]	@ (8001164 <HAL_RCC_OscConfig+0x350>)
 8000fde:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000fe0:	4b61      	ldr	r3, [pc, #388]	@ (8001168 <HAL_RCC_OscConfig+0x354>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2513      	movs	r5, #19
 8000fe6:	197c      	adds	r4, r7, r5
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f7ff fc29 	bl	8000840 <HAL_InitTick>
 8000fee:	0003      	movs	r3, r0
 8000ff0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000ff2:	197b      	adds	r3, r7, r5
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d046      	beq.n	8001088 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8000ffa:	197b      	adds	r3, r7, r5
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	e2d2      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001002:	2b00      	cmp	r3, #0
 8001004:	d027      	beq.n	8001056 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001006:	4b52      	ldr	r3, [pc, #328]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2209      	movs	r2, #9
 800100c:	4393      	bics	r3, r2
 800100e:	0019      	movs	r1, r3
 8001010:	4b4f      	ldr	r3, [pc, #316]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001014:	430a      	orrs	r2, r1
 8001016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001018:	f7ff fc58 	bl	80008cc <HAL_GetTick>
 800101c:	0003      	movs	r3, r0
 800101e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001022:	f7ff fc53 	bl	80008cc <HAL_GetTick>
 8001026:	0002      	movs	r2, r0
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e2b8      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001034:	4b46      	ldr	r3, [pc, #280]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2204      	movs	r2, #4
 800103a:	4013      	ands	r3, r2
 800103c:	d0f1      	beq.n	8001022 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800103e:	4b44      	ldr	r3, [pc, #272]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	4a46      	ldr	r2, [pc, #280]	@ (800115c <HAL_RCC_OscConfig+0x348>)
 8001044:	4013      	ands	r3, r2
 8001046:	0019      	movs	r1, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	021a      	lsls	r2, r3, #8
 800104e:	4b40      	ldr	r3, [pc, #256]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001050:	430a      	orrs	r2, r1
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	e018      	b.n	8001088 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001056:	4b3e      	ldr	r3, [pc, #248]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	4b3d      	ldr	r3, [pc, #244]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 800105c:	2101      	movs	r1, #1
 800105e:	438a      	bics	r2, r1
 8001060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001062:	f7ff fc33 	bl	80008cc <HAL_GetTick>
 8001066:	0003      	movs	r3, r0
 8001068:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800106c:	f7ff fc2e 	bl	80008cc <HAL_GetTick>
 8001070:	0002      	movs	r2, r0
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e293      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800107e:	4b34      	ldr	r3, [pc, #208]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2204      	movs	r2, #4
 8001084:	4013      	ands	r3, r2
 8001086:	d1f1      	bne.n	800106c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2210      	movs	r2, #16
 800108e:	4013      	ands	r3, r2
 8001090:	d100      	bne.n	8001094 <HAL_RCC_OscConfig+0x280>
 8001092:	e0a2      	b.n	80011da <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d140      	bne.n	800111c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800109a:	4b2d      	ldr	r3, [pc, #180]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	2380      	movs	r3, #128	@ 0x80
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4013      	ands	r3, r2
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x29e>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e279      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010b2:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	4a2d      	ldr	r2, [pc, #180]	@ (800116c <HAL_RCC_OscConfig+0x358>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	0019      	movs	r1, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010c0:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 80010c2:	430a      	orrs	r2, r1
 80010c4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010c6:	4b22      	ldr	r3, [pc, #136]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	0a19      	lsrs	r1, r3, #8
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a1b      	ldr	r3, [r3, #32]
 80010d2:	061a      	lsls	r2, r3, #24
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 80010d6:	430a      	orrs	r2, r1
 80010d8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010de:	0b5b      	lsrs	r3, r3, #13
 80010e0:	3301      	adds	r3, #1
 80010e2:	2280      	movs	r2, #128	@ 0x80
 80010e4:	0212      	lsls	r2, r2, #8
 80010e6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	091b      	lsrs	r3, r3, #4
 80010ee:	210f      	movs	r1, #15
 80010f0:	400b      	ands	r3, r1
 80010f2:	491b      	ldr	r1, [pc, #108]	@ (8001160 <HAL_RCC_OscConfig+0x34c>)
 80010f4:	5ccb      	ldrb	r3, [r1, r3]
 80010f6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <HAL_RCC_OscConfig+0x350>)
 80010fa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <HAL_RCC_OscConfig+0x354>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2513      	movs	r5, #19
 8001102:	197c      	adds	r4, r7, r5
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff fb9b 	bl	8000840 <HAL_InitTick>
 800110a:	0003      	movs	r3, r0
 800110c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800110e:	197b      	adds	r3, r7, r5
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d061      	beq.n	80011da <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001116:	197b      	adds	r3, r7, r5
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	e244      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	69db      	ldr	r3, [r3, #28]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d040      	beq.n	80011a6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001124:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <HAL_RCC_OscConfig+0x33c>)
 800112a:	2180      	movs	r1, #128	@ 0x80
 800112c:	0049      	lsls	r1, r1, #1
 800112e:	430a      	orrs	r2, r1
 8001130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001132:	f7ff fbcb 	bl	80008cc <HAL_GetTick>
 8001136:	0003      	movs	r3, r0
 8001138:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800113a:	e019      	b.n	8001170 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800113c:	f7ff fbc6 	bl	80008cc <HAL_GetTick>
 8001140:	0002      	movs	r2, r0
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d912      	bls.n	8001170 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e22b      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	40021000 	.word	0x40021000
 8001154:	fffeffff 	.word	0xfffeffff
 8001158:	fffbffff 	.word	0xfffbffff
 800115c:	ffffe0ff 	.word	0xffffe0ff
 8001160:	080034e0 	.word	0x080034e0
 8001164:	20000000 	.word	0x20000000
 8001168:	20000004 	.word	0x20000004
 800116c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001170:	4bca      	ldr	r3, [pc, #808]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	2380      	movs	r3, #128	@ 0x80
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	4013      	ands	r3, r2
 800117a:	d0df      	beq.n	800113c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800117c:	4bc7      	ldr	r3, [pc, #796]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	4ac7      	ldr	r2, [pc, #796]	@ (80014a0 <HAL_RCC_OscConfig+0x68c>)
 8001182:	4013      	ands	r3, r2
 8001184:	0019      	movs	r1, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800118a:	4bc4      	ldr	r3, [pc, #784]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800118c:	430a      	orrs	r2, r1
 800118e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001190:	4bc2      	ldr	r3, [pc, #776]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	0a19      	lsrs	r1, r3, #8
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	061a      	lsls	r2, r3, #24
 800119e:	4bbf      	ldr	r3, [pc, #764]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011a0:	430a      	orrs	r2, r1
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	e019      	b.n	80011da <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011a6:	4bbd      	ldr	r3, [pc, #756]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4bbc      	ldr	r3, [pc, #752]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011ac:	49bd      	ldr	r1, [pc, #756]	@ (80014a4 <HAL_RCC_OscConfig+0x690>)
 80011ae:	400a      	ands	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b2:	f7ff fb8b 	bl	80008cc <HAL_GetTick>
 80011b6:	0003      	movs	r3, r0
 80011b8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011bc:	f7ff fb86 	bl	80008cc <HAL_GetTick>
 80011c0:	0002      	movs	r2, r0
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e1eb      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011ce:	4bb3      	ldr	r3, [pc, #716]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4013      	ands	r3, r2
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2208      	movs	r2, #8
 80011e0:	4013      	ands	r3, r2
 80011e2:	d036      	beq.n	8001252 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d019      	beq.n	8001220 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011ec:	4bab      	ldr	r3, [pc, #684]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80011f0:	4baa      	ldr	r3, [pc, #680]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80011f2:	2101      	movs	r1, #1
 80011f4:	430a      	orrs	r2, r1
 80011f6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f8:	f7ff fb68 	bl	80008cc <HAL_GetTick>
 80011fc:	0003      	movs	r3, r0
 80011fe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001200:	e008      	b.n	8001214 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001202:	f7ff fb63 	bl	80008cc <HAL_GetTick>
 8001206:	0002      	movs	r2, r0
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d901      	bls.n	8001214 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001210:	2303      	movs	r3, #3
 8001212:	e1c8      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001214:	4ba1      	ldr	r3, [pc, #644]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001218:	2202      	movs	r2, #2
 800121a:	4013      	ands	r3, r2
 800121c:	d0f1      	beq.n	8001202 <HAL_RCC_OscConfig+0x3ee>
 800121e:	e018      	b.n	8001252 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001220:	4b9e      	ldr	r3, [pc, #632]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001222:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001224:	4b9d      	ldr	r3, [pc, #628]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001226:	2101      	movs	r1, #1
 8001228:	438a      	bics	r2, r1
 800122a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800122c:	f7ff fb4e 	bl	80008cc <HAL_GetTick>
 8001230:	0003      	movs	r3, r0
 8001232:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001236:	f7ff fb49 	bl	80008cc <HAL_GetTick>
 800123a:	0002      	movs	r2, r0
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e1ae      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001248:	4b94      	ldr	r3, [pc, #592]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800124a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124c:	2202      	movs	r2, #2
 800124e:	4013      	ands	r3, r2
 8001250:	d1f1      	bne.n	8001236 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2204      	movs	r2, #4
 8001258:	4013      	ands	r3, r2
 800125a:	d100      	bne.n	800125e <HAL_RCC_OscConfig+0x44a>
 800125c:	e0ae      	b.n	80013bc <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800125e:	2023      	movs	r0, #35	@ 0x23
 8001260:	183b      	adds	r3, r7, r0
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001266:	4b8d      	ldr	r3, [pc, #564]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001268:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	055b      	lsls	r3, r3, #21
 800126e:	4013      	ands	r3, r2
 8001270:	d109      	bne.n	8001286 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	4b8a      	ldr	r3, [pc, #552]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001274:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001276:	4b89      	ldr	r3, [pc, #548]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001278:	2180      	movs	r1, #128	@ 0x80
 800127a:	0549      	lsls	r1, r1, #21
 800127c:	430a      	orrs	r2, r1
 800127e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001280:	183b      	adds	r3, r7, r0
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001286:	4b88      	ldr	r3, [pc, #544]	@ (80014a8 <HAL_RCC_OscConfig+0x694>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	2380      	movs	r3, #128	@ 0x80
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	4013      	ands	r3, r2
 8001290:	d11a      	bne.n	80012c8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001292:	4b85      	ldr	r3, [pc, #532]	@ (80014a8 <HAL_RCC_OscConfig+0x694>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4b84      	ldr	r3, [pc, #528]	@ (80014a8 <HAL_RCC_OscConfig+0x694>)
 8001298:	2180      	movs	r1, #128	@ 0x80
 800129a:	0049      	lsls	r1, r1, #1
 800129c:	430a      	orrs	r2, r1
 800129e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012a0:	f7ff fb14 	bl	80008cc <HAL_GetTick>
 80012a4:	0003      	movs	r3, r0
 80012a6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012aa:	f7ff fb0f 	bl	80008cc <HAL_GetTick>
 80012ae:	0002      	movs	r2, r0
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b64      	cmp	r3, #100	@ 0x64
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e174      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012bc:	4b7a      	ldr	r3, [pc, #488]	@ (80014a8 <HAL_RCC_OscConfig+0x694>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	2380      	movs	r3, #128	@ 0x80
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4013      	ands	r3, r2
 80012c6:	d0f0      	beq.n	80012aa <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689a      	ldr	r2, [r3, #8]
 80012cc:	2380      	movs	r3, #128	@ 0x80
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d107      	bne.n	80012e4 <HAL_RCC_OscConfig+0x4d0>
 80012d4:	4b71      	ldr	r3, [pc, #452]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012d8:	4b70      	ldr	r3, [pc, #448]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012da:	2180      	movs	r1, #128	@ 0x80
 80012dc:	0049      	lsls	r1, r1, #1
 80012de:	430a      	orrs	r2, r1
 80012e0:	651a      	str	r2, [r3, #80]	@ 0x50
 80012e2:	e031      	b.n	8001348 <HAL_RCC_OscConfig+0x534>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10c      	bne.n	8001306 <HAL_RCC_OscConfig+0x4f2>
 80012ec:	4b6b      	ldr	r3, [pc, #428]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012f0:	4b6a      	ldr	r3, [pc, #424]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012f2:	496c      	ldr	r1, [pc, #432]	@ (80014a4 <HAL_RCC_OscConfig+0x690>)
 80012f4:	400a      	ands	r2, r1
 80012f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80012f8:	4b68      	ldr	r3, [pc, #416]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80012fc:	4b67      	ldr	r3, [pc, #412]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80012fe:	496b      	ldr	r1, [pc, #428]	@ (80014ac <HAL_RCC_OscConfig+0x698>)
 8001300:	400a      	ands	r2, r1
 8001302:	651a      	str	r2, [r3, #80]	@ 0x50
 8001304:	e020      	b.n	8001348 <HAL_RCC_OscConfig+0x534>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	23a0      	movs	r3, #160	@ 0xa0
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	429a      	cmp	r2, r3
 8001310:	d10e      	bne.n	8001330 <HAL_RCC_OscConfig+0x51c>
 8001312:	4b62      	ldr	r3, [pc, #392]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001314:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001316:	4b61      	ldr	r3, [pc, #388]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001318:	2180      	movs	r1, #128	@ 0x80
 800131a:	00c9      	lsls	r1, r1, #3
 800131c:	430a      	orrs	r2, r1
 800131e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001320:	4b5e      	ldr	r3, [pc, #376]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001322:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001324:	4b5d      	ldr	r3, [pc, #372]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001326:	2180      	movs	r1, #128	@ 0x80
 8001328:	0049      	lsls	r1, r1, #1
 800132a:	430a      	orrs	r2, r1
 800132c:	651a      	str	r2, [r3, #80]	@ 0x50
 800132e:	e00b      	b.n	8001348 <HAL_RCC_OscConfig+0x534>
 8001330:	4b5a      	ldr	r3, [pc, #360]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001332:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001334:	4b59      	ldr	r3, [pc, #356]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001336:	495b      	ldr	r1, [pc, #364]	@ (80014a4 <HAL_RCC_OscConfig+0x690>)
 8001338:	400a      	ands	r2, r1
 800133a:	651a      	str	r2, [r3, #80]	@ 0x50
 800133c:	4b57      	ldr	r3, [pc, #348]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800133e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001340:	4b56      	ldr	r3, [pc, #344]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001342:	495a      	ldr	r1, [pc, #360]	@ (80014ac <HAL_RCC_OscConfig+0x698>)
 8001344:	400a      	ands	r2, r1
 8001346:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d015      	beq.n	800137c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001350:	f7ff fabc 	bl	80008cc <HAL_GetTick>
 8001354:	0003      	movs	r3, r0
 8001356:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001358:	e009      	b.n	800136e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135a:	f7ff fab7 	bl	80008cc <HAL_GetTick>
 800135e:	0002      	movs	r2, r0
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	4a52      	ldr	r2, [pc, #328]	@ (80014b0 <HAL_RCC_OscConfig+0x69c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e11b      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800136e:	4b4b      	ldr	r3, [pc, #300]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001370:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001372:	2380      	movs	r3, #128	@ 0x80
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4013      	ands	r3, r2
 8001378:	d0ef      	beq.n	800135a <HAL_RCC_OscConfig+0x546>
 800137a:	e014      	b.n	80013a6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137c:	f7ff faa6 	bl	80008cc <HAL_GetTick>
 8001380:	0003      	movs	r3, r0
 8001382:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001384:	e009      	b.n	800139a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001386:	f7ff faa1 	bl	80008cc <HAL_GetTick>
 800138a:	0002      	movs	r2, r0
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	4a47      	ldr	r2, [pc, #284]	@ (80014b0 <HAL_RCC_OscConfig+0x69c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e105      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800139a:	4b40      	ldr	r3, [pc, #256]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800139c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800139e:	2380      	movs	r3, #128	@ 0x80
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4013      	ands	r3, r2
 80013a4:	d1ef      	bne.n	8001386 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013a6:	2323      	movs	r3, #35	@ 0x23
 80013a8:	18fb      	adds	r3, r7, r3
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d105      	bne.n	80013bc <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b0:	4b3a      	ldr	r3, [pc, #232]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013b4:	4b39      	ldr	r3, [pc, #228]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013b6:	493f      	ldr	r1, [pc, #252]	@ (80014b4 <HAL_RCC_OscConfig+0x6a0>)
 80013b8:	400a      	ands	r2, r1
 80013ba:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2220      	movs	r2, #32
 80013c2:	4013      	ands	r3, r2
 80013c4:	d049      	beq.n	800145a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d026      	beq.n	800141c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80013ce:	4b33      	ldr	r3, [pc, #204]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013d0:	689a      	ldr	r2, [r3, #8]
 80013d2:	4b32      	ldr	r3, [pc, #200]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013d4:	2101      	movs	r1, #1
 80013d6:	430a      	orrs	r2, r1
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	4b30      	ldr	r3, [pc, #192]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013de:	4b2f      	ldr	r3, [pc, #188]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 80013e0:	2101      	movs	r1, #1
 80013e2:	430a      	orrs	r2, r1
 80013e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80013e6:	4b34      	ldr	r3, [pc, #208]	@ (80014b8 <HAL_RCC_OscConfig+0x6a4>)
 80013e8:	6a1a      	ldr	r2, [r3, #32]
 80013ea:	4b33      	ldr	r3, [pc, #204]	@ (80014b8 <HAL_RCC_OscConfig+0x6a4>)
 80013ec:	2180      	movs	r1, #128	@ 0x80
 80013ee:	0189      	lsls	r1, r1, #6
 80013f0:	430a      	orrs	r2, r1
 80013f2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f4:	f7ff fa6a 	bl	80008cc <HAL_GetTick>
 80013f8:	0003      	movs	r3, r0
 80013fa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013fe:	f7ff fa65 	bl	80008cc <HAL_GetTick>
 8001402:	0002      	movs	r2, r0
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e0ca      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001410:	4b22      	ldr	r3, [pc, #136]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2202      	movs	r2, #2
 8001416:	4013      	ands	r3, r2
 8001418:	d0f1      	beq.n	80013fe <HAL_RCC_OscConfig+0x5ea>
 800141a:	e01e      	b.n	800145a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800141c:	4b1f      	ldr	r3, [pc, #124]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	4b1e      	ldr	r3, [pc, #120]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001422:	2101      	movs	r1, #1
 8001424:	438a      	bics	r2, r1
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	4b23      	ldr	r3, [pc, #140]	@ (80014b8 <HAL_RCC_OscConfig+0x6a4>)
 800142a:	6a1a      	ldr	r2, [r3, #32]
 800142c:	4b22      	ldr	r3, [pc, #136]	@ (80014b8 <HAL_RCC_OscConfig+0x6a4>)
 800142e:	4923      	ldr	r1, [pc, #140]	@ (80014bc <HAL_RCC_OscConfig+0x6a8>)
 8001430:	400a      	ands	r2, r1
 8001432:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fa4a 	bl	80008cc <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800143e:	f7ff fa45 	bl	80008cc <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e0aa      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001450:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2202      	movs	r2, #2
 8001456:	4013      	ands	r3, r2
 8001458:	d1f1      	bne.n	800143e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145e:	2b00      	cmp	r3, #0
 8001460:	d100      	bne.n	8001464 <HAL_RCC_OscConfig+0x650>
 8001462:	e09f      	b.n	80015a4 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	2b0c      	cmp	r3, #12
 8001468:	d100      	bne.n	800146c <HAL_RCC_OscConfig+0x658>
 800146a:	e078      	b.n	800155e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001470:	2b02      	cmp	r3, #2
 8001472:	d159      	bne.n	8001528 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001474:	4b09      	ldr	r3, [pc, #36]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <HAL_RCC_OscConfig+0x688>)
 800147a:	4911      	ldr	r1, [pc, #68]	@ (80014c0 <HAL_RCC_OscConfig+0x6ac>)
 800147c:	400a      	ands	r2, r1
 800147e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001480:	f7ff fa24 	bl	80008cc <HAL_GetTick>
 8001484:	0003      	movs	r3, r0
 8001486:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001488:	e01c      	b.n	80014c4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800148a:	f7ff fa1f 	bl	80008cc <HAL_GetTick>
 800148e:	0002      	movs	r2, r0
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d915      	bls.n	80014c4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e084      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
 800149c:	40021000 	.word	0x40021000
 80014a0:	ffff1fff 	.word	0xffff1fff
 80014a4:	fffffeff 	.word	0xfffffeff
 80014a8:	40007000 	.word	0x40007000
 80014ac:	fffffbff 	.word	0xfffffbff
 80014b0:	00001388 	.word	0x00001388
 80014b4:	efffffff 	.word	0xefffffff
 80014b8:	40010000 	.word	0x40010000
 80014bc:	ffffdfff 	.word	0xffffdfff
 80014c0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80014c4:	4b3a      	ldr	r3, [pc, #232]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	2380      	movs	r3, #128	@ 0x80
 80014ca:	049b      	lsls	r3, r3, #18
 80014cc:	4013      	ands	r3, r2
 80014ce:	d1dc      	bne.n	800148a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014d0:	4b37      	ldr	r3, [pc, #220]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4a37      	ldr	r2, [pc, #220]	@ (80015b4 <HAL_RCC_OscConfig+0x7a0>)
 80014d6:	4013      	ands	r3, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	431a      	orrs	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e8:	431a      	orrs	r2, r3
 80014ea:	4b31      	ldr	r3, [pc, #196]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 80014ec:	430a      	orrs	r2, r1
 80014ee:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014f0:	4b2f      	ldr	r3, [pc, #188]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b2e      	ldr	r3, [pc, #184]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 80014f6:	2180      	movs	r1, #128	@ 0x80
 80014f8:	0449      	lsls	r1, r1, #17
 80014fa:	430a      	orrs	r2, r1
 80014fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fe:	f7ff f9e5 	bl	80008cc <HAL_GetTick>
 8001502:	0003      	movs	r3, r0
 8001504:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001508:	f7ff f9e0 	bl	80008cc <HAL_GetTick>
 800150c:	0002      	movs	r2, r0
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e045      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800151a:	4b25      	ldr	r3, [pc, #148]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	2380      	movs	r3, #128	@ 0x80
 8001520:	049b      	lsls	r3, r3, #18
 8001522:	4013      	ands	r3, r2
 8001524:	d0f0      	beq.n	8001508 <HAL_RCC_OscConfig+0x6f4>
 8001526:	e03d      	b.n	80015a4 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001528:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b20      	ldr	r3, [pc, #128]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 800152e:	4922      	ldr	r1, [pc, #136]	@ (80015b8 <HAL_RCC_OscConfig+0x7a4>)
 8001530:	400a      	ands	r2, r1
 8001532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001534:	f7ff f9ca 	bl	80008cc <HAL_GetTick>
 8001538:	0003      	movs	r3, r0
 800153a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800153e:	f7ff f9c5 	bl	80008cc <HAL_GetTick>
 8001542:	0002      	movs	r2, r0
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e02a      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001550:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	2380      	movs	r3, #128	@ 0x80
 8001556:	049b      	lsls	r3, r3, #18
 8001558:	4013      	ands	r3, r2
 800155a:	d1f0      	bne.n	800153e <HAL_RCC_OscConfig+0x72a>
 800155c:	e022      	b.n	80015a4 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001562:	2b01      	cmp	r3, #1
 8001564:	d101      	bne.n	800156a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e01d      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800156a:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <HAL_RCC_OscConfig+0x79c>)
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	025b      	lsls	r3, r3, #9
 8001576:	401a      	ands	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800157c:	429a      	cmp	r2, r3
 800157e:	d10f      	bne.n	80015a0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	23f0      	movs	r3, #240	@ 0xf0
 8001584:	039b      	lsls	r3, r3, #14
 8001586:	401a      	ands	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800158c:	429a      	cmp	r2, r3
 800158e:	d107      	bne.n	80015a0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	23c0      	movs	r3, #192	@ 0xc0
 8001594:	041b      	lsls	r3, r3, #16
 8001596:	401a      	ands	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800159c:	429a      	cmp	r2, r3
 800159e:	d001      	beq.n	80015a4 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b00a      	add	sp, #40	@ 0x28
 80015ac:	bdb0      	pop	{r4, r5, r7, pc}
 80015ae:	46c0      	nop			@ (mov r8, r8)
 80015b0:	40021000 	.word	0x40021000
 80015b4:	ff02ffff 	.word	0xff02ffff
 80015b8:	feffffff 	.word	0xfeffffff

080015bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015bc:	b5b0      	push	{r4, r5, r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e128      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015d0:	4b96      	ldr	r3, [pc, #600]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2201      	movs	r2, #1
 80015d6:	4013      	ands	r3, r2
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d91e      	bls.n	800161c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	4b93      	ldr	r3, [pc, #588]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2201      	movs	r2, #1
 80015e4:	4393      	bics	r3, r2
 80015e6:	0019      	movs	r1, r3
 80015e8:	4b90      	ldr	r3, [pc, #576]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	430a      	orrs	r2, r1
 80015ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015f0:	f7ff f96c 	bl	80008cc <HAL_GetTick>
 80015f4:	0003      	movs	r3, r0
 80015f6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015f8:	e009      	b.n	800160e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015fa:	f7ff f967 	bl	80008cc <HAL_GetTick>
 80015fe:	0002      	movs	r2, r0
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	4a8a      	ldr	r2, [pc, #552]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d901      	bls.n	800160e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e109      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800160e:	4b87      	ldr	r3, [pc, #540]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2201      	movs	r2, #1
 8001614:	4013      	ands	r3, r2
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	429a      	cmp	r2, r3
 800161a:	d1ee      	bne.n	80015fa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2202      	movs	r2, #2
 8001622:	4013      	ands	r3, r2
 8001624:	d009      	beq.n	800163a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001626:	4b83      	ldr	r3, [pc, #524]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	22f0      	movs	r2, #240	@ 0xf0
 800162c:	4393      	bics	r3, r2
 800162e:	0019      	movs	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	4b7f      	ldr	r3, [pc, #508]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001636:	430a      	orrs	r2, r1
 8001638:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2201      	movs	r2, #1
 8001640:	4013      	ands	r3, r2
 8001642:	d100      	bne.n	8001646 <HAL_RCC_ClockConfig+0x8a>
 8001644:	e089      	b.n	800175a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d107      	bne.n	800165e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800164e:	4b79      	ldr	r3, [pc, #484]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	029b      	lsls	r3, r3, #10
 8001656:	4013      	ands	r3, r2
 8001658:	d120      	bne.n	800169c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e0e1      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	2b03      	cmp	r3, #3
 8001664:	d107      	bne.n	8001676 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001666:	4b73      	ldr	r3, [pc, #460]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	2380      	movs	r3, #128	@ 0x80
 800166c:	049b      	lsls	r3, r3, #18
 800166e:	4013      	ands	r3, r2
 8001670:	d114      	bne.n	800169c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e0d5      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d106      	bne.n	800168c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800167e:	4b6d      	ldr	r3, [pc, #436]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2204      	movs	r2, #4
 8001684:	4013      	ands	r3, r2
 8001686:	d109      	bne.n	800169c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e0ca      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800168c:	4b69      	ldr	r3, [pc, #420]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	2380      	movs	r3, #128	@ 0x80
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4013      	ands	r3, r2
 8001696:	d101      	bne.n	800169c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e0c2      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800169c:	4b65      	ldr	r3, [pc, #404]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	2203      	movs	r2, #3
 80016a2:	4393      	bics	r3, r2
 80016a4:	0019      	movs	r1, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685a      	ldr	r2, [r3, #4]
 80016aa:	4b62      	ldr	r3, [pc, #392]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80016ac:	430a      	orrs	r2, r1
 80016ae:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b0:	f7ff f90c 	bl	80008cc <HAL_GetTick>
 80016b4:	0003      	movs	r3, r0
 80016b6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d111      	bne.n	80016e4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016c0:	e009      	b.n	80016d6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c2:	f7ff f903 	bl	80008cc <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	4a58      	ldr	r2, [pc, #352]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e0a5      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016d6:	4b57      	ldr	r3, [pc, #348]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	220c      	movs	r2, #12
 80016dc:	4013      	ands	r3, r2
 80016de:	2b08      	cmp	r3, #8
 80016e0:	d1ef      	bne.n	80016c2 <HAL_RCC_ClockConfig+0x106>
 80016e2:	e03a      	b.n	800175a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d111      	bne.n	8001710 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016ec:	e009      	b.n	8001702 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ee:	f7ff f8ed 	bl	80008cc <HAL_GetTick>
 80016f2:	0002      	movs	r2, r0
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	4a4d      	ldr	r2, [pc, #308]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d901      	bls.n	8001702 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e08f      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001702:	4b4c      	ldr	r3, [pc, #304]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	220c      	movs	r2, #12
 8001708:	4013      	ands	r3, r2
 800170a:	2b0c      	cmp	r3, #12
 800170c:	d1ef      	bne.n	80016ee <HAL_RCC_ClockConfig+0x132>
 800170e:	e024      	b.n	800175a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d11b      	bne.n	8001750 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001718:	e009      	b.n	800172e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800171a:	f7ff f8d7 	bl	80008cc <HAL_GetTick>
 800171e:	0002      	movs	r2, r0
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	4a42      	ldr	r2, [pc, #264]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d901      	bls.n	800172e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e079      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800172e:	4b41      	ldr	r3, [pc, #260]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	220c      	movs	r2, #12
 8001734:	4013      	ands	r3, r2
 8001736:	2b04      	cmp	r3, #4
 8001738:	d1ef      	bne.n	800171a <HAL_RCC_ClockConfig+0x15e>
 800173a:	e00e      	b.n	800175a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800173c:	f7ff f8c6 	bl	80008cc <HAL_GetTick>
 8001740:	0002      	movs	r2, r0
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	4a3a      	ldr	r2, [pc, #232]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e068      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001750:	4b38      	ldr	r3, [pc, #224]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	220c      	movs	r2, #12
 8001756:	4013      	ands	r3, r2
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800175a:	4b34      	ldr	r3, [pc, #208]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2201      	movs	r2, #1
 8001760:	4013      	ands	r3, r2
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	429a      	cmp	r2, r3
 8001766:	d21e      	bcs.n	80017a6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001768:	4b30      	ldr	r3, [pc, #192]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2201      	movs	r2, #1
 800176e:	4393      	bics	r3, r2
 8001770:	0019      	movs	r1, r3
 8001772:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	430a      	orrs	r2, r1
 8001778:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800177a:	f7ff f8a7 	bl	80008cc <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001782:	e009      	b.n	8001798 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001784:	f7ff f8a2 	bl	80008cc <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	4a28      	ldr	r2, [pc, #160]	@ (8001830 <HAL_RCC_ClockConfig+0x274>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e044      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001798:	4b24      	ldr	r3, [pc, #144]	@ (800182c <HAL_RCC_ClockConfig+0x270>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2201      	movs	r2, #1
 800179e:	4013      	ands	r3, r2
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d1ee      	bne.n	8001784 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2204      	movs	r2, #4
 80017ac:	4013      	ands	r3, r2
 80017ae:	d009      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b0:	4b20      	ldr	r3, [pc, #128]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	4a20      	ldr	r2, [pc, #128]	@ (8001838 <HAL_RCC_ClockConfig+0x27c>)
 80017b6:	4013      	ands	r3, r2
 80017b8:	0019      	movs	r1, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80017c0:	430a      	orrs	r2, r1
 80017c2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2208      	movs	r2, #8
 80017ca:	4013      	ands	r3, r2
 80017cc:	d00a      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ce:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	4a1a      	ldr	r2, [pc, #104]	@ (800183c <HAL_RCC_ClockConfig+0x280>)
 80017d4:	4013      	ands	r3, r2
 80017d6:	0019      	movs	r1, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	00da      	lsls	r2, r3, #3
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80017e0:	430a      	orrs	r2, r1
 80017e2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017e4:	f000 f832 	bl	800184c <HAL_RCC_GetSysClockFreq>
 80017e8:	0001      	movs	r1, r0
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_RCC_ClockConfig+0x278>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	091b      	lsrs	r3, r3, #4
 80017f0:	220f      	movs	r2, #15
 80017f2:	4013      	ands	r3, r2
 80017f4:	4a12      	ldr	r2, [pc, #72]	@ (8001840 <HAL_RCC_ClockConfig+0x284>)
 80017f6:	5cd3      	ldrb	r3, [r2, r3]
 80017f8:	000a      	movs	r2, r1
 80017fa:	40da      	lsrs	r2, r3
 80017fc:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <HAL_RCC_ClockConfig+0x288>)
 80017fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001800:	4b11      	ldr	r3, [pc, #68]	@ (8001848 <HAL_RCC_ClockConfig+0x28c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	250b      	movs	r5, #11
 8001806:	197c      	adds	r4, r7, r5
 8001808:	0018      	movs	r0, r3
 800180a:	f7ff f819 	bl	8000840 <HAL_InitTick>
 800180e:	0003      	movs	r3, r0
 8001810:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001812:	197b      	adds	r3, r7, r5
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d002      	beq.n	8001820 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800181a:	197b      	adds	r3, r7, r5
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	e000      	b.n	8001822 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	0018      	movs	r0, r3
 8001824:	46bd      	mov	sp, r7
 8001826:	b004      	add	sp, #16
 8001828:	bdb0      	pop	{r4, r5, r7, pc}
 800182a:	46c0      	nop			@ (mov r8, r8)
 800182c:	40022000 	.word	0x40022000
 8001830:	00001388 	.word	0x00001388
 8001834:	40021000 	.word	0x40021000
 8001838:	fffff8ff 	.word	0xfffff8ff
 800183c:	ffffc7ff 	.word	0xffffc7ff
 8001840:	080034e0 	.word	0x080034e0
 8001844:	20000000 	.word	0x20000000
 8001848:	20000004 	.word	0x20000004

0800184c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001852:	4b3c      	ldr	r3, [pc, #240]	@ (8001944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	220c      	movs	r2, #12
 800185c:	4013      	ands	r3, r2
 800185e:	2b0c      	cmp	r3, #12
 8001860:	d013      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x3e>
 8001862:	d85c      	bhi.n	800191e <HAL_RCC_GetSysClockFreq+0xd2>
 8001864:	2b04      	cmp	r3, #4
 8001866:	d002      	beq.n	800186e <HAL_RCC_GetSysClockFreq+0x22>
 8001868:	2b08      	cmp	r3, #8
 800186a:	d00b      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x38>
 800186c:	e057      	b.n	800191e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800186e:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2210      	movs	r2, #16
 8001874:	4013      	ands	r3, r2
 8001876:	d002      	beq.n	800187e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001878:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_RCC_GetSysClockFreq+0xfc>)
 800187a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800187c:	e05d      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800187e:	4b33      	ldr	r3, [pc, #204]	@ (800194c <HAL_RCC_GetSysClockFreq+0x100>)
 8001880:	613b      	str	r3, [r7, #16]
      break;
 8001882:	e05a      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001884:	4b32      	ldr	r3, [pc, #200]	@ (8001950 <HAL_RCC_GetSysClockFreq+0x104>)
 8001886:	613b      	str	r3, [r7, #16]
      break;
 8001888:	e057      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	0c9b      	lsrs	r3, r3, #18
 800188e:	220f      	movs	r2, #15
 8001890:	4013      	ands	r3, r2
 8001892:	4a30      	ldr	r2, [pc, #192]	@ (8001954 <HAL_RCC_GetSysClockFreq+0x108>)
 8001894:	5cd3      	ldrb	r3, [r2, r3]
 8001896:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	0d9b      	lsrs	r3, r3, #22
 800189c:	2203      	movs	r2, #3
 800189e:	4013      	ands	r3, r2
 80018a0:	3301      	adds	r3, #1
 80018a2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018a4:	4b27      	ldr	r3, [pc, #156]	@ (8001944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018a6:	68da      	ldr	r2, [r3, #12]
 80018a8:	2380      	movs	r3, #128	@ 0x80
 80018aa:	025b      	lsls	r3, r3, #9
 80018ac:	4013      	ands	r3, r2
 80018ae:	d00f      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	000a      	movs	r2, r1
 80018b4:	0152      	lsls	r2, r2, #5
 80018b6:	1a52      	subs	r2, r2, r1
 80018b8:	0193      	lsls	r3, r2, #6
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	185b      	adds	r3, r3, r1
 80018c0:	025b      	lsls	r3, r3, #9
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	0018      	movs	r0, r3
 80018c6:	f7fe fc1f 	bl	8000108 <__udivsi3>
 80018ca:	0003      	movs	r3, r0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e023      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80018d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001944 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2210      	movs	r2, #16
 80018d6:	4013      	ands	r3, r2
 80018d8:	d00f      	beq.n	80018fa <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80018da:	68b9      	ldr	r1, [r7, #8]
 80018dc:	000a      	movs	r2, r1
 80018de:	0152      	lsls	r2, r2, #5
 80018e0:	1a52      	subs	r2, r2, r1
 80018e2:	0193      	lsls	r3, r2, #6
 80018e4:	1a9b      	subs	r3, r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	185b      	adds	r3, r3, r1
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	0018      	movs	r0, r3
 80018f0:	f7fe fc0a 	bl	8000108 <__udivsi3>
 80018f4:	0003      	movs	r3, r0
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	e00e      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80018fa:	68b9      	ldr	r1, [r7, #8]
 80018fc:	000a      	movs	r2, r1
 80018fe:	0152      	lsls	r2, r2, #5
 8001900:	1a52      	subs	r2, r2, r1
 8001902:	0193      	lsls	r3, r2, #6
 8001904:	1a9b      	subs	r3, r3, r2
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	185b      	adds	r3, r3, r1
 800190a:	029b      	lsls	r3, r3, #10
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	0018      	movs	r0, r3
 8001910:	f7fe fbfa 	bl	8000108 <__udivsi3>
 8001914:	0003      	movs	r3, r0
 8001916:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
      break;
 800191c:	e00d      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	0b5b      	lsrs	r3, r3, #13
 8001924:	2207      	movs	r2, #7
 8001926:	4013      	ands	r3, r2
 8001928:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	3301      	adds	r3, #1
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	0212      	lsls	r2, r2, #8
 8001932:	409a      	lsls	r2, r3
 8001934:	0013      	movs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
      break;
 8001938:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800193a:	693b      	ldr	r3, [r7, #16]
}
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	b006      	add	sp, #24
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	003d0900 	.word	0x003d0900
 800194c:	00f42400 	.word	0x00f42400
 8001950:	007a1200 	.word	0x007a1200
 8001954:	080034f0 	.word	0x080034f0

08001958 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001960:	2317      	movs	r3, #23
 8001962:	18fb      	adds	r3, r7, r3
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2220      	movs	r2, #32
 800196e:	4013      	ands	r3, r2
 8001970:	d106      	bne.n	8001980 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	2380      	movs	r3, #128	@ 0x80
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	4013      	ands	r3, r2
 800197c:	d100      	bne.n	8001980 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800197e:	e104      	b.n	8001b8a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001980:	4bb9      	ldr	r3, [pc, #740]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001984:	2380      	movs	r3, #128	@ 0x80
 8001986:	055b      	lsls	r3, r3, #21
 8001988:	4013      	ands	r3, r2
 800198a:	d10a      	bne.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800198c:	4bb6      	ldr	r3, [pc, #728]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800198e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001990:	4bb5      	ldr	r3, [pc, #724]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001992:	2180      	movs	r1, #128	@ 0x80
 8001994:	0549      	lsls	r1, r1, #21
 8001996:	430a      	orrs	r2, r1
 8001998:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800199a:	2317      	movs	r3, #23
 800199c:	18fb      	adds	r3, r7, r3
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a2:	4bb2      	ldr	r3, [pc, #712]	@ (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	2380      	movs	r3, #128	@ 0x80
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	d11a      	bne.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ae:	4baf      	ldr	r3, [pc, #700]	@ (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	4bae      	ldr	r3, [pc, #696]	@ (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80019b4:	2180      	movs	r1, #128	@ 0x80
 80019b6:	0049      	lsls	r1, r1, #1
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019bc:	f7fe ff86 	bl	80008cc <HAL_GetTick>
 80019c0:	0003      	movs	r3, r0
 80019c2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c4:	e008      	b.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019c6:	f7fe ff81 	bl	80008cc <HAL_GetTick>
 80019ca:	0002      	movs	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b64      	cmp	r3, #100	@ 0x64
 80019d2:	d901      	bls.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e143      	b.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d8:	4ba4      	ldr	r3, [pc, #656]	@ (8001c6c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4013      	ands	r3, r2
 80019e2:	d0f0      	beq.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80019e4:	4ba0      	ldr	r3, [pc, #640]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	23c0      	movs	r3, #192	@ 0xc0
 80019ea:	039b      	lsls	r3, r3, #14
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685a      	ldr	r2, [r3, #4]
 80019f4:	23c0      	movs	r3, #192	@ 0xc0
 80019f6:	039b      	lsls	r3, r3, #14
 80019f8:	4013      	ands	r3, r2
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d107      	bne.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689a      	ldr	r2, [r3, #8]
 8001a04:	23c0      	movs	r3, #192	@ 0xc0
 8001a06:	039b      	lsls	r3, r3, #14
 8001a08:	4013      	ands	r3, r2
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d013      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	23c0      	movs	r3, #192	@ 0xc0
 8001a16:	029b      	lsls	r3, r3, #10
 8001a18:	401a      	ands	r2, r3
 8001a1a:	23c0      	movs	r3, #192	@ 0xc0
 8001a1c:	029b      	lsls	r3, r3, #10
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d10a      	bne.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001a22:	4b91      	ldr	r3, [pc, #580]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	2380      	movs	r3, #128	@ 0x80
 8001a28:	029b      	lsls	r3, r3, #10
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	029b      	lsls	r3, r3, #10
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d101      	bne.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e113      	b.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001a38:	4b8b      	ldr	r3, [pc, #556]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a3c:	23c0      	movs	r3, #192	@ 0xc0
 8001a3e:	029b      	lsls	r3, r3, #10
 8001a40:	4013      	ands	r3, r2
 8001a42:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d049      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	23c0      	movs	r3, #192	@ 0xc0
 8001a50:	029b      	lsls	r3, r3, #10
 8001a52:	4013      	ands	r3, r2
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d004      	beq.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	4013      	ands	r3, r2
 8001a62:	d10d      	bne.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	23c0      	movs	r3, #192	@ 0xc0
 8001a6a:	029b      	lsls	r3, r3, #10
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d034      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	@ 0x80
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d02e      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001a80:	4b79      	ldr	r3, [pc, #484]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a84:	4a7a      	ldr	r2, [pc, #488]	@ (8001c70 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001a86:	4013      	ands	r3, r2
 8001a88:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a8a:	4b77      	ldr	r3, [pc, #476]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a8e:	4b76      	ldr	r3, [pc, #472]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	0309      	lsls	r1, r1, #12
 8001a94:	430a      	orrs	r2, r1
 8001a96:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a98:	4b73      	ldr	r3, [pc, #460]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a9a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a9c:	4b72      	ldr	r3, [pc, #456]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001a9e:	4975      	ldr	r1, [pc, #468]	@ (8001c74 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001aa4:	4b70      	ldr	r3, [pc, #448]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d014      	beq.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab4:	f7fe ff0a 	bl	80008cc <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001abc:	e009      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7fe ff05 	bl	80008cc <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4a6b      	ldr	r2, [pc, #428]	@ (8001c78 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e0c6      	b.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ad2:	4b65      	ldr	r3, [pc, #404]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ad4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ad6:	2380      	movs	r3, #128	@ 0x80
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	4013      	ands	r3, r2
 8001adc:	d0ef      	beq.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	2380      	movs	r3, #128	@ 0x80
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d01f      	beq.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	23c0      	movs	r3, #192	@ 0xc0
 8001af0:	029b      	lsls	r3, r3, #10
 8001af2:	401a      	ands	r2, r3
 8001af4:	23c0      	movs	r3, #192	@ 0xc0
 8001af6:	029b      	lsls	r3, r3, #10
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d10c      	bne.n	8001b16 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001afc:	4b5a      	ldr	r3, [pc, #360]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a5e      	ldr	r2, [pc, #376]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001b02:	4013      	ands	r3, r2
 8001b04:	0019      	movs	r1, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689a      	ldr	r2, [r3, #8]
 8001b0a:	23c0      	movs	r3, #192	@ 0xc0
 8001b0c:	039b      	lsls	r3, r3, #14
 8001b0e:	401a      	ands	r2, r3
 8001b10:	4b55      	ldr	r3, [pc, #340]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b12:	430a      	orrs	r2, r1
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	4b54      	ldr	r3, [pc, #336]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b18:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	23c0      	movs	r3, #192	@ 0xc0
 8001b20:	029b      	lsls	r3, r3, #10
 8001b22:	401a      	ands	r2, r3
 8001b24:	4b50      	ldr	r3, [pc, #320]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b26:	430a      	orrs	r2, r1
 8001b28:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	4013      	ands	r3, r2
 8001b32:	d01f      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	23c0      	movs	r3, #192	@ 0xc0
 8001b3a:	029b      	lsls	r3, r3, #10
 8001b3c:	401a      	ands	r2, r3
 8001b3e:	23c0      	movs	r3, #192	@ 0xc0
 8001b40:	029b      	lsls	r3, r3, #10
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001b46:	4b48      	ldr	r3, [pc, #288]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a4c      	ldr	r2, [pc, #304]	@ (8001c7c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	0019      	movs	r1, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	23c0      	movs	r3, #192	@ 0xc0
 8001b56:	039b      	lsls	r3, r3, #14
 8001b58:	401a      	ands	r2, r3
 8001b5a:	4b43      	ldr	r3, [pc, #268]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	4b41      	ldr	r3, [pc, #260]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b62:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685a      	ldr	r2, [r3, #4]
 8001b68:	23c0      	movs	r3, #192	@ 0xc0
 8001b6a:	029b      	lsls	r3, r3, #10
 8001b6c:	401a      	ands	r2, r3
 8001b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b70:	430a      	orrs	r2, r1
 8001b72:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b74:	2317      	movs	r3, #23
 8001b76:	18fb      	adds	r3, r7, r3
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d105      	bne.n	8001b8a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b82:	4b39      	ldr	r3, [pc, #228]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b84:	493e      	ldr	r1, [pc, #248]	@ (8001c80 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8001b86:	400a      	ands	r2, r1
 8001b88:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4013      	ands	r3, r2
 8001b92:	d009      	beq.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b94:	4b34      	ldr	r3, [pc, #208]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4393      	bics	r3, r2
 8001b9c:	0019      	movs	r1, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	4b31      	ldr	r3, [pc, #196]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2202      	movs	r2, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d009      	beq.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	4393      	bics	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	4b29      	ldr	r3, [pc, #164]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2204      	movs	r2, #4
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d009      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001bd0:	4b25      	ldr	r3, [pc, #148]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001c84 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	0019      	movs	r1, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695a      	ldr	r2, [r3, #20]
 8001bde:	4b22      	ldr	r3, [pc, #136]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001be0:	430a      	orrs	r2, r1
 8001be2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2208      	movs	r2, #8
 8001bea:	4013      	ands	r3, r2
 8001bec:	d009      	beq.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bee:	4b1e      	ldr	r3, [pc, #120]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf2:	4a25      	ldr	r2, [pc, #148]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	0019      	movs	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	699a      	ldr	r2, [r3, #24]
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	2380      	movs	r3, #128	@ 0x80
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d009      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001c0e:	4b16      	ldr	r3, [pc, #88]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c12:	4a17      	ldr	r2, [pc, #92]	@ (8001c70 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	0019      	movs	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69da      	ldr	r2, [r3, #28]
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2240      	movs	r2, #64	@ 0x40
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d009      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c30:	4a16      	ldr	r2, [pc, #88]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2280      	movs	r2, #128	@ 0x80
 8001c46:	4013      	ands	r3, r2
 8001c48:	d009      	beq.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	4a10      	ldr	r2, [pc, #64]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	0019      	movs	r1, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a1a      	ldr	r2, [r3, #32]
 8001c58:	4b03      	ldr	r3, [pc, #12]	@ (8001c68 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	0018      	movs	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b006      	add	sp, #24
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	40007000 	.word	0x40007000
 8001c70:	fffcffff 	.word	0xfffcffff
 8001c74:	fff7ffff 	.word	0xfff7ffff
 8001c78:	00001388 	.word	0x00001388
 8001c7c:	ffcfffff 	.word	0xffcfffff
 8001c80:	efffffff 	.word	0xefffffff
 8001c84:	fffff3ff 	.word	0xfffff3ff
 8001c88:	ffffcfff 	.word	0xffffcfff
 8001c8c:	fbffffff 	.word	0xfbffffff
 8001c90:	fff3ffff 	.word	0xfff3ffff

08001c94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e083      	b.n	8001dae <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	2382      	movs	r3, #130	@ 0x82
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d009      	beq.n	8001cce <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	61da      	str	r2, [r3, #28]
 8001cc0:	e005      	b.n	8001cce <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2251      	movs	r2, #81	@ 0x51
 8001cd8:	5c9b      	ldrb	r3, [r3, r2]
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d107      	bne.n	8001cf0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2250      	movs	r2, #80	@ 0x50
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	0018      	movs	r0, r3
 8001cec:	f7fe fc72 	bl	80005d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2251      	movs	r2, #81	@ 0x51
 8001cf4:	2102      	movs	r1, #2
 8001cf6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2140      	movs	r1, #64	@ 0x40
 8001d04:	438a      	bics	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	2382      	movs	r3, #130	@ 0x82
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	401a      	ands	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6899      	ldr	r1, [r3, #8]
 8001d16:	2384      	movs	r3, #132	@ 0x84
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	400b      	ands	r3, r1
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68d9      	ldr	r1, [r3, #12]
 8001d22:	2380      	movs	r3, #128	@ 0x80
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	400b      	ands	r3, r1
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2102      	movs	r1, #2
 8001d30:	400b      	ands	r3, r1
 8001d32:	431a      	orrs	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	695b      	ldr	r3, [r3, #20]
 8001d38:	2101      	movs	r1, #1
 8001d3a:	400b      	ands	r3, r1
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6999      	ldr	r1, [r3, #24]
 8001d42:	2380      	movs	r3, #128	@ 0x80
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	400b      	ands	r3, r1
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	2138      	movs	r1, #56	@ 0x38
 8001d50:	400b      	ands	r3, r1
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	2180      	movs	r1, #128	@ 0x80
 8001d5a:	400b      	ands	r3, r1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	0011      	movs	r1, r2
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	019b      	lsls	r3, r3, #6
 8001d68:	401a      	ands	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	0c1b      	lsrs	r3, r3, #16
 8001d78:	2204      	movs	r2, #4
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	0019      	movs	r1, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d82:	2210      	movs	r2, #16
 8001d84:	401a      	ands	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	69da      	ldr	r2, [r3, #28]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4907      	ldr	r1, [pc, #28]	@ (8001db8 <HAL_SPI_Init+0x124>)
 8001d9a:	400a      	ands	r2, r1
 8001d9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2251      	movs	r2, #81	@ 0x51
 8001da8:	2101      	movs	r1, #1
 8001daa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	0018      	movs	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	b002      	add	sp, #8
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	fffff7ff 	.word	0xfffff7ff

08001dbc <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	1dbb      	adds	r3, r7, #6
 8001dca:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001dcc:	f7fe fd7e 	bl	80008cc <HAL_GetTick>
 8001dd0:	0003      	movs	r3, r0
 8001dd2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001dd4:	231a      	movs	r3, #26
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	1dba      	adds	r2, r7, #6
 8001dda:	8812      	ldrh	r2, [r2, #0]
 8001ddc:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2251      	movs	r2, #81	@ 0x51
 8001de2:	5c9b      	ldrb	r3, [r3, r2]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d001      	beq.n	8001dee <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 8001dea:	2302      	movs	r3, #2
 8001dec:	e132      	b.n	8002054 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_SPI_Transmit+0x40>
 8001df4:	1dbb      	adds	r3, r7, #6
 8001df6:	881b      	ldrh	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e129      	b.n	8002054 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2250      	movs	r2, #80	@ 0x50
 8001e04:	5c9b      	ldrb	r3, [r3, r2]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_SPI_Transmit+0x52>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e122      	b.n	8002054 <HAL_SPI_Transmit+0x298>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2250      	movs	r2, #80	@ 0x50
 8001e12:	2101      	movs	r1, #1
 8001e14:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2251      	movs	r2, #81	@ 0x51
 8001e1a:	2103      	movs	r1, #3
 8001e1c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2200      	movs	r2, #0
 8001e22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1dba      	adds	r2, r7, #6
 8001e2e:	8812      	ldrh	r2, [r2, #0]
 8001e30:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1dba      	adds	r2, r7, #6
 8001e36:	8812      	ldrh	r2, [r2, #0]
 8001e38:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2200      	movs	r2, #0
 8001e56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	2380      	movs	r3, #128	@ 0x80
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d110      	bne.n	8001e86 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2140      	movs	r1, #64	@ 0x40
 8001e70:	438a      	bics	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2180      	movs	r1, #128	@ 0x80
 8001e80:	01c9      	lsls	r1, r1, #7
 8001e82:	430a      	orrs	r2, r1
 8001e84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2240      	movs	r2, #64	@ 0x40
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b40      	cmp	r3, #64	@ 0x40
 8001e92:	d007      	beq.n	8001ea4 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2140      	movs	r1, #64	@ 0x40
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	2380      	movs	r3, #128	@ 0x80
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d153      	bne.n	8001f58 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d004      	beq.n	8001ec2 <HAL_SPI_Transmit+0x106>
 8001eb8:	231a      	movs	r3, #26
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d144      	bne.n	8001f4c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	1c9a      	adds	r2, r3, #2
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001ee6:	e031      	b.n	8001f4c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d112      	bne.n	8001f1c <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	881a      	ldrh	r2, [r3, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	1c9a      	adds	r2, r3, #2
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001f1a:	e017      	b.n	8001f4c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f1c:	f7fe fcd6 	bl	80008cc <HAL_GetTick>
 8001f20:	0002      	movs	r2, r0
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d802      	bhi.n	8001f32 <HAL_SPI_Transmit+0x176>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	d102      	bne.n	8001f38 <HAL_SPI_Transmit+0x17c>
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d109      	bne.n	8001f4c <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2251      	movs	r2, #81	@ 0x51
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2250      	movs	r2, #80	@ 0x50
 8001f44:	2100      	movs	r1, #0
 8001f46:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e083      	b.n	8002054 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1c8      	bne.n	8001ee8 <HAL_SPI_Transmit+0x12c>
 8001f56:	e054      	b.n	8002002 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d004      	beq.n	8001f6a <HAL_SPI_Transmit+0x1ae>
 8001f60:	231a      	movs	r3, #26
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d146      	bne.n	8001ff8 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	330c      	adds	r3, #12
 8001f74:	7812      	ldrb	r2, [r2, #0]
 8001f76:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001f90:	e032      	b.n	8001ff8 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	2202      	movs	r2, #2
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d113      	bne.n	8001fc8 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	330c      	adds	r3, #12
 8001faa:	7812      	ldrb	r2, [r2, #0]
 8001fac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001fc6:	e017      	b.n	8001ff8 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fc8:	f7fe fc80 	bl	80008cc <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d802      	bhi.n	8001fde <HAL_SPI_Transmit+0x222>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	d102      	bne.n	8001fe4 <HAL_SPI_Transmit+0x228>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d109      	bne.n	8001ff8 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2251      	movs	r2, #81	@ 0x51
 8001fe8:	2101      	movs	r1, #1
 8001fea:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2250      	movs	r2, #80	@ 0x50
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e02d      	b.n	8002054 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1c7      	bne.n	8001f92 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	6839      	ldr	r1, [r7, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	0018      	movs	r0, r3
 800200a:	f000 fa75 	bl	80024f8 <SPI_EndRxTxTransaction>
 800200e:	1e03      	subs	r3, r0, #0
 8002010:	d002      	beq.n	8002018 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2220      	movs	r2, #32
 8002016:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10a      	bne.n	8002036 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2251      	movs	r2, #81	@ 0x51
 800203a:	2101      	movs	r1, #1
 800203c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2250      	movs	r2, #80	@ 0x50
 8002042:	2100      	movs	r1, #0
 8002044:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8002052:	2300      	movs	r3, #0
  }
}
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	b008      	add	sp, #32
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	@ 0x28
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
 8002068:	001a      	movs	r2, r3
 800206a:	1cbb      	adds	r3, r7, #2
 800206c:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800206e:	2301      	movs	r3, #1
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002072:	f7fe fc2b 	bl	80008cc <HAL_GetTick>
 8002076:	0003      	movs	r3, r0
 8002078:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800207a:	201f      	movs	r0, #31
 800207c:	183b      	adds	r3, r7, r0
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	2151      	movs	r1, #81	@ 0x51
 8002082:	5c52      	ldrb	r2, [r2, r1]
 8002084:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800208c:	2316      	movs	r3, #22
 800208e:	18fb      	adds	r3, r7, r3
 8002090:	1cba      	adds	r2, r7, #2
 8002092:	8812      	ldrh	r2, [r2, #0]
 8002094:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002096:	183b      	adds	r3, r7, r0
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d00e      	beq.n	80020bc <HAL_SPI_TransmitReceive+0x60>
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	2382      	movs	r3, #130	@ 0x82
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d107      	bne.n	80020b8 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d103      	bne.n	80020b8 <HAL_SPI_TransmitReceive+0x5c>
 80020b0:	183b      	adds	r3, r7, r0
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d001      	beq.n	80020bc <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80020b8:	2302      	movs	r3, #2
 80020ba:	e18a      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d006      	beq.n	80020d0 <HAL_SPI_TransmitReceive+0x74>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_SPI_TransmitReceive+0x74>
 80020c8:	1cbb      	adds	r3, r7, #2
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e17e      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2250      	movs	r2, #80	@ 0x50
 80020d8:	5c9b      	ldrb	r3, [r3, r2]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_SPI_TransmitReceive+0x86>
 80020de:	2302      	movs	r3, #2
 80020e0:	e177      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2250      	movs	r2, #80	@ 0x50
 80020e6:	2101      	movs	r1, #1
 80020e8:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2251      	movs	r2, #81	@ 0x51
 80020ee:	5c9b      	ldrb	r3, [r3, r2]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d003      	beq.n	80020fe <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2251      	movs	r2, #81	@ 0x51
 80020fa:	2105      	movs	r1, #5
 80020fc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1cba      	adds	r2, r7, #2
 800210e:	8812      	ldrh	r2, [r2, #0]
 8002110:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1cba      	adds	r2, r7, #2
 8002116:	8812      	ldrh	r2, [r2, #0]
 8002118:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	1cba      	adds	r2, r7, #2
 8002124:	8812      	ldrh	r2, [r2, #0]
 8002126:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1cba      	adds	r2, r7, #2
 800212c:	8812      	ldrh	r2, [r2, #0]
 800212e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2240      	movs	r2, #64	@ 0x40
 8002144:	4013      	ands	r3, r2
 8002146:	2b40      	cmp	r3, #64	@ 0x40
 8002148:	d007      	beq.n	800215a <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2140      	movs	r1, #64	@ 0x40
 8002156:	430a      	orrs	r2, r1
 8002158:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	2380      	movs	r3, #128	@ 0x80
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	429a      	cmp	r2, r3
 8002164:	d000      	beq.n	8002168 <HAL_SPI_TransmitReceive+0x10c>
 8002166:	e080      	b.n	800226a <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d005      	beq.n	800217c <HAL_SPI_TransmitReceive+0x120>
 8002170:	2316      	movs	r3, #22
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d000      	beq.n	800217c <HAL_SPI_TransmitReceive+0x120>
 800217a:	e06b      	b.n	8002254 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	881a      	ldrh	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	1c9a      	adds	r2, r3, #2
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002196:	b29b      	uxth	r3, r3
 8002198:	3b01      	subs	r3, #1
 800219a:	b29a      	uxth	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021a0:	e058      	b.n	8002254 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2202      	movs	r2, #2
 80021aa:	4013      	ands	r3, r2
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d11b      	bne.n	80021e8 <HAL_SPI_TransmitReceive+0x18c>
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d016      	beq.n	80021e8 <HAL_SPI_TransmitReceive+0x18c>
 80021ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d113      	bne.n	80021e8 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c4:	881a      	ldrh	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d0:	1c9a      	adds	r2, r3, #2
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021da:	b29b      	uxth	r3, r3
 80021dc:	3b01      	subs	r3, #1
 80021de:	b29a      	uxth	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2201      	movs	r2, #1
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d119      	bne.n	800222a <HAL_SPI_TransmitReceive+0x1ce>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d014      	beq.n	800222a <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68da      	ldr	r2, [r3, #12]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800220a:	b292      	uxth	r2, r2
 800220c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002212:	1c9a      	adds	r2, r3, #2
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800221c:	b29b      	uxth	r3, r3
 800221e:	3b01      	subs	r3, #1
 8002220:	b29a      	uxth	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002226:	2301      	movs	r3, #1
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800222a:	f7fe fb4f 	bl	80008cc <HAL_GetTick>
 800222e:	0002      	movs	r2, r0
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002236:	429a      	cmp	r2, r3
 8002238:	d80c      	bhi.n	8002254 <HAL_SPI_TransmitReceive+0x1f8>
 800223a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800223c:	3301      	adds	r3, #1
 800223e:	d009      	beq.n	8002254 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2251      	movs	r2, #81	@ 0x51
 8002244:	2101      	movs	r1, #1
 8002246:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2250      	movs	r2, #80	@ 0x50
 800224c:	2100      	movs	r1, #0
 800224e:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e0be      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002258:	b29b      	uxth	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1a1      	bne.n	80021a2 <HAL_SPI_TransmitReceive+0x146>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002262:	b29b      	uxth	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d19c      	bne.n	80021a2 <HAL_SPI_TransmitReceive+0x146>
 8002268:	e084      	b.n	8002374 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d005      	beq.n	800227e <HAL_SPI_TransmitReceive+0x222>
 8002272:	2316      	movs	r3, #22
 8002274:	18fb      	adds	r3, r7, r3
 8002276:	881b      	ldrh	r3, [r3, #0]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d000      	beq.n	800227e <HAL_SPI_TransmitReceive+0x222>
 800227c:	e070      	b.n	8002360 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	330c      	adds	r3, #12
 8002288:	7812      	ldrb	r2, [r2, #0]
 800228a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800229a:	b29b      	uxth	r3, r3
 800229c:	3b01      	subs	r3, #1
 800229e:	b29a      	uxth	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022a4:	e05c      	b.n	8002360 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	2202      	movs	r2, #2
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d11c      	bne.n	80022ee <HAL_SPI_TransmitReceive+0x292>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d017      	beq.n	80022ee <HAL_SPI_TransmitReceive+0x292>
 80022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d114      	bne.n	80022ee <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	330c      	adds	r3, #12
 80022ce:	7812      	ldrb	r2, [r2, #0]
 80022d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	3b01      	subs	r3, #1
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2201      	movs	r2, #1
 80022f6:	4013      	ands	r3, r2
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d119      	bne.n	8002330 <HAL_SPI_TransmitReceive+0x2d4>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002300:	b29b      	uxth	r3, r3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d014      	beq.n	8002330 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002322:	b29b      	uxth	r3, r3
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800232c:	2301      	movs	r3, #1
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002330:	f7fe facc 	bl	80008cc <HAL_GetTick>
 8002334:	0002      	movs	r2, r0
 8002336:	6a3b      	ldr	r3, [r7, #32]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800233c:	429a      	cmp	r2, r3
 800233e:	d802      	bhi.n	8002346 <HAL_SPI_TransmitReceive+0x2ea>
 8002340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002342:	3301      	adds	r3, #1
 8002344:	d102      	bne.n	800234c <HAL_SPI_TransmitReceive+0x2f0>
 8002346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002348:	2b00      	cmp	r3, #0
 800234a:	d109      	bne.n	8002360 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2251      	movs	r2, #81	@ 0x51
 8002350:	2101      	movs	r1, #1
 8002352:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2250      	movs	r2, #80	@ 0x50
 8002358:	2100      	movs	r1, #0
 800235a:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e038      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002364:	b29b      	uxth	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d19d      	bne.n	80022a6 <HAL_SPI_TransmitReceive+0x24a>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800236e:	b29b      	uxth	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d198      	bne.n	80022a6 <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002374:	6a3a      	ldr	r2, [r7, #32]
 8002376:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	0018      	movs	r0, r3
 800237c:	f000 f8bc 	bl	80024f8 <SPI_EndRxTxTransaction>
 8002380:	1e03      	subs	r3, r0, #0
 8002382:	d008      	beq.n	8002396 <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2220      	movs	r2, #32
 8002388:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2250      	movs	r2, #80	@ 0x50
 800238e:	2100      	movs	r1, #0
 8002390:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e01d      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10a      	bne.n	80023b4 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2251      	movs	r2, #81	@ 0x51
 80023b8:	2101      	movs	r1, #1
 80023ba:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2250      	movs	r2, #80	@ 0x50
 80023c0:	2100      	movs	r1, #0
 80023c2:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 80023d0:	2300      	movs	r3, #0
  }
}
 80023d2:	0018      	movs	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b00a      	add	sp, #40	@ 0x28
 80023d8:	bd80      	pop	{r7, pc}
	...

080023dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	60b9      	str	r1, [r7, #8]
 80023e6:	603b      	str	r3, [r7, #0]
 80023e8:	1dfb      	adds	r3, r7, #7
 80023ea:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023ec:	f7fe fa6e 	bl	80008cc <HAL_GetTick>
 80023f0:	0002      	movs	r2, r0
 80023f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	18d3      	adds	r3, r2, r3
 80023fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023fc:	f7fe fa66 	bl	80008cc <HAL_GetTick>
 8002400:	0003      	movs	r3, r0
 8002402:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002404:	4b3a      	ldr	r3, [pc, #232]	@ (80024f0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	015b      	lsls	r3, r3, #5
 800240a:	0d1b      	lsrs	r3, r3, #20
 800240c:	69fa      	ldr	r2, [r7, #28]
 800240e:	4353      	muls	r3, r2
 8002410:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002412:	e059      	b.n	80024c8 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	3301      	adds	r3, #1
 8002418:	d056      	beq.n	80024c8 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800241a:	f7fe fa57 	bl	80008cc <HAL_GetTick>
 800241e:	0002      	movs	r2, r0
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	69fa      	ldr	r2, [r7, #28]
 8002426:	429a      	cmp	r2, r3
 8002428:	d902      	bls.n	8002430 <SPI_WaitFlagStateUntilTimeout+0x54>
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d142      	bne.n	80024b6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	21e0      	movs	r1, #224	@ 0xe0
 800243c:	438a      	bics	r2, r1
 800243e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	2382      	movs	r3, #130	@ 0x82
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	429a      	cmp	r2, r3
 800244a:	d113      	bne.n	8002474 <SPI_WaitFlagStateUntilTimeout+0x98>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	2380      	movs	r3, #128	@ 0x80
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	429a      	cmp	r2, r3
 8002456:	d005      	beq.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	00db      	lsls	r3, r3, #3
 8002460:	429a      	cmp	r2, r3
 8002462:	d107      	bne.n	8002474 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2140      	movs	r1, #64	@ 0x40
 8002470:	438a      	bics	r2, r1
 8002472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002478:	2380      	movs	r3, #128	@ 0x80
 800247a:	019b      	lsls	r3, r3, #6
 800247c:	429a      	cmp	r2, r3
 800247e:	d110      	bne.n	80024a2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	491a      	ldr	r1, [pc, #104]	@ (80024f4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800248c:	400a      	ands	r2, r1
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2180      	movs	r1, #128	@ 0x80
 800249c:	0189      	lsls	r1, r1, #6
 800249e:	430a      	orrs	r2, r1
 80024a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2251      	movs	r2, #81	@ 0x51
 80024a6:	2101      	movs	r1, #1
 80024a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2250      	movs	r2, #80	@ 0x50
 80024ae:	2100      	movs	r1, #0
 80024b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e018      	b.n	80024e8 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	e002      	b.n	80024c8 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	4013      	ands	r3, r2
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	425a      	negs	r2, r3
 80024d8:	4153      	adcs	r3, r2
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	001a      	movs	r2, r3
 80024de:	1dfb      	adds	r3, r7, #7
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d196      	bne.n	8002414 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b008      	add	sp, #32
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000000 	.word	0x20000000
 80024f4:	ffffdfff 	.word	0xffffdfff

080024f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	0013      	movs	r3, r2
 800250e:	2201      	movs	r2, #1
 8002510:	2102      	movs	r1, #2
 8002512:	f7ff ff63 	bl	80023dc <SPI_WaitFlagStateUntilTimeout>
 8002516:	1e03      	subs	r3, r0, #0
 8002518:	d007      	beq.n	800252a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	2220      	movs	r2, #32
 8002520:	431a      	orrs	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e037      	b.n	800259a <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800252a:	4b1e      	ldr	r3, [pc, #120]	@ (80025a4 <SPI_EndRxTxTransaction+0xac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	491e      	ldr	r1, [pc, #120]	@ (80025a8 <SPI_EndRxTxTransaction+0xb0>)
 8002530:	0018      	movs	r0, r3
 8002532:	f7fd fde9 	bl	8000108 <__udivsi3>
 8002536:	0003      	movs	r3, r0
 8002538:	001a      	movs	r2, r3
 800253a:	0013      	movs	r3, r2
 800253c:	015b      	lsls	r3, r3, #5
 800253e:	1a9b      	subs	r3, r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	189b      	adds	r3, r3, r2
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	2382      	movs	r3, #130	@ 0x82
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	429a      	cmp	r2, r3
 8002552:	d112      	bne.n	800257a <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	68f8      	ldr	r0, [r7, #12]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	0013      	movs	r3, r2
 800255e:	2200      	movs	r2, #0
 8002560:	2180      	movs	r1, #128	@ 0x80
 8002562:	f7ff ff3b 	bl	80023dc <SPI_WaitFlagStateUntilTimeout>
 8002566:	1e03      	subs	r3, r0, #0
 8002568:	d016      	beq.n	8002598 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256e:	2220      	movs	r2, #32
 8002570:	431a      	orrs	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e00f      	b.n	800259a <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00a      	beq.n	8002596 <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3b01      	subs	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2280      	movs	r2, #128	@ 0x80
 800258e:	4013      	ands	r3, r2
 8002590:	2b80      	cmp	r3, #128	@ 0x80
 8002592:	d0f2      	beq.n	800257a <SPI_EndRxTxTransaction+0x82>
 8002594:	e000      	b.n	8002598 <SPI_EndRxTxTransaction+0xa0>
        break;
 8002596:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	0018      	movs	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	b006      	add	sp, #24
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	20000000 	.word	0x20000000
 80025a8:	016e3600 	.word	0x016e3600

080025ac <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 80025ac:	b5b0      	push	{r4, r5, r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 80025b4:	4b25      	ldr	r3, [pc, #148]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	4798      	blx	r3
    WIZCHIP.CS._select();
 80025ba:	4b24      	ldr	r3, [pc, #144]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80025c0:	4b22      	ldr	r3, [pc, #136]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <WIZCHIP_READ+0x24>
 80025c8:	4b20      	ldr	r3, [pc, #128]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d114      	bne.n	80025fa <WIZCHIP_READ+0x4e>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80025d0:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	0c12      	lsrs	r2, r2, #16
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	0010      	movs	r0, r2
 80025dc:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80025de:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	0a12      	lsrs	r2, r2, #8
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	0010      	movs	r0, r2
 80025ea:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80025ec:	4b17      	ldr	r3, [pc, #92]	@ (800264c <WIZCHIP_READ+0xa0>)
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	0010      	movs	r0, r2
 80025f6:	4798      	blx	r3
 80025f8:	e014      	b.n	8002624 <WIZCHIP_READ+0x78>
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	0c1b      	lsrs	r3, r3, #16
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	210c      	movs	r1, #12
 8002602:	187b      	adds	r3, r7, r1
 8002604:	701a      	strb	r2, [r3, #0]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	b2da      	uxtb	r2, r3
 800260c:	187b      	adds	r3, r7, r1
 800260e:	705a      	strb	r2, [r3, #1]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	b2da      	uxtb	r2, r3
 8002614:	187b      	adds	r3, r7, r1
 8002616:	709a      	strb	r2, [r3, #2]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <WIZCHIP_READ+0xa0>)
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	187a      	adds	r2, r7, r1
 800261e:	2103      	movs	r1, #3
 8002620:	0010      	movs	r0, r2
 8002622:	4798      	blx	r3
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <WIZCHIP_READ+0xa0>)
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	250f      	movs	r5, #15
 800262a:	197c      	adds	r4, r7, r5
 800262c:	4798      	blx	r3
 800262e:	0003      	movs	r3, r0
 8002630:	7023      	strb	r3, [r4, #0]

    WIZCHIP.CS._deselect();
 8002632:	4b06      	ldr	r3, [pc, #24]	@ (800264c <WIZCHIP_READ+0xa0>)
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <WIZCHIP_READ+0xa0>)
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	4798      	blx	r3
    return ret;
 800263e:	197b      	adds	r3, r7, r5
 8002640:	781b      	ldrb	r3, [r3, #0]
}
 8002642:	0018      	movs	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	b004      	add	sp, #16
 8002648:	bdb0      	pop	{r4, r5, r7, pc}
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	2000000c 	.word	0x2000000c

08002650 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	000a      	movs	r2, r1
 800265a:	1cfb      	adds	r3, r7, #3
 800265c:	701a      	strb	r2, [r3, #0]
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 800265e:	4b26      	ldr	r3, [pc, #152]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002664:	4b24      	ldr	r3, [pc, #144]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2204      	movs	r2, #4
 800266e:	4313      	orrs	r3, r2
 8002670:	607b      	str	r3, [r7, #4]

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8002672:	4b21      	ldr	r3, [pc, #132]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 8002674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002676:	2b00      	cmp	r3, #0
 8002678:	d11a      	bne.n	80026b0 <WIZCHIP_WRITE+0x60>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800267a:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	0c12      	lsrs	r2, r2, #16
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	0010      	movs	r0, r2
 8002686:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	0a12      	lsrs	r2, r2, #8
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	0010      	movs	r0, r2
 8002694:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002696:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 8002698:	6a1b      	ldr	r3, [r3, #32]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	0010      	movs	r0, r2
 80026a0:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 80026a2:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	1cfa      	adds	r2, r7, #3
 80026a8:	7812      	ldrb	r2, [r2, #0]
 80026aa:	0010      	movs	r0, r2
 80026ac:	4798      	blx	r3
 80026ae:	e018      	b.n	80026e2 <WIZCHIP_WRITE+0x92>
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	0c1b      	lsrs	r3, r3, #16
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	210c      	movs	r1, #12
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	701a      	strb	r2, [r3, #0]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	187b      	adds	r3, r7, r1
 80026c4:	705a      	strb	r2, [r3, #1]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	187b      	adds	r3, r7, r1
 80026cc:	709a      	strb	r2, [r3, #2]
        spi_data[3] = wb;
 80026ce:	187b      	adds	r3, r7, r1
 80026d0:	1cfa      	adds	r2, r7, #3
 80026d2:	7812      	ldrb	r2, [r2, #0]
 80026d4:	70da      	strb	r2, [r3, #3]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80026d6:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 80026d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026da:	187a      	adds	r2, r7, r1
 80026dc:	2104      	movs	r1, #4
 80026de:	0010      	movs	r0, r2
 80026e0:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 80026e2:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <WIZCHIP_WRITE+0xa8>)
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	4798      	blx	r3
}
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b004      	add	sp, #16
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	46c0      	nop			@ (mov r8, r8)
 80026f8:	2000000c 	.word	0x2000000c

080026fc <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 80026fc:	b5b0      	push	{r4, r5, r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	1dbb      	adds	r3, r7, #6
 8002708:	801a      	strh	r2, [r3, #0]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 800270a:	4b32      	ldr	r3, [pc, #200]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002710:	4b30      	ldr	r3, [pc, #192]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8002716:	4b2f      	ldr	r3, [pc, #188]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <WIZCHIP_READ_BUF+0x2a>
 800271e:	4b2d      	ldr	r3, [pc, #180]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002722:	2b00      	cmp	r3, #0
 8002724:	d12f      	bne.n	8002786 <WIZCHIP_READ_BUF+0x8a>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002726:	4b2b      	ldr	r3, [pc, #172]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	0c12      	lsrs	r2, r2, #16
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	0010      	movs	r0, r2
 8002732:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002734:	4b27      	ldr	r3, [pc, #156]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	0a12      	lsrs	r2, r2, #8
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	0010      	movs	r0, r2
 8002740:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002742:	4b24      	ldr	r3, [pc, #144]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	0010      	movs	r0, r2
 800274c:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 800274e:	2316      	movs	r3, #22
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	2200      	movs	r2, #0
 8002754:	801a      	strh	r2, [r3, #0]
 8002756:	e00e      	b.n	8002776 <WIZCHIP_READ_BUF+0x7a>
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002758:	4b1e      	ldr	r3, [pc, #120]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	2516      	movs	r5, #22
 800275e:	197a      	adds	r2, r7, r5
 8002760:	8812      	ldrh	r2, [r2, #0]
 8002762:	68b9      	ldr	r1, [r7, #8]
 8002764:	188c      	adds	r4, r1, r2
 8002766:	4798      	blx	r3
 8002768:	0003      	movs	r3, r0
 800276a:	7023      	strb	r3, [r4, #0]
        for (i = 0; i < len; i++) {
 800276c:	197b      	adds	r3, r7, r5
 800276e:	881a      	ldrh	r2, [r3, #0]
 8002770:	197b      	adds	r3, r7, r5
 8002772:	3201      	adds	r2, #1
 8002774:	801a      	strh	r2, [r3, #0]
 8002776:	2316      	movs	r3, #22
 8002778:	18fa      	adds	r2, r7, r3
 800277a:	1dbb      	adds	r3, r7, #6
 800277c:	8812      	ldrh	r2, [r2, #0]
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d3e9      	bcc.n	8002758 <WIZCHIP_READ_BUF+0x5c>
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8002784:	e01b      	b.n	80027be <WIZCHIP_READ_BUF+0xc2>
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	0c1b      	lsrs	r3, r3, #16
 800278a:	b2da      	uxtb	r2, r3
 800278c:	2110      	movs	r1, #16
 800278e:	187b      	adds	r3, r7, r1
 8002790:	701a      	strb	r2, [r3, #0]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	0a1b      	lsrs	r3, r3, #8
 8002796:	b2da      	uxtb	r2, r3
 8002798:	187b      	adds	r3, r7, r1
 800279a:	705a      	strb	r2, [r3, #1]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	187b      	adds	r3, r7, r1
 80027a2:	709a      	strb	r2, [r3, #2]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80027a4:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 80027a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a8:	187a      	adds	r2, r7, r1
 80027aa:	2103      	movs	r1, #3
 80027ac:	0010      	movs	r0, r2
 80027ae:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80027b0:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 80027b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b4:	1dba      	adds	r2, r7, #6
 80027b6:	8811      	ldrh	r1, [r2, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	0010      	movs	r0, r2
 80027bc:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 80027be:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80027c4:	4b03      	ldr	r3, [pc, #12]	@ (80027d4 <WIZCHIP_READ_BUF+0xd8>)
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	4798      	blx	r3
}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b006      	add	sp, #24
 80027d0:	bdb0      	pop	{r4, r5, r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	2000000c 	.word	0x2000000c

080027d8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	1dbb      	adds	r3, r7, #6
 80027e4:	801a      	strh	r2, [r3, #0]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 80027e6:	4b32      	ldr	r3, [pc, #200]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	4798      	blx	r3
    WIZCHIP.CS._select();
 80027ec:	4b30      	ldr	r3, [pc, #192]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2204      	movs	r2, #4
 80027f6:	4313      	orrs	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80027fa:	4b2d      	ldr	r3, [pc, #180]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 80027fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d12f      	bne.n	8002862 <WIZCHIP_WRITE_BUF+0x8a>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002802:	4b2b      	ldr	r3, [pc, #172]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 8002804:	6a1b      	ldr	r3, [r3, #32]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	0c12      	lsrs	r2, r2, #16
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	0010      	movs	r0, r2
 800280e:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002810:	4b27      	ldr	r3, [pc, #156]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	0a12      	lsrs	r2, r2, #8
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	0010      	movs	r0, r2
 800281c:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800281e:	4b24      	ldr	r3, [pc, #144]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	b2d2      	uxtb	r2, r2
 8002826:	0010      	movs	r0, r2
 8002828:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 800282a:	2316      	movs	r3, #22
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	2200      	movs	r2, #0
 8002830:	801a      	strh	r2, [r3, #0]
 8002832:	e00e      	b.n	8002852 <WIZCHIP_WRITE_BUF+0x7a>
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002834:	4b1e      	ldr	r3, [pc, #120]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	2416      	movs	r4, #22
 800283a:	193a      	adds	r2, r7, r4
 800283c:	8812      	ldrh	r2, [r2, #0]
 800283e:	68b9      	ldr	r1, [r7, #8]
 8002840:	188a      	adds	r2, r1, r2
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	0010      	movs	r0, r2
 8002846:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8002848:	193b      	adds	r3, r7, r4
 800284a:	881a      	ldrh	r2, [r3, #0]
 800284c:	193b      	adds	r3, r7, r4
 800284e:	3201      	adds	r2, #1
 8002850:	801a      	strh	r2, [r3, #0]
 8002852:	2316      	movs	r3, #22
 8002854:	18fa      	adds	r2, r7, r3
 8002856:	1dbb      	adds	r3, r7, #6
 8002858:	8812      	ldrh	r2, [r2, #0]
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	429a      	cmp	r2, r3
 800285e:	d3e9      	bcc.n	8002834 <WIZCHIP_WRITE_BUF+0x5c>
 8002860:	e01b      	b.n	800289a <WIZCHIP_WRITE_BUF+0xc2>
        }
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	0c1b      	lsrs	r3, r3, #16
 8002866:	b2da      	uxtb	r2, r3
 8002868:	2110      	movs	r1, #16
 800286a:	187b      	adds	r3, r7, r1
 800286c:	701a      	strb	r2, [r3, #0]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	0a1b      	lsrs	r3, r3, #8
 8002872:	b2da      	uxtb	r2, r3
 8002874:	187b      	adds	r3, r7, r1
 8002876:	705a      	strb	r2, [r3, #1]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	187b      	adds	r3, r7, r1
 800287e:	709a      	strb	r2, [r3, #2]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	187a      	adds	r2, r7, r1
 8002886:	2103      	movs	r1, #3
 8002888:	0010      	movs	r0, r2
 800288a:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800288c:	4b08      	ldr	r3, [pc, #32]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	1dba      	adds	r2, r7, #6
 8002892:	8811      	ldrh	r1, [r2, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	0010      	movs	r0, r2
 8002898:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 800289a:	4b05      	ldr	r3, [pc, #20]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <WIZCHIP_WRITE_BUF+0xd8>)
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	4798      	blx	r3
}
 80028a6:	46c0      	nop			@ (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b007      	add	sp, #28
 80028ac:	bd90      	pop	{r4, r7, pc}
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	2000000c 	.word	0x2000000c

080028b4 <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	46c0      	nop			@ (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80028be:	b580      	push	{r7, lr}
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	46c0      	nop			@ (mov r8, r8)
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80028d2:	b580      	push	{r7, lr}
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	46c0      	nop			@ (mov r8, r8)
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	b2db      	uxtb	r3, r3
}
 80028ea:	0018      	movs	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	b002      	add	sp, #8
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
 80028fa:	000a      	movs	r2, r1
 80028fc:	1cfb      	adds	r3, r7, #3
 80028fe:	701a      	strb	r2, [r3, #0]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	1cfa      	adds	r2, r7, #3
 8002904:	7812      	ldrb	r2, [r2, #0]
 8002906:	701a      	strb	r2, [r3, #0]
}
 8002908:	46c0      	nop			@ (mov r8, r8)
 800290a:	46bd      	mov	sp, r7
 800290c:	b002      	add	sp, #8
 800290e:	bd80      	pop	{r7, pc}

08002910 <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
    return 0;
 8002914:	2300      	movs	r3, #0
}
 8002916:	0018      	movs	r0, r3
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	0002      	movs	r2, r0
 8002924:	1dfb      	adds	r3, r7, #7
 8002926:	701a      	strb	r2, [r3, #0]
 8002928:	46c0      	nop			@ (mov r8, r8)
 800292a:	46bd      	mov	sp, r7
 800292c:	b002      	add	sp, #8
 800292e:	bd80      	pop	{r7, pc}

08002930 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 8002930:	b590      	push	{r4, r7, lr}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	000a      	movs	r2, r1
 800293a:	1cbb      	adds	r3, r7, #2
 800293c:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 800293e:	230e      	movs	r3, #14
 8002940:	18fb      	adds	r3, r7, r3
 8002942:	2200      	movs	r2, #0
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	e00d      	b.n	8002964 <wizchip_spi_readburst+0x34>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8002948:	4b0c      	ldr	r3, [pc, #48]	@ (800297c <wizchip_spi_readburst+0x4c>)
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	687c      	ldr	r4, [r7, #4]
 800294e:	1c62      	adds	r2, r4, #1
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	4798      	blx	r3
 8002954:	0003      	movs	r3, r0
 8002956:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8002958:	210e      	movs	r1, #14
 800295a:	187b      	adds	r3, r7, r1
 800295c:	881a      	ldrh	r2, [r3, #0]
 800295e:	187b      	adds	r3, r7, r1
 8002960:	3201      	adds	r2, #1
 8002962:	801a      	strh	r2, [r3, #0]
 8002964:	230e      	movs	r3, #14
 8002966:	18fa      	adds	r2, r7, r3
 8002968:	1cbb      	adds	r3, r7, #2
 800296a:	8812      	ldrh	r2, [r2, #0]
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	429a      	cmp	r2, r3
 8002970:	d3ea      	bcc.n	8002948 <wizchip_spi_readburst+0x18>
    }
}
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	46c0      	nop			@ (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b005      	add	sp, #20
 800297a:	bd90      	pop	{r4, r7, pc}
 800297c:	2000000c 	.word	0x2000000c

08002980 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	000a      	movs	r2, r1
 800298a:	1cbb      	adds	r3, r7, #2
 800298c:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 800298e:	230e      	movs	r3, #14
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	2200      	movs	r2, #0
 8002994:	801a      	strh	r2, [r3, #0]
 8002996:	e00d      	b.n	80029b4 <wizchip_spi_writeburst+0x34>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8002998:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <wizchip_spi_writeburst+0x4c>)
 800299a:	6a1a      	ldr	r2, [r3, #32]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	1c59      	adds	r1, r3, #1
 80029a0:	6079      	str	r1, [r7, #4]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	0018      	movs	r0, r3
 80029a6:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 80029a8:	210e      	movs	r1, #14
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	881a      	ldrh	r2, [r3, #0]
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	3201      	adds	r2, #1
 80029b2:	801a      	strh	r2, [r3, #0]
 80029b4:	230e      	movs	r3, #14
 80029b6:	18fa      	adds	r2, r7, r3
 80029b8:	1cbb      	adds	r3, r7, #2
 80029ba:	8812      	ldrh	r2, [r2, #0]
 80029bc:	881b      	ldrh	r3, [r3, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d3ea      	bcc.n	8002998 <wizchip_spi_writeburst+0x18>
    }
}
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	46c0      	nop			@ (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b004      	add	sp, #16
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	2000000c 	.word	0x2000000c

080029d0 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <reg_wizchip_cs_cbfunc+0x16>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d106      	bne.n	80029f4 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 80029e6:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <reg_wizchip_cs_cbfunc+0x3c>)
 80029e8:	4a09      	ldr	r2, [pc, #36]	@ (8002a10 <reg_wizchip_cs_cbfunc+0x40>)
 80029ea:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80029ec:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <reg_wizchip_cs_cbfunc+0x3c>)
 80029ee:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <reg_wizchip_cs_cbfunc+0x44>)
 80029f0:	619a      	str	r2, [r3, #24]
 80029f2:	e006      	b.n	8002a02 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 80029f4:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <reg_wizchip_cs_cbfunc+0x3c>)
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = cs_desel;
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <reg_wizchip_cs_cbfunc+0x3c>)
 80029fc:	683a      	ldr	r2, [r7, #0]
 80029fe:	619a      	str	r2, [r3, #24]
    }
}
 8002a00:	46c0      	nop			@ (mov r8, r8)
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b002      	add	sp, #8
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	46c0      	nop			@ (mov r8, r8)
 8002a0c:	2000000c 	.word	0x2000000c
 8002a10:	080028c9 	.word	0x080028c9
 8002a14:	080028d3 	.word	0x080028d3

08002a18 <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002a22:	46c0      	nop			@ (mov r8, r8)
 8002a24:	4b0f      	ldr	r3, [pc, #60]	@ (8002a64 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	001a      	movs	r2, r3
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4013      	ands	r3, r2
 8002a30:	d0f8      	beq.n	8002a24 <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <reg_wizchip_spi_cbfunc+0x26>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <reg_wizchip_spi_cbfunc+0x34>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002a3e:	4b09      	ldr	r3, [pc, #36]	@ (8002a64 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a40:	4a09      	ldr	r2, [pc, #36]	@ (8002a68 <reg_wizchip_spi_cbfunc+0x50>)
 8002a42:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002a44:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a46:	4a09      	ldr	r2, [pc, #36]	@ (8002a6c <reg_wizchip_spi_cbfunc+0x54>)
 8002a48:	621a      	str	r2, [r3, #32]
 8002a4a:	e006      	b.n	8002a5a <reg_wizchip_spi_cbfunc+0x42>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002a4c:	4b05      	ldr	r3, [pc, #20]	@ (8002a64 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002a52:	4b04      	ldr	r3, [pc, #16]	@ (8002a64 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	621a      	str	r2, [r3, #32]
    }
}
 8002a58:	46c0      	nop			@ (mov r8, r8)
 8002a5a:	46c0      	nop			@ (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b002      	add	sp, #8
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	2000000c 	.word	0x2000000c
 8002a68:	08002911 	.word	0x08002911
 8002a6c:	0800291d 	.word	0x0800291d

08002a70 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002a7a:	46c0      	nop			@ (mov r8, r8)
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002abc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	001a      	movs	r2, r3
 8002a82:	2380      	movs	r3, #128	@ 0x80
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4013      	ands	r3, r2
 8002a88:	d0f8      	beq.n	8002a7c <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <reg_wizchip_spiburst_cbfunc+0x26>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d106      	bne.n	8002aa4 <reg_wizchip_spiburst_cbfunc+0x34>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002a96:	4b09      	ldr	r3, [pc, #36]	@ (8002abc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002a98:	4a09      	ldr	r2, [pc, #36]	@ (8002ac0 <reg_wizchip_spiburst_cbfunc+0x50>)
 8002a9a:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8002a9c:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002a9e:	4a09      	ldr	r2, [pc, #36]	@ (8002ac4 <reg_wizchip_spiburst_cbfunc+0x54>)
 8002aa0:	629a      	str	r2, [r3, #40]	@ 0x28
 8002aa2:	e006      	b.n	8002ab2 <reg_wizchip_spiburst_cbfunc+0x42>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8002aaa:	4b04      	ldr	r3, [pc, #16]	@ (8002abc <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	629a      	str	r2, [r3, #40]	@ 0x28
    }
}
 8002ab0:	46c0      	nop			@ (mov r8, r8)
 8002ab2:	46c0      	nop			@ (mov r8, r8)
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b002      	add	sp, #8
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	46c0      	nop			@ (mov r8, r8)
 8002abc:	2000000c 	.word	0x2000000c
 8002ac0:	08002931 	.word	0x08002931
 8002ac4:	08002981 	.word	0x08002981

08002ac8 <ctlwizchip>:
        WIZCHIP.IF.QSPI._write_qspi  = qspi_wb;
    }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg) {
 8002ac8:	b590      	push	{r4, r7, lr}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	0002      	movs	r2, r0
 8002ad0:	6039      	str	r1, [r7, #0]
 8002ad2:	1dfb      	adds	r3, r7, #7
 8002ad4:	701a      	strb	r2, [r3, #0]
    //teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t tmp = *(uint8_t*) arg;
 8002ad6:	2317      	movs	r3, #23
 8002ad8:	18fb      	adds	r3, r7, r3
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	7812      	ldrb	r2, [r2, #0]
 8002ade:	701a      	strb	r2, [r3, #0]
#endif
    uint8_t* ptmp[2] = {0, 0};
 8002ae0:	210c      	movs	r1, #12
 8002ae2:	187b      	adds	r3, r7, r1
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	187b      	adds	r3, r7, r1
 8002aea:	2200      	movs	r2, #0
 8002aec:	605a      	str	r2, [r3, #4]
    switch (cwtype) {
 8002aee:	1dfb      	adds	r3, r7, #7
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	3b03      	subs	r3, #3
 8002af4:	2b14      	cmp	r3, #20
 8002af6:	d900      	bls.n	8002afa <ctlwizchip+0x32>
 8002af8:	e0c4      	b.n	8002c84 <ctlwizchip+0x1bc>
 8002afa:	009a      	lsls	r2, r3, #2
 8002afc:	4b65      	ldr	r3, [pc, #404]	@ (8002c94 <ctlwizchip+0x1cc>)
 8002afe:	18d3      	adds	r3, r2, r3
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	469f      	mov	pc, r3
    case CW_GET_SYSLOCK:
        *(uint8_t*)arg = getSYSR() >> 5;
        break;
#endif
    case CW_RESET_WIZCHIP:
        wizchip_sw_reset();
 8002b04:	f000 f8ca 	bl	8002c9c <wizchip_sw_reset>
        break;
 8002b08:	e0bf      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_INIT_WIZCHIP:
        if (arg != 0) {
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d009      	beq.n	8002b24 <ctlwizchip+0x5c>
            ptmp[0] = (uint8_t*)arg;
 8002b10:	210c      	movs	r1, #12
 8002b12:	187b      	adds	r3, r7, r1
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	601a      	str	r2, [r3, #0]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002b18:	187b      	adds	r3, r7, r1
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3308      	adds	r3, #8
 8002b1e:	001a      	movs	r2, r3
 8002b20:	187b      	adds	r3, r7, r1
 8002b22:	605a      	str	r2, [r3, #4]
        }
        return wizchip_init(ptmp[0], ptmp[1]);
 8002b24:	210c      	movs	r1, #12
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	187b      	adds	r3, r7, r1
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	0019      	movs	r1, r3
 8002b30:	0010      	movs	r0, r2
 8002b32:	f000 f8fc 	bl	8002d2e <wizchip_init>
 8002b36:	0003      	movs	r3, r0
 8002b38:	e0a8      	b.n	8002c8c <ctlwizchip+0x1c4>
    case CW_CLR_INTERRUPT:
        wizchip_clrinterrupt(*((intr_kind*)arg));
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f000 f9b8 	bl	8002eb4 <wizchip_clrinterrupt>
        break;
 8002b44:	e0a1      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002b46:	f000 f9ff 	bl	8002f48 <wizchip_getinterrupt>
 8002b4a:	0003      	movs	r3, r0
 8002b4c:	001a      	movs	r2, r3
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	801a      	strh	r2, [r3, #0]
        break;
 8002b52:	e09a      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_SET_INTRMASK:
        wizchip_setinterruptmask(*((intr_kind*)arg));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	881b      	ldrh	r3, [r3, #0]
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f000 fa23 	bl	8002fa4 <wizchip_setinterruptmask>
        break;
 8002b5e:	e094      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_INTRMASK:
        *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002b60:	f000 fa46 	bl	8002ff0 <wizchip_getinterruptmask>
 8002b64:	0003      	movs	r3, r0
 8002b66:	001a      	movs	r2, r3
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	801a      	strh	r2, [r3, #0]
        break;
 8002b6c:	e08d      	b.n	8002c8a <ctlwizchip+0x1c2>
        //M20150601 : This can be supported by W5200, W5500
        //#if _WIZCHIP_ > W5100
#if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
    case CW_SET_INTRTIME:
        setINTLEVEL(*(uint16_t*)arg);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	2398      	movs	r3, #152	@ 0x98
 8002b7a:	015b      	lsls	r3, r3, #5
 8002b7c:	0011      	movs	r1, r2
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f7ff fd66 	bl	8002650 <WIZCHIP_WRITE>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	23a0      	movs	r3, #160	@ 0xa0
 8002b8c:	015b      	lsls	r3, r3, #5
 8002b8e:	0011      	movs	r1, r2
 8002b90:	0018      	movs	r0, r3
 8002b92:	f7ff fd5d 	bl	8002650 <WIZCHIP_WRITE>
        break;
 8002b96:	e078      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTLEVEL();
 8002b98:	2398      	movs	r3, #152	@ 0x98
 8002b9a:	015b      	lsls	r3, r3, #5
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7ff fd05 	bl	80025ac <WIZCHIP_READ>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	b29c      	uxth	r4, r3
 8002ba8:	23a0      	movs	r3, #160	@ 0xa0
 8002baa:	015b      	lsls	r3, r3, #5
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7ff fcfd 	bl	80025ac <WIZCHIP_READ>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	18e3      	adds	r3, r4, r3
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	801a      	strh	r2, [r3, #0]
        break;
 8002bbc:	e065      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTPTMR();
        break;
#endif
    case CW_GET_ID:
        ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002bbe:	4b36      	ldr	r3, [pc, #216]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002bc0:	789a      	ldrb	r2, [r3, #2]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	4a33      	ldr	r2, [pc, #204]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002bcc:	78d2      	ldrb	r2, [r2, #3]
 8002bce:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	3302      	adds	r3, #2
 8002bd4:	4a30      	ldr	r2, [pc, #192]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002bd6:	7912      	ldrb	r2, [r2, #4]
 8002bd8:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	3303      	adds	r3, #3
 8002bde:	4a2e      	ldr	r2, [pc, #184]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002be0:	7952      	ldrb	r2, [r2, #5]
 8002be2:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	3304      	adds	r3, #4
 8002be8:	4a2b      	ldr	r2, [pc, #172]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002bea:	7992      	ldrb	r2, [r2, #6]
 8002bec:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	3305      	adds	r3, #5
 8002bf2:	4a29      	ldr	r2, [pc, #164]	@ (8002c98 <ctlwizchip+0x1d0>)
 8002bf4:	79d2      	ldrb	r2, [r2, #7]
 8002bf6:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[6] = 0;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	3306      	adds	r3, #6
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
        break;
 8002c00:	e043      	b.n	8002c8a <ctlwizchip+0x1c2>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_RESET_PHY:
        wizphy_reset();
 8002c02:	f000 fa58 	bl	80030b6 <wizphy_reset>
        break;
 8002c06:	e040      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_SET_PHYCONF:
        wizphy_setphyconf((wiz_PhyConf*)arg);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f000 fa87 	bl	800311e <wizphy_setphyconf>
        break;
 8002c10:	e03b      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_PHYCONF:
        wizphy_getphyconf((wiz_PhyConf*)arg);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f000 fae1 	bl	80031dc <wizphy_getphyconf>
        break;
 8002c1a:	e036      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_PHYSTATUS:
#if 1
        // 20231012 taylor
#if _WIZCHIP_ == W5500
        wizphy_getphystat((wiz_PhyConf*)arg);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 fb4c 	bl	80032bc <wizphy_getphystat>
#endif
#else
        wizphy_getphystat((wiz_PhyConf*)arg);
#endif
        break;
 8002c24:	e031      	b.n	8002c8a <ctlwizchip+0x1c2>
        //teddy 240122
#if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
#else
        return wizphy_setphypmode(*(uint8_t*)arg);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f000 fb6a 	bl	8003304 <wizphy_setphypmode>
 8002c30:	0003      	movs	r3, r0
 8002c32:	e02b      	b.n	8002c8c <ctlwizchip+0x1c4>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_GET_PHYPOWMODE:
        tmp = wizphy_getphypmode();
 8002c34:	f000 fa20 	bl	8003078 <wizphy_getphypmode>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	001a      	movs	r2, r3
 8002c3c:	2117      	movs	r1, #23
 8002c3e:	187b      	adds	r3, r7, r1
 8002c40:	701a      	strb	r2, [r3, #0]
        if ((int8_t)tmp == -1) {
 8002c42:	187b      	adds	r3, r7, r1
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2bff      	cmp	r3, #255	@ 0xff
 8002c48:	d102      	bne.n	8002c50 <ctlwizchip+0x188>
            return -1;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	425b      	negs	r3, r3
 8002c4e:	e01d      	b.n	8002c8c <ctlwizchip+0x1c4>
        }
        *(uint8_t*)arg = tmp;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2217      	movs	r2, #23
 8002c54:	18ba      	adds	r2, r7, r2
 8002c56:	7812      	ldrb	r2, [r2, #0]
 8002c58:	701a      	strb	r2, [r3, #0]
        break;
 8002c5a:	e016      	b.n	8002c8a <ctlwizchip+0x1c2>
    case CW_GET_PHYLINK:
        tmp = wizphy_getphylink();
 8002c5c:	f000 f9f2 	bl	8003044 <wizphy_getphylink>
 8002c60:	0003      	movs	r3, r0
 8002c62:	001a      	movs	r2, r3
 8002c64:	2117      	movs	r1, #23
 8002c66:	187b      	adds	r3, r7, r1
 8002c68:	701a      	strb	r2, [r3, #0]
        if ((int8_t)tmp == -1) {
 8002c6a:	187b      	adds	r3, r7, r1
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2bff      	cmp	r3, #255	@ 0xff
 8002c70:	d102      	bne.n	8002c78 <ctlwizchip+0x1b0>
            return -1;
 8002c72:	2301      	movs	r3, #1
 8002c74:	425b      	negs	r3, r3
 8002c76:	e009      	b.n	8002c8c <ctlwizchip+0x1c4>
        }
        *(uint8_t*)arg = tmp;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	2217      	movs	r2, #23
 8002c7c:	18ba      	adds	r2, r7, r2
 8002c7e:	7812      	ldrb	r2, [r2, #0]
 8002c80:	701a      	strb	r2, [r3, #0]
        break;
 8002c82:	e002      	b.n	8002c8a <ctlwizchip+0x1c2>
#endif
    default:
        return -1;
 8002c84:	2301      	movs	r3, #1
 8002c86:	425b      	negs	r3, r3
 8002c88:	e000      	b.n	8002c8c <ctlwizchip+0x1c4>
    }
    return 0;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b007      	add	sp, #28
 8002c92:	bd90      	pop	{r4, r7, pc}
 8002c94:	080034fc 	.word	0x080034fc
 8002c98:	2000000c 	.word	0x2000000c

08002c9c <wizchip_sw_reset>:
        return -1;
    }
    return 0;
}

void wizchip_sw_reset(void) {
 8002c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 8002ca2:	1d39      	adds	r1, r7, #4
 8002ca4:	2390      	movs	r3, #144	@ 0x90
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	2206      	movs	r2, #6
 8002caa:	0018      	movs	r0, r3
 8002cac:	f7ff fd26 	bl	80026fc <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002cb0:	2414      	movs	r4, #20
 8002cb2:	1939      	adds	r1, r7, r4
 8002cb4:	2380      	movs	r3, #128	@ 0x80
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	2204      	movs	r2, #4
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f7ff fd1e 	bl	80026fc <WIZCHIP_READ_BUF>
 8002cc0:	2510      	movs	r5, #16
 8002cc2:	1979      	adds	r1, r7, r5
 8002cc4:	23a0      	movs	r3, #160	@ 0xa0
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	2204      	movs	r2, #4
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f7ff fd16 	bl	80026fc <WIZCHIP_READ_BUF>
 8002cd0:	260c      	movs	r6, #12
 8002cd2:	19b9      	adds	r1, r7, r6
 8002cd4:	23f0      	movs	r3, #240	@ 0xf0
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	2204      	movs	r2, #4
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f7ff fd0e 	bl	80026fc <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f7ff fcb4 	bl	8002650 <WIZCHIP_WRITE>
    getMR(); // for delay
 8002ce8:	2000      	movs	r0, #0
 8002cea:	f7ff fc5f 	bl	80025ac <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 8002cee:	1d39      	adds	r1, r7, #4
 8002cf0:	2390      	movs	r3, #144	@ 0x90
 8002cf2:	011b      	lsls	r3, r3, #4
 8002cf4:	2206      	movs	r2, #6
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f7ff fd6e 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8002cfc:	1939      	adds	r1, r7, r4
 8002cfe:	2380      	movs	r3, #128	@ 0x80
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2204      	movs	r2, #4
 8002d04:	0018      	movs	r0, r3
 8002d06:	f7ff fd67 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8002d0a:	1979      	adds	r1, r7, r5
 8002d0c:	23a0      	movs	r3, #160	@ 0xa0
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	2204      	movs	r2, #4
 8002d12:	0018      	movs	r0, r3
 8002d14:	f7ff fd60 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8002d18:	19b9      	adds	r1, r7, r6
 8002d1a:	23f0      	movs	r3, #240	@ 0xf0
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	2204      	movs	r2, #4
 8002d20:	0018      	movs	r0, r3
 8002d22:	f7ff fd59 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 8002d26:	46c0      	nop			@ (mov r8, r8)
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b007      	add	sp, #28
 8002d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d2e <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8002d2e:	b590      	push	{r4, r7, lr}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 8002d38:	240e      	movs	r4, #14
 8002d3a:	193b      	adds	r3, r7, r4
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
    wizchip_sw_reset();
 8002d40:	f7ff ffac 	bl	8002c9c <wizchip_sw_reset>
    if (txsize) {
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d055      	beq.n	8002df6 <wizchip_init+0xc8>
        tmp = 0;
 8002d4a:	193b      	adds	r3, r7, r4
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d50:	230f      	movs	r3, #15
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
 8002d58:	e01e      	b.n	8002d98 <wizchip_init+0x6a>
            tmp += txsize[i];
 8002d5a:	230f      	movs	r3, #15
 8002d5c:	18fb      	adds	r3, r7, r3
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	b25b      	sxtb	r3, r3
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	18d3      	adds	r3, r2, r3
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	210e      	movs	r1, #14
 8002d6a:	187b      	adds	r3, r7, r1
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	18d3      	adds	r3, r2, r3
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	187b      	adds	r3, r7, r1
 8002d74:	701a      	strb	r2, [r3, #0]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8002d76:	187b      	adds	r3, r7, r1
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	b25b      	sxtb	r3, r3
 8002d7c:	2b10      	cmp	r3, #16
 8002d7e:	dd02      	ble.n	8002d86 <wizchip_init+0x58>
                return -1;
 8002d80:	2301      	movs	r3, #1
 8002d82:	425b      	negs	r3, r3
 8002d84:	e092      	b.n	8002eac <wizchip_init+0x17e>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002d86:	210f      	movs	r1, #15
 8002d88:	187b      	adds	r3, r7, r1
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	b25b      	sxtb	r3, r3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	3301      	adds	r3, #1
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	187b      	adds	r3, r7, r1
 8002d96:	701a      	strb	r2, [r3, #0]
 8002d98:	220f      	movs	r2, #15
 8002d9a:	18bb      	adds	r3, r7, r2
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	b25b      	sxtb	r3, r3
 8002da0:	2b07      	cmp	r3, #7
 8002da2:	ddda      	ble.n	8002d5a <wizchip_init+0x2c>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002da4:	18bb      	adds	r3, r7, r2
 8002da6:	2200      	movs	r2, #0
 8002da8:	701a      	strb	r2, [r3, #0]
 8002daa:	e01e      	b.n	8002dea <wizchip_init+0xbc>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8002dac:	220f      	movs	r2, #15
 8002dae:	18bb      	adds	r3, r7, r2
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	b25b      	sxtb	r3, r3
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	3301      	adds	r3, #1
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	21f8      	movs	r1, #248	@ 0xf8
 8002dbc:	0149      	lsls	r1, r1, #5
 8002dbe:	468c      	mov	ip, r1
 8002dc0:	4463      	add	r3, ip
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	0014      	movs	r4, r2
 8002dc6:	18bb      	adds	r3, r7, r2
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	b25b      	sxtb	r3, r3
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	18d3      	adds	r3, r2, r3
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	f7ff fc3c 	bl	8002650 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002dd8:	0021      	movs	r1, r4
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b25b      	sxtb	r3, r3
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	3301      	adds	r3, #1
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	187b      	adds	r3, r7, r1
 8002de8:	701a      	strb	r2, [r3, #0]
 8002dea:	230f      	movs	r3, #15
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	b25b      	sxtb	r3, r3
 8002df2:	2b07      	cmp	r3, #7
 8002df4:	ddda      	ble.n	8002dac <wizchip_init+0x7e>
#endif
        }
    }

    if (rxsize) {
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d056      	beq.n	8002eaa <wizchip_init+0x17c>
        tmp = 0;
 8002dfc:	230e      	movs	r3, #14
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002e04:	230f      	movs	r3, #15
 8002e06:	18fb      	adds	r3, r7, r3
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
 8002e0c:	e01e      	b.n	8002e4c <wizchip_init+0x11e>
            tmp += rxsize[i];
 8002e0e:	230f      	movs	r3, #15
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	b25b      	sxtb	r3, r3
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	18d3      	adds	r3, r2, r3
 8002e1a:	781a      	ldrb	r2, [r3, #0]
 8002e1c:	210e      	movs	r1, #14
 8002e1e:	187b      	adds	r3, r7, r1
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	18d3      	adds	r3, r2, r3
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	187b      	adds	r3, r7, r1
 8002e28:	701a      	strb	r2, [r3, #0]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	b25b      	sxtb	r3, r3
 8002e30:	2b10      	cmp	r3, #16
 8002e32:	dd02      	ble.n	8002e3a <wizchip_init+0x10c>
                return -1;
 8002e34:	2301      	movs	r3, #1
 8002e36:	425b      	negs	r3, r3
 8002e38:	e038      	b.n	8002eac <wizchip_init+0x17e>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002e3a:	210f      	movs	r1, #15
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	b25b      	sxtb	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3301      	adds	r3, #1
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	187b      	adds	r3, r7, r1
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	220f      	movs	r2, #15
 8002e4e:	18bb      	adds	r3, r7, r2
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	b25b      	sxtb	r3, r3
 8002e54:	2b07      	cmp	r3, #7
 8002e56:	ddda      	ble.n	8002e0e <wizchip_init+0xe0>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002e58:	18bb      	adds	r3, r7, r2
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
 8002e5e:	e01e      	b.n	8002e9e <wizchip_init+0x170>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8002e60:	220f      	movs	r2, #15
 8002e62:	18bb      	adds	r3, r7, r2
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	b25b      	sxtb	r3, r3
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	21f0      	movs	r1, #240	@ 0xf0
 8002e70:	0149      	lsls	r1, r1, #5
 8002e72:	468c      	mov	ip, r1
 8002e74:	4463      	add	r3, ip
 8002e76:	0018      	movs	r0, r3
 8002e78:	0014      	movs	r4, r2
 8002e7a:	18bb      	adds	r3, r7, r2
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	b25b      	sxtb	r3, r3
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	18d3      	adds	r3, r2, r3
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	0019      	movs	r1, r3
 8002e88:	f7ff fbe2 	bl	8002650 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8002e8c:	0021      	movs	r1, r4
 8002e8e:	187b      	adds	r3, r7, r1
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	b25b      	sxtb	r3, r3
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	3301      	adds	r3, #1
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	187b      	adds	r3, r7, r1
 8002e9c:	701a      	strb	r2, [r3, #0]
 8002e9e:	230f      	movs	r3, #15
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	b25b      	sxtb	r3, r3
 8002ea6:	2b07      	cmp	r3, #7
 8002ea8:	ddda      	ble.n	8002e60 <wizchip_init+0x132>
#endif
        }
    }
    return 0;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	0018      	movs	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b005      	add	sp, #20
 8002eb2:	bd90      	pop	{r4, r7, pc}

08002eb4 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr) {
 8002eb4:	b590      	push	{r4, r7, lr}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	0002      	movs	r2, r0
 8002ebc:	1dbb      	adds	r3, r7, #6
 8002ebe:	801a      	strh	r2, [r3, #0]
    uint8_t ir  = (uint8_t)intr;
 8002ec0:	210f      	movs	r1, #15
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	1dba      	adds	r2, r7, #6
 8002ec6:	8812      	ldrh	r2, [r2, #0]
 8002ec8:	701a      	strb	r2, [r3, #0]
    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002eca:	1dbb      	adds	r3, r7, #6
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	0a1b      	lsrs	r3, r3, #8
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	230e      	movs	r3, #14
 8002ed4:	18fb      	adds	r3, r7, r3
 8002ed6:	701a      	strb	r2, [r3, #0]
    setIR(ir);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIR(((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)));
#else
    setIR(ir);
 8002ed8:	000c      	movs	r4, r1
 8002eda:	187b      	adds	r3, r7, r1
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	220f      	movs	r2, #15
 8002ee0:	4393      	bics	r3, r2
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	23a8      	movs	r3, #168	@ 0xa8
 8002ee6:	015b      	lsls	r3, r3, #5
 8002ee8:	0011      	movs	r1, r2
 8002eea:	0018      	movs	r0, r3
 8002eec:	f7ff fbb0 	bl	8002650 <WIZCHIP_WRITE>
    //M20200227 : For clear
    //setSIR(sir);
    for (ir = 0; ir < 8; ir++) {
 8002ef0:	193b      	adds	r3, r7, r4
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
 8002ef6:	e01d      	b.n	8002f34 <wizchip_clrinterrupt+0x80>
        if (sir & (0x01 << ir)) {
 8002ef8:	230e      	movs	r3, #14
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	781a      	ldrb	r2, [r3, #0]
 8002efe:	210f      	movs	r1, #15
 8002f00:	187b      	adds	r3, r7, r1
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	411a      	asrs	r2, r3
 8002f06:	0013      	movs	r3, r2
 8002f08:	2201      	movs	r2, #1
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d00c      	beq.n	8002f28 <wizchip_clrinterrupt+0x74>
            setSn_IR(ir, 0xff);
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	3301      	adds	r3, #1
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	0092      	lsls	r2, r2, #2
 8002f1c:	4694      	mov	ip, r2
 8002f1e:	4463      	add	r3, ip
 8002f20:	211f      	movs	r1, #31
 8002f22:	0018      	movs	r0, r3
 8002f24:	f7ff fb94 	bl	8002650 <WIZCHIP_WRITE>
    for (ir = 0; ir < 8; ir++) {
 8002f28:	210f      	movs	r1, #15
 8002f2a:	187b      	adds	r3, r7, r1
 8002f2c:	781a      	ldrb	r2, [r3, #0]
 8002f2e:	187b      	adds	r3, r7, r1
 8002f30:	3201      	adds	r2, #1
 8002f32:	701a      	strb	r2, [r3, #0]
 8002f34:	230f      	movs	r3, #15
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b07      	cmp	r3, #7
 8002f3c:	d9dc      	bls.n	8002ef8 <wizchip_clrinterrupt+0x44>
        }
    }

#endif
}
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b005      	add	sp, #20
 8002f46:	bd90      	pop	{r4, r7, pc}

08002f48 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void) {
 8002f48:	b590      	push	{r4, r7, lr}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
    uint8_t ir  = 0;
 8002f4e:	1dfb      	adds	r3, r7, #7
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
    uint8_t sir = 0;
 8002f54:	1dbb      	adds	r3, r7, #6
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]
    uint32_t ret = 0;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
    ret = getIR();
    ir = (uint8_t)(ret >> 8);
    sir = (uint8_t)ret;
#else
    ir  = getIR();
 8002f5e:	23a8      	movs	r3, #168	@ 0xa8
 8002f60:	015b      	lsls	r3, r3, #5
 8002f62:	0018      	movs	r0, r3
 8002f64:	f7ff fb22 	bl	80025ac <WIZCHIP_READ>
 8002f68:	0003      	movs	r3, r0
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	1dfb      	adds	r3, r7, #7
 8002f6e:	220f      	movs	r2, #15
 8002f70:	4391      	bics	r1, r2
 8002f72:	000a      	movs	r2, r1
 8002f74:	701a      	strb	r2, [r3, #0]
    sir = getSIR();
 8002f76:	1dbc      	adds	r4, r7, #6
 8002f78:	23b8      	movs	r3, #184	@ 0xb8
 8002f7a:	015b      	lsls	r3, r3, #5
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f7ff fb15 	bl	80025ac <WIZCHIP_READ>
 8002f82:	0003      	movs	r3, r0
 8002f84:	7023      	strb	r3, [r4, #0]
    ir &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    ir &= ~(1 << 6);
#endif
    ret = sir;
 8002f86:	1dbb      	adds	r3, r7, #6
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + ir;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	021a      	lsls	r2, r3, #8
 8002f90:	1dfb      	adds	r3, r7, #7
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	18d3      	adds	r3, r2, r3
 8002f96:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	b29b      	uxth	r3, r3
}
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b003      	add	sp, #12
 8002fa2:	bd90      	pop	{r4, r7, pc}

08002fa4 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr) {
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	0002      	movs	r2, r0
 8002fac:	1dbb      	adds	r3, r7, #6
 8002fae:	801a      	strh	r2, [r3, #0]
    uint8_t imr  = (uint8_t)intr;
 8002fb0:	210f      	movs	r1, #15
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	1dba      	adds	r2, r7, #6
 8002fb6:	8812      	ldrh	r2, [r2, #0]
 8002fb8:	701a      	strb	r2, [r3, #0]
    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002fba:	1dbb      	adds	r3, r7, #6
 8002fbc:	881b      	ldrh	r3, [r3, #0]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	240e      	movs	r4, #14
 8002fc4:	193b      	adds	r3, r7, r4
 8002fc6:	701a      	strb	r2, [r3, #0]
    setIMR(imr);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIMR(((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)));
#else
    setIMR(imr);
 8002fc8:	187b      	adds	r3, r7, r1
 8002fca:	781a      	ldrb	r2, [r3, #0]
 8002fcc:	23b0      	movs	r3, #176	@ 0xb0
 8002fce:	015b      	lsls	r3, r3, #5
 8002fd0:	0011      	movs	r1, r2
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f7ff fb3c 	bl	8002650 <WIZCHIP_WRITE>
    setSIMR(simr);
 8002fd8:	193b      	adds	r3, r7, r4
 8002fda:	781a      	ldrb	r2, [r3, #0]
 8002fdc:	23c0      	movs	r3, #192	@ 0xc0
 8002fde:	015b      	lsls	r3, r3, #5
 8002fe0:	0011      	movs	r1, r2
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff fb34 	bl	8002650 <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
    setSLIMR(slimr);
#endif
#endif
}
 8002fe8:	46c0      	nop			@ (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	b005      	add	sp, #20
 8002fee:	bd90      	pop	{r4, r7, pc}

08002ff0 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void) {
 8002ff0:	b590      	push	{r4, r7, lr}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
    uint8_t imr  = 0;
 8002ff6:	1dfb      	adds	r3, r7, #7
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]
    uint8_t simr = 0;
 8002ffc:	1dbb      	adds	r3, r7, #6
 8002ffe:	2200      	movs	r2, #0
 8003000:	701a      	strb	r2, [r3, #0]
    uint32_t ret = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
    ret = getIMR();
    imr = (uint8_t)(ret >> 8);
    simr = (uint8_t)ret;
#else
    imr  = getIMR();
 8003006:	1dfc      	adds	r4, r7, #7
 8003008:	23b0      	movs	r3, #176	@ 0xb0
 800300a:	015b      	lsls	r3, r3, #5
 800300c:	0018      	movs	r0, r3
 800300e:	f7ff facd 	bl	80025ac <WIZCHIP_READ>
 8003012:	0003      	movs	r3, r0
 8003014:	7023      	strb	r3, [r4, #0]
    simr = getSIMR();
 8003016:	1dbc      	adds	r4, r7, #6
 8003018:	23c0      	movs	r3, #192	@ 0xc0
 800301a:	015b      	lsls	r3, r3, #5
 800301c:	0018      	movs	r0, r3
 800301e:	f7ff fac5 	bl	80025ac <WIZCHIP_READ>
 8003022:	0003      	movs	r3, r0
 8003024:	7023      	strb	r3, [r4, #0]
    imr &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
    ret = simr;
 8003026:	1dbb      	adds	r3, r7, #6
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + imr;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	021a      	lsls	r2, r3, #8
 8003030:	1dfb      	adds	r3, r7, #7
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	18d3      	adds	r3, r2, r3
 8003036:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIMR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	b29b      	uxth	r3, r3
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b003      	add	sp, #12
 8003042:	bd90      	pop	{r4, r7, pc}

08003044 <wizphy_getphylink>:

int8_t wizphy_getphylink(void) {
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
    int8_t tmp = PHY_LINK_OFF;
 800304a:	1dfb      	adds	r3, r7, #7
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
#elif   _WIZCHIP_ == W5200
    if (getPHYSTATUS() & PHYSTATUS_LINK) {
        tmp = PHY_LINK_ON;
    }
#elif _WIZCHIP_ == W5500
    if (getPHYCFGR() & PHYCFGR_LNK_ON) {
 8003050:	23b8      	movs	r3, #184	@ 0xb8
 8003052:	019b      	lsls	r3, r3, #6
 8003054:	0018      	movs	r0, r3
 8003056:	f7ff faa9 	bl	80025ac <WIZCHIP_READ>
 800305a:	0003      	movs	r3, r0
 800305c:	001a      	movs	r2, r3
 800305e:	2301      	movs	r3, #1
 8003060:	4013      	ands	r3, r2
 8003062:	d002      	beq.n	800306a <wizphy_getphylink+0x26>
        tmp = PHY_LINK_ON;
 8003064:	1dfb      	adds	r3, r7, #7
 8003066:	2201      	movs	r2, #1
 8003068:	701a      	strb	r2, [r3, #0]
#endif

#else
    tmp = -1;
#endif
    return tmp;
 800306a:	1dfb      	adds	r3, r7, #7
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	b25b      	sxtb	r3, r3
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b002      	add	sp, #8
 8003076:	bd80      	pop	{r7, pc}

08003078 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
    int8_t tmp = 0;
 800307e:	1dfb      	adds	r3, r7, #7
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
        tmp = PHY_POWER_DOWN;
    } else {
        tmp = PHY_POWER_NORM;
    }
#elif _WIZCHIP_ == 5500
    if ((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN) {
 8003084:	23b8      	movs	r3, #184	@ 0xb8
 8003086:	019b      	lsls	r3, r3, #6
 8003088:	0018      	movs	r0, r3
 800308a:	f7ff fa8f 	bl	80025ac <WIZCHIP_READ>
 800308e:	0003      	movs	r3, r0
 8003090:	001a      	movs	r2, r3
 8003092:	2338      	movs	r3, #56	@ 0x38
 8003094:	4013      	ands	r3, r2
 8003096:	2b30      	cmp	r3, #48	@ 0x30
 8003098:	d103      	bne.n	80030a2 <wizphy_getphypmode+0x2a>
        tmp = PHY_POWER_DOWN;
 800309a:	1dfb      	adds	r3, r7, #7
 800309c:	2201      	movs	r2, #1
 800309e:	701a      	strb	r2, [r3, #0]
 80030a0:	e002      	b.n	80030a8 <wizphy_getphypmode+0x30>
    } else {
        tmp = PHY_POWER_NORM;
 80030a2:	1dfb      	adds	r3, r7, #7
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
#endif
    return PHY_POWER_NORM;
#else
    tmp = -1;
#endif
    return tmp;
 80030a8:	1dfb      	adds	r3, r7, #7
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	b25b      	sxtb	r3, r3
}
 80030ae:	0018      	movs	r0, r3
 80030b0:	46bd      	mov	sp, r7
 80030b2:	b002      	add	sp, #8
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <wizphy_reset>:
    }
    return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void) {
 80030b6:	b590      	push	{r4, r7, lr}
 80030b8:	b083      	sub	sp, #12
 80030ba:	af00      	add	r7, sp, #0
    uint8_t tmp = getPHYCFGR();
 80030bc:	1dfc      	adds	r4, r7, #7
 80030be:	23b8      	movs	r3, #184	@ 0xb8
 80030c0:	019b      	lsls	r3, r3, #6
 80030c2:	0018      	movs	r0, r3
 80030c4:	f7ff fa72 	bl	80025ac <WIZCHIP_READ>
 80030c8:	0003      	movs	r3, r0
 80030ca:	7023      	strb	r3, [r4, #0]
    tmp &= PHYCFGR_RST;
 80030cc:	1dfb      	adds	r3, r7, #7
 80030ce:	1dfa      	adds	r2, r7, #7
 80030d0:	7812      	ldrb	r2, [r2, #0]
 80030d2:	217f      	movs	r1, #127	@ 0x7f
 80030d4:	400a      	ands	r2, r1
 80030d6:	701a      	strb	r2, [r3, #0]
    setPHYCFGR(tmp);
 80030d8:	1dfb      	adds	r3, r7, #7
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	23b8      	movs	r3, #184	@ 0xb8
 80030de:	019b      	lsls	r3, r3, #6
 80030e0:	0011      	movs	r1, r2
 80030e2:	0018      	movs	r0, r3
 80030e4:	f7ff fab4 	bl	8002650 <WIZCHIP_WRITE>
    tmp = getPHYCFGR();
 80030e8:	1dfc      	adds	r4, r7, #7
 80030ea:	23b8      	movs	r3, #184	@ 0xb8
 80030ec:	019b      	lsls	r3, r3, #6
 80030ee:	0018      	movs	r0, r3
 80030f0:	f7ff fa5c 	bl	80025ac <WIZCHIP_READ>
 80030f4:	0003      	movs	r3, r0
 80030f6:	7023      	strb	r3, [r4, #0]
    tmp |= ~PHYCFGR_RST;
 80030f8:	1dfb      	adds	r3, r7, #7
 80030fa:	1dfa      	adds	r2, r7, #7
 80030fc:	7812      	ldrb	r2, [r2, #0]
 80030fe:	2180      	movs	r1, #128	@ 0x80
 8003100:	4249      	negs	r1, r1
 8003102:	430a      	orrs	r2, r1
 8003104:	701a      	strb	r2, [r3, #0]
    setPHYCFGR(tmp);
 8003106:	1dfb      	adds	r3, r7, #7
 8003108:	781a      	ldrb	r2, [r3, #0]
 800310a:	23b8      	movs	r3, #184	@ 0xb8
 800310c:	019b      	lsls	r3, r3, #6
 800310e:	0011      	movs	r1, r2
 8003110:	0018      	movs	r0, r3
 8003112:	f7ff fa9d 	bl	8002650 <WIZCHIP_WRITE>
}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	46bd      	mov	sp, r7
 800311a:	b003      	add	sp, #12
 800311c:	bd90      	pop	{r4, r7, pc}

0800311e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf) {
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8003126:	210f      	movs	r1, #15
 8003128:	187b      	adds	r3, r7, r1
 800312a:	2200      	movs	r2, #0
 800312c:	701a      	strb	r2, [r3, #0]
    if (phyconf->by == PHY_CONFBY_SW) {
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d106      	bne.n	8003144 <wizphy_setphyconf+0x26>
        tmp |= PHYCFGR_OPMD;
 8003136:	187b      	adds	r3, r7, r1
 8003138:	187a      	adds	r2, r7, r1
 800313a:	7812      	ldrb	r2, [r2, #0]
 800313c:	2140      	movs	r1, #64	@ 0x40
 800313e:	430a      	orrs	r2, r1
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e006      	b.n	8003152 <wizphy_setphyconf+0x34>
    } else {
        tmp &= ~PHYCFGR_OPMD;
 8003144:	220f      	movs	r2, #15
 8003146:	18bb      	adds	r3, r7, r2
 8003148:	18ba      	adds	r2, r7, r2
 800314a:	7812      	ldrb	r2, [r2, #0]
 800314c:	2140      	movs	r1, #64	@ 0x40
 800314e:	438a      	bics	r2, r1
 8003150:	701a      	strb	r2, [r3, #0]
    }
    if (phyconf->mode == PHY_MODE_AUTONEGO) {
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	785b      	ldrb	r3, [r3, #1]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d107      	bne.n	800316a <wizphy_setphyconf+0x4c>
        tmp |= PHYCFGR_OPMDC_ALLA;
 800315a:	220f      	movs	r2, #15
 800315c:	18bb      	adds	r3, r7, r2
 800315e:	18ba      	adds	r2, r7, r2
 8003160:	7812      	ldrb	r2, [r2, #0]
 8003162:	2138      	movs	r1, #56	@ 0x38
 8003164:	430a      	orrs	r2, r1
 8003166:	701a      	strb	r2, [r3, #0]
 8003168:	e028      	b.n	80031bc <wizphy_setphyconf+0x9e>
    } else {
        if (phyconf->duplex == PHY_DUPLEX_FULL) {
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	78db      	ldrb	r3, [r3, #3]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d113      	bne.n	800319a <wizphy_setphyconf+0x7c>
            if (phyconf->speed == PHY_SPEED_100) {
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	789b      	ldrb	r3, [r3, #2]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d107      	bne.n	800318a <wizphy_setphyconf+0x6c>
                tmp |= PHYCFGR_OPMDC_100F;
 800317a:	220f      	movs	r2, #15
 800317c:	18bb      	adds	r3, r7, r2
 800317e:	18ba      	adds	r2, r7, r2
 8003180:	7812      	ldrb	r2, [r2, #0]
 8003182:	2118      	movs	r1, #24
 8003184:	430a      	orrs	r2, r1
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e018      	b.n	80031bc <wizphy_setphyconf+0x9e>
            } else {
                tmp |= PHYCFGR_OPMDC_10F;
 800318a:	220f      	movs	r2, #15
 800318c:	18bb      	adds	r3, r7, r2
 800318e:	18ba      	adds	r2, r7, r2
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	2108      	movs	r1, #8
 8003194:	430a      	orrs	r2, r1
 8003196:	701a      	strb	r2, [r3, #0]
 8003198:	e010      	b.n	80031bc <wizphy_setphyconf+0x9e>
            }
        } else {
            if (phyconf->speed == PHY_SPEED_100) {
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	789b      	ldrb	r3, [r3, #2]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d107      	bne.n	80031b2 <wizphy_setphyconf+0x94>
                tmp |= PHYCFGR_OPMDC_100H;
 80031a2:	220f      	movs	r2, #15
 80031a4:	18bb      	adds	r3, r7, r2
 80031a6:	18ba      	adds	r2, r7, r2
 80031a8:	7812      	ldrb	r2, [r2, #0]
 80031aa:	2110      	movs	r1, #16
 80031ac:	430a      	orrs	r2, r1
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	e004      	b.n	80031bc <wizphy_setphyconf+0x9e>
            } else {
                tmp |= PHYCFGR_OPMDC_10H;
 80031b2:	220f      	movs	r2, #15
 80031b4:	18bb      	adds	r3, r7, r2
 80031b6:	18ba      	adds	r2, r7, r2
 80031b8:	7812      	ldrb	r2, [r2, #0]
 80031ba:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    setPHYCFGR(tmp);
 80031bc:	230f      	movs	r3, #15
 80031be:	18fb      	adds	r3, r7, r3
 80031c0:	781a      	ldrb	r2, [r3, #0]
 80031c2:	23b8      	movs	r3, #184	@ 0xb8
 80031c4:	019b      	lsls	r3, r3, #6
 80031c6:	0011      	movs	r1, r2
 80031c8:	0018      	movs	r0, r3
 80031ca:	f7ff fa41 	bl	8002650 <WIZCHIP_WRITE>
    wizphy_reset();
 80031ce:	f7ff ff72 	bl	80030b6 <wizphy_reset>
}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b004      	add	sp, #16
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf) {
 80031dc:	b5b0      	push	{r4, r5, r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 80031e4:	250f      	movs	r5, #15
 80031e6:	197b      	adds	r3, r7, r5
 80031e8:	2200      	movs	r2, #0
 80031ea:	701a      	strb	r2, [r3, #0]
    tmp = getPHYCFGR();
 80031ec:	197c      	adds	r4, r7, r5
 80031ee:	23b8      	movs	r3, #184	@ 0xb8
 80031f0:	019b      	lsls	r3, r3, #6
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7ff f9da 	bl	80025ac <WIZCHIP_READ>
 80031f8:	0003      	movs	r3, r0
 80031fa:	7023      	strb	r3, [r4, #0]
    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80031fc:	0029      	movs	r1, r5
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	119b      	asrs	r3, r3, #6
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2201      	movs	r2, #1
 8003208:	4013      	ands	r3, r2
 800320a:	b2da      	uxtb	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	701a      	strb	r2, [r3, #0]
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8003210:	187b      	adds	r3, r7, r1
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	2238      	movs	r2, #56	@ 0x38
 8003216:	4013      	ands	r3, r2
 8003218:	2b20      	cmp	r3, #32
 800321a:	d001      	beq.n	8003220 <wizphy_getphyconf+0x44>
 800321c:	2b38      	cmp	r3, #56	@ 0x38
 800321e:	d103      	bne.n	8003228 <wizphy_getphyconf+0x4c>
    case PHYCFGR_OPMDC_ALLA:
    case PHYCFGR_OPMDC_100FA:
        phyconf->mode = PHY_MODE_AUTONEGO;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	705a      	strb	r2, [r3, #1]
        break;
 8003226:	e003      	b.n	8003230 <wizphy_getphyconf+0x54>
    default:
        phyconf->mode = PHY_MODE_MANUAL;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	705a      	strb	r2, [r3, #1]
        break;
 800322e:	46c0      	nop			@ (mov r8, r8)
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 8003230:	230f      	movs	r3, #15
 8003232:	18fb      	adds	r3, r7, r3
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2238      	movs	r2, #56	@ 0x38
 8003238:	4013      	ands	r3, r2
 800323a:	3b10      	subs	r3, #16
 800323c:	2210      	movs	r2, #16
 800323e:	429a      	cmp	r2, r3
 8003240:	4192      	sbcs	r2, r2
 8003242:	4252      	negs	r2, r2
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	2a00      	cmp	r2, #0
 8003248:	d10d      	bne.n	8003266 <wizphy_getphyconf+0x8a>
 800324a:	4a1a      	ldr	r2, [pc, #104]	@ (80032b4 <wizphy_getphyconf+0xd8>)
 800324c:	40da      	lsrs	r2, r3
 800324e:	0013      	movs	r3, r2
 8003250:	2201      	movs	r2, #1
 8003252:	4013      	ands	r3, r2
 8003254:	1e5a      	subs	r2, r3, #1
 8003256:	4193      	sbcs	r3, r2
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <wizphy_getphyconf+0x8a>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_100H:
        phyconf->speed = PHY_SPEED_100;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	709a      	strb	r2, [r3, #2]
        break;
 8003264:	e003      	b.n	800326e <wizphy_getphyconf+0x92>
    default:
        phyconf->speed = PHY_SPEED_10;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	709a      	strb	r2, [r3, #2]
        break;
 800326c:	46c0      	nop			@ (mov r8, r8)
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 800326e:	230f      	movs	r3, #15
 8003270:	18fb      	adds	r3, r7, r3
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2238      	movs	r2, #56	@ 0x38
 8003276:	4013      	ands	r3, r2
 8003278:	3b08      	subs	r3, #8
 800327a:	2218      	movs	r2, #24
 800327c:	429a      	cmp	r2, r3
 800327e:	4192      	sbcs	r2, r2
 8003280:	4252      	negs	r2, r2
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	2a00      	cmp	r2, #0
 8003286:	d10d      	bne.n	80032a4 <wizphy_getphyconf+0xc8>
 8003288:	4a0b      	ldr	r2, [pc, #44]	@ (80032b8 <wizphy_getphyconf+0xdc>)
 800328a:	40da      	lsrs	r2, r3
 800328c:	0013      	movs	r3, r2
 800328e:	2201      	movs	r2, #1
 8003290:	4013      	ands	r3, r2
 8003292:	1e5a      	subs	r2, r3, #1
 8003294:	4193      	sbcs	r3, r2
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d003      	beq.n	80032a4 <wizphy_getphyconf+0xc8>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_10F:
        phyconf->duplex = PHY_DUPLEX_FULL;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	70da      	strb	r2, [r3, #3]
        break;
 80032a2:	e003      	b.n	80032ac <wizphy_getphyconf+0xd0>
    default:
        phyconf->duplex = PHY_DUPLEX_HALF;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	70da      	strb	r2, [r3, #3]
        break;
 80032aa:	46c0      	nop			@ (mov r8, r8)
    }
}
 80032ac:	46c0      	nop			@ (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b004      	add	sp, #16
 80032b2:	bdb0      	pop	{r4, r5, r7, pc}
 80032b4:	00010101 	.word	0x00010101
 80032b8:	01010001 	.word	0x01010001

080032bc <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf) {
 80032bc:	b5b0      	push	{r4, r5, r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
    uint8_t tmp = getPHYCFGR();
 80032c4:	250f      	movs	r5, #15
 80032c6:	197c      	adds	r4, r7, r5
 80032c8:	23b8      	movs	r3, #184	@ 0xb8
 80032ca:	019b      	lsls	r3, r3, #6
 80032cc:	0018      	movs	r0, r3
 80032ce:	f7ff f96d 	bl	80025ac <WIZCHIP_READ>
 80032d2:	0003      	movs	r3, r0
 80032d4:	7023      	strb	r3, [r4, #0]
    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 80032d6:	0029      	movs	r1, r5
 80032d8:	187b      	adds	r3, r7, r1
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	109b      	asrs	r3, r3, #2
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2201      	movs	r2, #1
 80032e2:	4013      	ands	r3, r2
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	70da      	strb	r2, [r3, #3]
    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 80032ea:	187b      	adds	r3, r7, r1
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	105b      	asrs	r3, r3, #1
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2201      	movs	r2, #1
 80032f4:	4013      	ands	r3, r2
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	709a      	strb	r2, [r3, #2]
}
 80032fc:	46c0      	nop			@ (mov r8, r8)
 80032fe:	46bd      	mov	sp, r7
 8003300:	b004      	add	sp, #16
 8003302:	bdb0      	pop	{r4, r5, r7, pc}

08003304 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode) {
 8003304:	b5b0      	push	{r4, r5, r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	0002      	movs	r2, r0
 800330c:	1dfb      	adds	r3, r7, #7
 800330e:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = 0;
 8003310:	250f      	movs	r5, #15
 8003312:	197b      	adds	r3, r7, r5
 8003314:	2200      	movs	r2, #0
 8003316:	701a      	strb	r2, [r3, #0]
    tmp = getPHYCFGR();
 8003318:	197c      	adds	r4, r7, r5
 800331a:	23b8      	movs	r3, #184	@ 0xb8
 800331c:	019b      	lsls	r3, r3, #6
 800331e:	0018      	movs	r0, r3
 8003320:	f7ff f944 	bl	80025ac <WIZCHIP_READ>
 8003324:	0003      	movs	r3, r0
 8003326:	7023      	strb	r3, [r4, #0]
    if ((tmp & PHYCFGR_OPMD) == 0) {
 8003328:	197b      	adds	r3, r7, r5
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2240      	movs	r2, #64	@ 0x40
 800332e:	4013      	ands	r3, r2
 8003330:	d102      	bne.n	8003338 <wizphy_setphypmode+0x34>
        return -1;
 8003332:	2301      	movs	r3, #1
 8003334:	425b      	negs	r3, r3
 8003336:	e040      	b.n	80033ba <wizphy_setphypmode+0xb6>
    }
    tmp &= ~PHYCFGR_OPMDC_ALLA;
 8003338:	200f      	movs	r0, #15
 800333a:	183b      	adds	r3, r7, r0
 800333c:	183a      	adds	r2, r7, r0
 800333e:	7812      	ldrb	r2, [r2, #0]
 8003340:	2138      	movs	r1, #56	@ 0x38
 8003342:	438a      	bics	r2, r1
 8003344:	701a      	strb	r2, [r3, #0]
    if (pmode == PHY_POWER_DOWN) {
 8003346:	1dfb      	adds	r3, r7, #7
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d106      	bne.n	800335c <wizphy_setphypmode+0x58>
        tmp |= PHYCFGR_OPMDC_PDOWN;
 800334e:	183b      	adds	r3, r7, r0
 8003350:	183a      	adds	r2, r7, r0
 8003352:	7812      	ldrb	r2, [r2, #0]
 8003354:	2130      	movs	r1, #48	@ 0x30
 8003356:	430a      	orrs	r2, r1
 8003358:	701a      	strb	r2, [r3, #0]
 800335a:	e006      	b.n	800336a <wizphy_setphypmode+0x66>
    } else {
        tmp |= PHYCFGR_OPMDC_ALLA;
 800335c:	220f      	movs	r2, #15
 800335e:	18bb      	adds	r3, r7, r2
 8003360:	18ba      	adds	r2, r7, r2
 8003362:	7812      	ldrb	r2, [r2, #0]
 8003364:	2138      	movs	r1, #56	@ 0x38
 8003366:	430a      	orrs	r2, r1
 8003368:	701a      	strb	r2, [r3, #0]
    }
    setPHYCFGR(tmp);
 800336a:	250f      	movs	r5, #15
 800336c:	197b      	adds	r3, r7, r5
 800336e:	781a      	ldrb	r2, [r3, #0]
 8003370:	23b8      	movs	r3, #184	@ 0xb8
 8003372:	019b      	lsls	r3, r3, #6
 8003374:	0011      	movs	r1, r2
 8003376:	0018      	movs	r0, r3
 8003378:	f7ff f96a 	bl	8002650 <WIZCHIP_WRITE>
    wizphy_reset();
 800337c:	f7ff fe9b 	bl	80030b6 <wizphy_reset>
    tmp = getPHYCFGR();
 8003380:	197c      	adds	r4, r7, r5
 8003382:	23b8      	movs	r3, #184	@ 0xb8
 8003384:	019b      	lsls	r3, r3, #6
 8003386:	0018      	movs	r0, r3
 8003388:	f7ff f910 	bl	80025ac <WIZCHIP_READ>
 800338c:	0003      	movs	r3, r0
 800338e:	7023      	strb	r3, [r4, #0]
    if (pmode == PHY_POWER_DOWN) {
 8003390:	1dfb      	adds	r3, r7, #7
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d106      	bne.n	80033a6 <wizphy_setphypmode+0xa2>
        if (tmp & PHYCFGR_OPMDC_PDOWN) {
 8003398:	197b      	adds	r3, r7, r5
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2230      	movs	r2, #48	@ 0x30
 800339e:	4013      	ands	r3, r2
 80033a0:	d009      	beq.n	80033b6 <wizphy_setphypmode+0xb2>
            return 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e009      	b.n	80033ba <wizphy_setphypmode+0xb6>
        }
    } else {
        if (tmp & PHYCFGR_OPMDC_ALLA) {
 80033a6:	230f      	movs	r3, #15
 80033a8:	18fb      	adds	r3, r7, r3
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2238      	movs	r2, #56	@ 0x38
 80033ae:	4013      	ands	r3, r2
 80033b0:	d001      	beq.n	80033b6 <wizphy_setphypmode+0xb2>
            return 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	e001      	b.n	80033ba <wizphy_setphypmode+0xb6>
        }
    }
    return -1;
 80033b6:	2301      	movs	r3, #1
 80033b8:	425b      	negs	r3, r3
}
 80033ba:	0018      	movs	r0, r3
 80033bc:	46bd      	mov	sp, r7
 80033be:	b004      	add	sp, #16
 80033c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080033c4 <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
    setSHAR(pnetinfo->mac);
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	2390      	movs	r3, #144	@ 0x90
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	2206      	movs	r2, #6
 80033d4:	0018      	movs	r0, r3
 80033d6:	f7ff f9ff 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	330e      	adds	r3, #14
 80033de:	0019      	movs	r1, r3
 80033e0:	2380      	movs	r3, #128	@ 0x80
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	2204      	movs	r2, #4
 80033e6:	0018      	movs	r0, r3
 80033e8:	f7ff f9f6 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	330a      	adds	r3, #10
 80033f0:	0019      	movs	r1, r3
 80033f2:	23a0      	movs	r3, #160	@ 0xa0
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	2204      	movs	r2, #4
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7ff f9ed 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	1d99      	adds	r1, r3, #6
 8003402:	23f0      	movs	r3, #240	@ 0xf0
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	2204      	movs	r2, #4
 8003408:	0018      	movs	r0, r3
 800340a:	f7ff f9e5 	bl	80027d8 <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	7c9a      	ldrb	r2, [r3, #18]
 8003412:	4b0b      	ldr	r3, [pc, #44]	@ (8003440 <wizchip_setnetinfo+0x7c>)
 8003414:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	7cda      	ldrb	r2, [r3, #19]
 800341a:	4b09      	ldr	r3, [pc, #36]	@ (8003440 <wizchip_setnetinfo+0x7c>)
 800341c:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7d1a      	ldrb	r2, [r3, #20]
 8003422:	4b07      	ldr	r3, [pc, #28]	@ (8003440 <wizchip_setnetinfo+0x7c>)
 8003424:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	7d5a      	ldrb	r2, [r3, #21]
 800342a:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <wizchip_setnetinfo+0x7c>)
 800342c:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	7d9a      	ldrb	r2, [r3, #22]
 8003432:	4b04      	ldr	r3, [pc, #16]	@ (8003444 <wizchip_setnetinfo+0x80>)
 8003434:	701a      	strb	r2, [r3, #0]
}
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	46bd      	mov	sp, r7
 800343a:	b002      	add	sp, #8
 800343c:	bd80      	pop	{r7, pc}
 800343e:	46c0      	nop			@ (mov r8, r8)
 8003440:	200000b0 	.word	0x200000b0
 8003444:	200000b4 	.word	0x200000b4

08003448 <memset>:
 8003448:	0003      	movs	r3, r0
 800344a:	1882      	adds	r2, r0, r2
 800344c:	4293      	cmp	r3, r2
 800344e:	d100      	bne.n	8003452 <memset+0xa>
 8003450:	4770      	bx	lr
 8003452:	7019      	strb	r1, [r3, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	e7f9      	b.n	800344c <memset+0x4>

08003458 <__libc_init_array>:
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	2600      	movs	r6, #0
 800345c:	4c0c      	ldr	r4, [pc, #48]	@ (8003490 <__libc_init_array+0x38>)
 800345e:	4d0d      	ldr	r5, [pc, #52]	@ (8003494 <__libc_init_array+0x3c>)
 8003460:	1b64      	subs	r4, r4, r5
 8003462:	10a4      	asrs	r4, r4, #2
 8003464:	42a6      	cmp	r6, r4
 8003466:	d109      	bne.n	800347c <__libc_init_array+0x24>
 8003468:	2600      	movs	r6, #0
 800346a:	f000 f819 	bl	80034a0 <_init>
 800346e:	4c0a      	ldr	r4, [pc, #40]	@ (8003498 <__libc_init_array+0x40>)
 8003470:	4d0a      	ldr	r5, [pc, #40]	@ (800349c <__libc_init_array+0x44>)
 8003472:	1b64      	subs	r4, r4, r5
 8003474:	10a4      	asrs	r4, r4, #2
 8003476:	42a6      	cmp	r6, r4
 8003478:	d105      	bne.n	8003486 <__libc_init_array+0x2e>
 800347a:	bd70      	pop	{r4, r5, r6, pc}
 800347c:	00b3      	lsls	r3, r6, #2
 800347e:	58eb      	ldr	r3, [r5, r3]
 8003480:	4798      	blx	r3
 8003482:	3601      	adds	r6, #1
 8003484:	e7ee      	b.n	8003464 <__libc_init_array+0xc>
 8003486:	00b3      	lsls	r3, r6, #2
 8003488:	58eb      	ldr	r3, [r5, r3]
 800348a:	4798      	blx	r3
 800348c:	3601      	adds	r6, #1
 800348e:	e7f2      	b.n	8003476 <__libc_init_array+0x1e>
 8003490:	08003550 	.word	0x08003550
 8003494:	08003550 	.word	0x08003550
 8003498:	08003554 	.word	0x08003554
 800349c:	08003550 	.word	0x08003550

080034a0 <_init>:
 80034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a2:	46c0      	nop			@ (mov r8, r8)
 80034a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034a6:	bc08      	pop	{r3}
 80034a8:	469e      	mov	lr, r3
 80034aa:	4770      	bx	lr

080034ac <_fini>:
 80034ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034b2:	bc08      	pop	{r3}
 80034b4:	469e      	mov	lr, r3
 80034b6:	4770      	bx	lr
