
---------- Begin Simulation Statistics ----------
final_tick                               171260630000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711128                       # Number of bytes of host memory used
host_op_rate                                   250539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   399.94                       # Real time elapsed on the host
host_tick_rate                              428220739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171261                       # Number of seconds simulated
sim_ticks                                171260630000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.712606                       # CPI: cycles per instruction
system.cpu.discardedOps                        197716                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37842916                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.583905                       # IPC: instructions per cycle
system.cpu.numCycles                        171260630                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       133417714                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       279733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        568049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       990230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1981385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3629                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397475                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642771                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112975                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110774                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895834                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66051                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51122196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51122196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51122621                       # number of overall hits
system.cpu.dcache.overall_hits::total        51122621                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1041323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1041323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1049316                       # number of overall misses
system.cpu.dcache.overall_misses::total       1049316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51977782000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51977782000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51977782000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51977782000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52163519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52163519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52171937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52171937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49915.138723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49915.138723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49534.917985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49534.917985                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92870                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3460                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.841040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       879758                       # number of writebacks
system.cpu.dcache.writebacks::total            879758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59041                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       982282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       982282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       990269                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       990269                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48184647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48184647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48998368999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48998368999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018981                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49053.781908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49053.781908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49479.857492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49479.857492                       # average overall mshr miss latency
system.cpu.dcache.replacements                 989760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40585985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40585985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       600479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        600479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24473234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24473234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41186464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41186464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40756.186311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40756.186311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23133509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23133509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38732.468389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38732.468389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10536211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10536211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       440844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       440844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27504548000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27504548000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62390.659735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62390.659735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55826                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55826                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       385018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25051138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25051138000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65064.848916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65064.848916                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          425                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           425                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7993                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7993                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949513                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949513                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7987                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7987                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    813721999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    813721999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.948800                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.948800                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101880.806185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101880.806185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       394000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        98500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        98500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       386000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        96500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        96500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.450205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52112965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            990272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.624900                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.450205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53162285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53162285                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42704234                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555562                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057378                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10236354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10236354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10236354                       # number of overall hits
system.cpu.icache.overall_hits::total        10236354                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          882                       # number of overall misses
system.cpu.icache.overall_misses::total           882                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77947000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77947000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10237236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10237236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10237236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10237236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88375.283447                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88375.283447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88375.283447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88375.283447                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          470                       # number of writebacks
system.cpu.icache.writebacks::total               470                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86375.283447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86375.283447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86375.283447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86375.283447                       # average overall mshr miss latency
system.cpu.icache.replacements                    470                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10236354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10236354                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           882                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10237236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10237236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88375.283447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88375.283447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86375.283447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86375.283447                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           326.371824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10237236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11606.843537                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   326.371824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.637445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10238118                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10238118                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 171260630000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               702626                       # number of demand (read+write) hits
system.l2.demand_hits::total                   702814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 188                       # number of overall hits
system.l2.overall_hits::.cpu.data              702626                       # number of overall hits
system.l2.overall_hits::total                  702814                       # number of overall hits
system.l2.demand_misses::.cpu.inst                694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             287647                       # number of demand (read+write) misses
system.l2.demand_misses::total                 288341                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               694                       # number of overall misses
system.l2.overall_misses::.cpu.data            287647                       # number of overall misses
system.l2.overall_misses::total                288341                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30730133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30799683000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69550000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30730133000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30799683000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           990273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               991155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          990273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              991155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100216.138329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106832.795058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106816.869609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100216.138329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106832.795058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106816.869609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              200464                       # number of writebacks
system.l2.writebacks::total                    200464                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        287642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            288336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       287642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           288336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55670000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24976528000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25032198000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55670000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24976528000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25032198000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290909                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290909                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80216.138329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86831.992546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86816.068753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80216.138329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86831.992546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86816.068753                       # average overall mshr miss latency
system.l2.replacements                         283051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       879758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           879758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       879758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       879758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          458                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207891                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19321903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19321903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        385191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            385191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108978.584320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108978.584320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15775923000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15775923000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88978.697124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88978.697124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100216.138329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100216.138329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55670000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80216.138329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80216.138329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        494735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            494735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       110347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11408230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11408230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       605082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        605082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103385.048982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103385.048982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       110342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9200605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9200605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83382.619492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83382.619492                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8086.785026                       # Cycle average of tags in use
system.l2.tags.total_refs                     1979397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    291243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.796376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.805963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.160654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7991.818409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987156                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4250631                       # Number of tag accesses
system.l2.tags.data_accesses                  4250631                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    200435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    286730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007510686500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              806768                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      288336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     200464                       # Number of write requests accepted
system.mem_ctrls.readBursts                    288336                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   200464                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    912                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                288336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               200464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.463653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.059481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.745653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11687     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           29      0.25%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.058563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.025667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5715     48.65%     48.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              197      1.68%     50.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5283     44.97%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              539      4.59%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18453504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12829696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  171260599000                       # Total gap between requests
system.mem_ctrls.avgGap                     350369.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18350720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12825856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 259347.405180046335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107150837.877917423844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74890860.789195969701                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          694                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       287642                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       200464                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20033250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10174996000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4070329946000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28866.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35373.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20304543.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18409088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18453504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12829696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12829696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          694                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       287642                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         288336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       200464                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        200464                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       259347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107491652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107750999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       259347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       259347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74913283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74913283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74913283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       259347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107491652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182664282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               287424                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              200404                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12064                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4805829250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1437120000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10195029250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16720.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35470.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145748                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102237                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.175389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.028787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.752305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184913     77.10%     77.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29840     12.44%     89.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5884      2.45%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1604      0.67%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9219      3.84%     96.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          623      0.26%     96.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          552      0.23%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          655      0.27%     97.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6542      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18395136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12825856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.410185                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.890861                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       876249360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       465722400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1032315480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     530273700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13519006800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41923268010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30460277280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88807113030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.549494                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78750604500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5718700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86791325500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       836229660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       444440040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1019891880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     515835180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13519006800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  43160406270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29418476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88914286470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.175285                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76035172750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5718700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  89506757250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             111036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       200464                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79249                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177300                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       856384                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 856384                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31283136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31283136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            288336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  288336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              288336                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1369905000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1569686750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            605964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1080222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          192589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           385191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          385190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       605082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2234                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2970305                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2972539                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119681920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119768448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          283051                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12829696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1274206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064626                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1268886     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5312      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1274206                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 171260630000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3741841000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2970820995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
