// Seed: 629521674
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  if ((id_2)) begin : LABEL_0
    assign id_1 = 1;
    assign id_1 = id_2;
    assign id_1 = id_2 >= 1'b0;
    wire id_3;
    begin : LABEL_0
      wire id_4;
      always id_1 = -1;
    end
  end
  always id_1 <= -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
  module_0 modCall_1 (
      id_7,
      id_2
  );
  always id_7 <= id_2;
endmodule
