{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 16:43:52 2024 " "Info: Processing started: Thu Nov 07 16:43:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder16_AmarnathPatel -c Adder16_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder16_AmarnathPatel -c Adder16_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] S\[14\] 15.764 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"S\[14\]\" is 15.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[2\] 1 PIN PIN_C5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C5; Fanout = 2; PIN Node = 'A\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "../Adder16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder16_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.287 ns) + CELL(0.053 ns) 6.197 ns FullAdder_AmarnathPatelVHDL:F3\|SUM~0 2 COMB LCCOMB_X17_Y3_N8 3 " "Info: 2: + IC(5.287 ns) + CELL(0.053 ns) = 6.197 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 3; COMB Node = 'FullAdder_AmarnathPatelVHDL:F3\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { A[2] FullAdder_AmarnathPatelVHDL:F3|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 6.850 ns FullAdder_AmarnathPatelVHDL:F5\|SUM~0 3 COMB LCCOMB_X17_Y3_N26 4 " "Info: 3: + IC(0.275 ns) + CELL(0.378 ns) = 6.850 ns; Loc. = LCCOMB_X17_Y3_N26; Fanout = 4; COMB Node = 'FullAdder_AmarnathPatelVHDL:F5\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { FullAdder_AmarnathPatelVHDL:F3|SUM~0 FullAdder_AmarnathPatelVHDL:F5|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.357 ns) 8.323 ns FullAdder_AmarnathPatelVHDL:F9\|SUM~0 4 COMB LCCOMB_X14_Y11_N28 5 " "Info: 4: + IC(1.116 ns) + CELL(0.357 ns) = 8.323 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 5; COMB Node = 'FullAdder_AmarnathPatelVHDL:F9\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { FullAdder_AmarnathPatelVHDL:F5|SUM~0 FullAdder_AmarnathPatelVHDL:F9|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(0.154 ns) 10.997 ns FullAdder_AmarnathPatelVHDL:F13\|SUM~0 5 COMB LCCOMB_X29_Y25_N6 3 " "Info: 5: + IC(2.520 ns) + CELL(0.154 ns) = 10.997 ns; Loc. = LCCOMB_X29_Y25_N6; Fanout = 3; COMB Node = 'FullAdder_AmarnathPatelVHDL:F13\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { FullAdder_AmarnathPatelVHDL:F9|SUM~0 FullAdder_AmarnathPatelVHDL:F13|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.228 ns) 11.490 ns FullAdder_AmarnathPatelVHDL:F14\|COUT~0 6 COMB LCCOMB_X29_Y25_N28 1 " "Info: 6: + IC(0.265 ns) + CELL(0.228 ns) = 11.490 ns; Loc. = LCCOMB_X29_Y25_N28; Fanout = 1; COMB Node = 'FullAdder_AmarnathPatelVHDL:F14\|COUT~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { FullAdder_AmarnathPatelVHDL:F13|SUM~0 FullAdder_AmarnathPatelVHDL:F14|COUT~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(1.982 ns) 15.764 ns S\[14\] 7 PIN PIN_AB6 0 " "Info: 7: + IC(2.292 ns) + CELL(1.982 ns) = 15.764 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'S\[14\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.274 ns" { FullAdder_AmarnathPatelVHDL:F14|COUT~0 S[14] } "NODE_NAME" } } { "../Adder16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder16_AmarnathPatelVHDL.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.009 ns ( 25.43 % ) " "Info: Total cell delay = 4.009 ns ( 25.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.755 ns ( 74.57 % ) " "Info: Total interconnect delay = 11.755 ns ( 74.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.764 ns" { A[2] FullAdder_AmarnathPatelVHDL:F3|SUM~0 FullAdder_AmarnathPatelVHDL:F5|SUM~0 FullAdder_AmarnathPatelVHDL:F9|SUM~0 FullAdder_AmarnathPatelVHDL:F13|SUM~0 FullAdder_AmarnathPatelVHDL:F14|COUT~0 S[14] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.764 ns" { A[2] {} A[2]~combout {} FullAdder_AmarnathPatelVHDL:F3|SUM~0 {} FullAdder_AmarnathPatelVHDL:F5|SUM~0 {} FullAdder_AmarnathPatelVHDL:F9|SUM~0 {} FullAdder_AmarnathPatelVHDL:F13|SUM~0 {} FullAdder_AmarnathPatelVHDL:F14|COUT~0 {} S[14] {} } { 0.000ns 0.000ns 5.287ns 0.275ns 1.116ns 2.520ns 0.265ns 2.292ns } { 0.000ns 0.857ns 0.053ns 0.378ns 0.357ns 0.154ns 0.228ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 16:43:52 2024 " "Info: Processing ended: Thu Nov 07 16:43:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
