
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 28 12:58:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 506.766 ; gain = 201.121
Command: read_checkpoint -auto_incremental -incremental {C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.srcs/utils_1/imports/synth_1/top_level.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1362.117 ; gain = 449.250
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'keyboardControl' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:78]
INFO: [Synth 8-9937] previous definition of design element 'keyboardControl' is here [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/keyboardControl.sv:74]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:5]
INFO: [Synth 8-6157] synthesizing module 'keyboardControl' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/receiver.sv:7]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/clk_divider.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/clk_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'syncFIFO' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:3]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'syncFIFO' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/syncFIFO.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'keyboardControl' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_enable' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_enable.sv:1]
	Parameter N bound to: 24 - type: integer 
	Parameter CLK_CYCLES bound to: 140000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_enable' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm_enable.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'data' does not match port width (24) of module 'pwm_enable' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:39]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/pwm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/top_level.sv:5]
WARNING: [Synth 8-6014] Unused sequential element data_old_reg was removed.  [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:41]
WARNING: [Synth 8-3848] Net state in module/entity keyboardControl does not have driver. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/ikKeyboardControl.sv:10]
WARNING: [Synth 8-7129] Port state[2] in module keyboardControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port state[1] in module keyboardControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port state[0] in module keyboardControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1473.086 ; gain = 560.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1473.086 ; gain = 560.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1473.086 ; gain = 560.219
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1473.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ajrbe/Documents/School/ENEL 453/servo2/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1568.004 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     24 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	               16 Bit	(2 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port switches_inputs[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------+-----------+----------------------+-------------+
|top_level   | kbc/nolabel_line27/fifo_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+-----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------+-----------+----------------------+-------------+
|top_level   | kbc/nolabel_line27/fifo_reg | Implied   | 2 x 8                | RAM32M x 2  | 
+------------+-----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:23 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   136|
|3     |LUT1     |    10|
|4     |LUT2     |   146|
|5     |LUT3     |    29|
|6     |LUT4     |    40|
|7     |LUT5     |    17|
|8     |LUT6     |    11|
|9     |RAM32M   |     1|
|10    |RAM32X1D |     2|
|11    |FDRE     |   402|
|12    |IBUF     |     3|
|13    |OBUF     |    13|
|14    |OBUFT    |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:18 . Memory (MB): peak = 1568.004 ; gain = 560.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 1568.004 ; gain = 655.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1568.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: ffa3c4b
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 53 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 1568.004 ; gain = 1056.875
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1568.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ajrbe/Documents/School/ENEL 453/servo2/servo2/servo2.runs/synth_1/top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 13:01:07 2024...
