Protel Design System Design Rule Check
PCB File : D:\THINH\DO_AN\Project_HaUI_2_2022\Kien\PCB_Project_1\PCB1.PcbDoc
Date     : 4/26/2022
Time     : 9:19:38 AM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('COM_O'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.8mm) (Max=0.8mm) (Preferred=0.8mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (((InNet('OUT_RL0') OR InNet('OUT_RL1') OR InNet('OUT_RL2') OR InNet('OUT_RL3') OR InNet('OUT_RL4') OR InNet('OUT_RL5') OR InNet('OUT_RL6'))))
   Violation between Width Constraint: Track (252.222mm,28.448mm)(252.262mm,28.488mm) on Bottom Layer Actual Width = 0.8mm, Target Width = 1.5mm
Rule Violations :1

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (InNet('VCC5_ISO'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (InNet('GND_ISO'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (InNet('VCC5'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (InNet('GND'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Pad Q5-1(338.455mm,56.515mm) on Multi-Layer [Top Solder] Mask Sliver [0.25mm] / [Bottom Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad LED13-1(269.545mm,124.586mm) on Multi-Layer And Via (269.328mm,126.331mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm] / [Bottom Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad U4-2(294.005mm,73.025mm) on Multi-Layer And Via (294.005mm,75.051mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm] / [Bottom Solder] Mask Sliver [0.045mm]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (242.702mm,59.08mm) on Top Overlay And Pad Q7-1(242.386mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (242.702mm,59.08mm) on Top Overlay And Pad Q7-3(242.386mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (253.602mm,57.658mm) on Top Overlay And Pad LED14-1(253.602mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (253.602mm,57.658mm) on Top Overlay And Pad LED14-2(253.602mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (266.381mm,59.08mm) on Top Overlay And Pad Q6-1(266.065mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (266.381mm,59.08mm) on Top Overlay And Pad Q6-3(266.065mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (268.275mm,124.586mm) on Top Overlay And Pad LED13-1(269.545mm,124.586mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (268.275mm,124.586mm) on Top Overlay And Pad LED13-2(267.005mm,124.586mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (277.495mm,57.658mm) on Top Overlay And Pad LED12-1(277.495mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (277.495mm,57.658mm) on Top Overlay And Pad LED12-2(277.495mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (278.155mm,124.558mm) on Top Overlay And Pad C13-1(278.155mm,124.584mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (278.155mm,127.124mm) on Top Overlay And Pad C13-2(278.155mm,127.124mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (285.877mm,124.46mm) on Top Overlay And Pad LED10-1(287.147mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (285.877mm,124.46mm) on Top Overlay And Pad LED10-2(284.607mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (290.511mm,59.08mm) on Top Overlay And Pad Q4-1(290.195mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (290.511mm,59.08mm) on Top Overlay And Pad Q4-3(290.195mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (295.91mm,124.435mm) on Top Overlay And Pad C10-1(295.91mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (295.91mm,127mm) on Top Overlay And Pad C10-2(295.91mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (301.625mm,57.658mm) on Top Overlay And Pad LED8-1(301.625mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (301.625mm,57.658mm) on Top Overlay And Pad LED8-2(301.625mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (303.428mm,124.308mm) on Top Overlay And Pad LED6-1(304.698mm,124.308mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (303.428mm,124.308mm) on Top Overlay And Pad LED6-2(302.158mm,124.308mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (313.69mm,124.435mm) on Top Overlay And Pad C7-1(313.69mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (313.69mm,127mm) on Top Overlay And Pad C7-2(313.69mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (314.641mm,59.08mm) on Top Overlay And Pad Q2-1(314.325mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (314.641mm,59.08mm) on Top Overlay And Pad Q2-3(314.325mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (321.437mm,124.46mm) on Top Overlay And Pad LED2-1(322.707mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (321.437mm,124.46mm) on Top Overlay And Pad LED2-2(320.167mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (325.755mm,58.293mm) on Top Overlay And Pad LED4-1(325.755mm,57.023mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (325.755mm,58.293mm) on Top Overlay And Pad LED4-2(325.755mm,59.563mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (331.47mm,124.435mm) on Top Overlay And Pad C3-1(331.47mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (331.47mm,127mm) on Top Overlay And Pad C3-2(331.47mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (338.771mm,59.08mm) on Top Overlay And Pad Q5-1(338.455mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (338.771mm,59.08mm) on Top Overlay And Pad Q5-3(338.455mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (339.217mm,124.46mm) on Top Overlay And Pad LED9-1(340.487mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (339.217mm,124.46mm) on Top Overlay And Pad LED9-2(337.947mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (349.885mm,124.435mm) on Top Overlay And Pad C9-1(349.885mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (349.885mm,127mm) on Top Overlay And Pad C9-2(349.885mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (349.885mm,57.658mm) on Top Overlay And Pad LED11-1(349.885mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (349.885mm,57.658mm) on Top Overlay And Pad LED11-2(349.885mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (357.175mm,124.409mm) on Top Overlay And Pad LED5-1(358.445mm,124.409mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (357.175mm,124.409mm) on Top Overlay And Pad LED5-2(355.905mm,124.409mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (360.945mm,59.029mm) on Top Overlay And Pad Q3-1(360.629mm,56.464mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (360.945mm,59.029mm) on Top Overlay And Pad Q3-3(360.629mm,61.544mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (367.665mm,124.435mm) on Top Overlay And Pad C6-1(367.665mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (367.665mm,127mm) on Top Overlay And Pad C6-2(367.665mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Arc (372.11mm,57.658mm) on Top Overlay And Pad D3-2(369.57mm,57.15mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (372.11mm,57.658mm) on Top Overlay And Pad LED7-1(372.11mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (372.11mm,57.658mm) on Top Overlay And Pad LED7-2(372.11mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (375.412mm,124.46mm) on Top Overlay And Pad LED1-1(376.682mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (375.412mm,124.46mm) on Top Overlay And Pad LED1-2(374.142mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (383.856mm,59.08mm) on Top Overlay And Pad Q1-1(383.54mm,56.515mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (383.856mm,59.08mm) on Top Overlay And Pad Q1-3(383.54mm,61.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (386.08mm,124.435mm) on Top Overlay And Pad C2-1(386.08mm,124.46mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (386.08mm,127mm) on Top Overlay And Pad C2-2(386.08mm,127mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (394.97mm,57.658mm) on Top Overlay And Pad LED3-1(394.97mm,56.388mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (394.97mm,57.658mm) on Top Overlay And Pad LED3-2(394.97mm,58.928mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-1(297.815mm,97.155mm) on Multi-Layer And Track (296.915mm,87.545mm)(296.915mm,99.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-2(297.815mm,94.615mm) on Multi-Layer And Track (296.915mm,87.545mm)(296.915mm,99.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-3(297.815mm,92.075mm) on Multi-Layer And Track (296.915mm,87.545mm)(296.915mm,99.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-4(297.815mm,89.535mm) on Multi-Layer And Track (296.915mm,87.545mm)(296.915mm,99.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C10-1(295.91mm,124.46mm) on Multi-Layer And Track (294.945mm,124.46mm)(294.945mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C10-1(295.91mm,124.46mm) on Multi-Layer And Track (296.875mm,124.485mm)(296.875mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C10-2(295.91mm,127mm) on Multi-Layer And Track (294.945mm,124.46mm)(294.945mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C10-2(295.91mm,127mm) on Multi-Layer And Track (296.875mm,124.485mm)(296.875mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(260.604mm,147.066mm) on Multi-Layer And Track (259.309mm,146.075mm)(260.579mm,146.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(260.604mm,147.066mm) on Multi-Layer And Track (260.579mm,145.313mm)(260.579mm,146.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(263.144mm,147.066mm) on Multi-Layer And Track (263.169mm,145.263mm)(263.169mm,146.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(263.144mm,147.066mm) on Multi-Layer And Track (263.169mm,146.025mm)(264.439mm,146.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-1(278.155mm,124.584mm) on Multi-Layer And Track (277.19mm,124.584mm)(277.19mm,127.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C13-1(278.155mm,124.584mm) on Multi-Layer And Track (279.121mm,124.609mm)(279.121mm,127.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C13-2(278.155mm,127.124mm) on Multi-Layer And Track (277.19mm,124.584mm)(277.19mm,127.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C13-2(278.155mm,127.124mm) on Multi-Layer And Track (279.121mm,124.609mm)(279.121mm,127.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C2-1(386.08mm,124.46mm) on Multi-Layer And Track (385.115mm,124.46mm)(385.115mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C2-1(386.08mm,124.46mm) on Multi-Layer And Track (387.045mm,124.485mm)(387.045mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C2-2(386.08mm,127mm) on Multi-Layer And Track (385.115mm,124.46mm)(385.115mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C2-2(386.08mm,127mm) on Multi-Layer And Track (387.045mm,124.485mm)(387.045mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-1(331.47mm,124.46mm) on Multi-Layer And Track (330.505mm,124.46mm)(330.505mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C3-1(331.47mm,124.46mm) on Multi-Layer And Track (332.435mm,124.485mm)(332.435mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-2(331.47mm,127mm) on Multi-Layer And Track (330.505mm,124.46mm)(330.505mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C3-2(331.47mm,127mm) on Multi-Layer And Track (332.435mm,124.485mm)(332.435mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-1(367.665mm,124.46mm) on Multi-Layer And Track (366.7mm,124.46mm)(366.7mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-1(367.665mm,124.46mm) on Multi-Layer And Track (368.63mm,124.485mm)(368.63mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C6-2(367.665mm,127mm) on Multi-Layer And Track (366.7mm,124.46mm)(366.7mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C6-2(367.665mm,127mm) on Multi-Layer And Track (368.63mm,124.485mm)(368.63mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-1(313.69mm,124.46mm) on Multi-Layer And Track (312.725mm,124.46mm)(312.725mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C7-1(313.69mm,124.46mm) on Multi-Layer And Track (314.655mm,124.485mm)(314.655mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-2(313.69mm,127mm) on Multi-Layer And Track (312.725mm,124.46mm)(312.725mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C7-2(313.69mm,127mm) on Multi-Layer And Track (314.655mm,124.485mm)(314.655mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-1(349.885mm,124.46mm) on Multi-Layer And Track (348.92mm,124.46mm)(348.92mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C9-1(349.885mm,124.46mm) on Multi-Layer And Track (350.85mm,124.485mm)(350.85mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-2(349.885mm,127mm) on Multi-Layer And Track (348.92mm,124.46mm)(348.92mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C9-2(349.885mm,127mm) on Multi-Layer And Track (350.85mm,124.485mm)(350.85mm,126.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(386.715mm,57.15mm) on Multi-Layer And Track (387.223mm,57.15mm)(387.883mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D1-1(386.715mm,57.15mm) on Multi-Layer And Track (387.883mm,56.439mm)(387.883mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(391.795mm,57.15mm) on Multi-Layer And Track (390.601mm,57.15mm)(391.287mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(317.5mm,57.15mm) on Multi-Layer And Track (318.008mm,57.15mm)(318.668mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D2-1(317.5mm,57.15mm) on Multi-Layer And Track (318.668mm,56.439mm)(318.668mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(322.58mm,57.15mm) on Multi-Layer And Track (321.386mm,57.15mm)(322.072mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(364.49mm,57.15mm) on Multi-Layer And Track (364.998mm,57.15mm)(365.658mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D3-1(364.49mm,57.15mm) on Multi-Layer And Track (365.658mm,56.439mm)(365.658mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(369.57mm,57.15mm) on Multi-Layer And Track (368.376mm,57.15mm)(369.062mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-1(293.37mm,56.515mm) on Multi-Layer And Track (293.878mm,56.515mm)(294.538mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D4-1(293.37mm,56.515mm) on Multi-Layer And Track (294.538mm,55.804mm)(294.538mm,57.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-2(298.45mm,56.515mm) on Multi-Layer And Track (297.256mm,56.515mm)(297.942mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Text "RL5" (335.813mm,55.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Track (339.477mm,56.125mm)(340.106mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Track (340.106mm,56.566mm)(340.106mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Track (341.503mm,57.15mm)(342.163mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D5-1(340.995mm,57.15mm) on Multi-Layer And Track (342.163mm,56.439mm)(342.163mm,57.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-2(346.075mm,57.15mm) on Multi-Layer And Track (344.881mm,57.15mm)(345.567mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D6-1(269.24mm,56.515mm) on Multi-Layer And Track (269.748mm,56.515mm)(270.408mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D6-1(269.24mm,56.515mm) on Multi-Layer And Track (270.408mm,55.804mm)(270.408mm,57.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D6-2(274.32mm,56.515mm) on Multi-Layer And Track (273.126mm,56.515mm)(273.812mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D7-1(245.491mm,56.515mm) on Multi-Layer And Track (245.999mm,56.515mm)(246.659mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D7-1(245.491mm,56.515mm) on Multi-Layer And Track (246.659mm,55.804mm)(246.659mm,57.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D7-2(250.571mm,56.515mm) on Multi-Layer And Track (249.377mm,56.515mm)(250.063mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-1(287.147mm,124.46mm) on Multi-Layer And Track (286.385mm,123.19mm)(286.385mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(284.607mm,124.46mm) on Multi-Layer And Track (285.369mm,123.19mm)(285.369mm,124.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(284.607mm,124.46mm) on Multi-Layer And Track (285.369mm,124.46mm)(285.369mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(284.607mm,124.46mm) on Multi-Layer And Track (285.369mm,124.46mm)(286.385mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(284.607mm,124.46mm) on Multi-Layer And Track (285.369mm,124.46mm)(286.385mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(376.682mm,124.46mm) on Multi-Layer And Track (375.92mm,123.19mm)(375.92mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-1(349.885mm,56.388mm) on Multi-Layer And Track (348.615mm,57.15mm)(351.155mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(349.885mm,58.928mm) on Multi-Layer And Track (348.615mm,57.15mm)(349.885mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(349.885mm,58.928mm) on Multi-Layer And Track (348.615mm,58.166mm)(349.885mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(349.885mm,58.928mm) on Multi-Layer And Track (349.885mm,58.166mm)(351.155mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(349.885mm,58.928mm) on Multi-Layer And Track (349.885mm,58.166mm)(351.155mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(374.142mm,124.46mm) on Multi-Layer And Track (374.904mm,123.19mm)(374.904mm,124.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(374.142mm,124.46mm) on Multi-Layer And Track (374.904mm,124.46mm)(374.904mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(374.142mm,124.46mm) on Multi-Layer And Track (374.904mm,124.46mm)(375.92mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(374.142mm,124.46mm) on Multi-Layer And Track (374.904mm,124.46mm)(375.92mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED12-1(277.495mm,56.388mm) on Multi-Layer And Track (276.225mm,57.15mm)(278.765mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED12-2(277.495mm,58.928mm) on Multi-Layer And Track (276.225mm,57.15mm)(277.495mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED12-2(277.495mm,58.928mm) on Multi-Layer And Track (276.225mm,58.166mm)(277.495mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED12-2(277.495mm,58.928mm) on Multi-Layer And Track (277.495mm,58.166mm)(278.765mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED12-2(277.495mm,58.928mm) on Multi-Layer And Track (277.495mm,58.166mm)(278.765mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED13-1(269.545mm,124.586mm) on Multi-Layer And Track (268.783mm,123.316mm)(268.783mm,125.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED13-2(267.005mm,124.586mm) on Multi-Layer And Track (267.767mm,123.316mm)(267.767mm,124.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED13-2(267.005mm,124.586mm) on Multi-Layer And Track (267.767mm,124.586mm)(267.767mm,125.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED13-2(267.005mm,124.586mm) on Multi-Layer And Track (267.767mm,124.586mm)(268.783mm,123.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED13-2(267.005mm,124.586mm) on Multi-Layer And Track (267.767mm,124.586mm)(268.783mm,125.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED14-1(253.602mm,56.388mm) on Multi-Layer And Track (252.332mm,57.15mm)(254.872mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED14-2(253.602mm,58.928mm) on Multi-Layer And Track (252.332mm,57.15mm)(253.602mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED14-2(253.602mm,58.928mm) on Multi-Layer And Track (252.332mm,58.166mm)(253.602mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED14-2(253.602mm,58.928mm) on Multi-Layer And Track (253.602mm,58.166mm)(254.872mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED14-2(253.602mm,58.928mm) on Multi-Layer And Track (253.602mm,58.166mm)(254.872mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(322.707mm,124.46mm) on Multi-Layer And Track (321.945mm,123.19mm)(321.945mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(320.167mm,124.46mm) on Multi-Layer And Track (320.929mm,123.19mm)(320.929mm,124.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(320.167mm,124.46mm) on Multi-Layer And Track (320.929mm,124.46mm)(320.929mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(320.167mm,124.46mm) on Multi-Layer And Track (320.929mm,124.46mm)(321.945mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(320.167mm,124.46mm) on Multi-Layer And Track (320.929mm,124.46mm)(321.945mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(394.97mm,56.388mm) on Multi-Layer And Track (393.7mm,57.15mm)(396.24mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(394.97mm,58.928mm) on Multi-Layer And Track (393.7mm,57.15mm)(394.97mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(394.97mm,58.928mm) on Multi-Layer And Track (393.7mm,58.166mm)(394.97mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(394.97mm,58.928mm) on Multi-Layer And Track (394.97mm,58.166mm)(396.24mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(394.97mm,58.928mm) on Multi-Layer And Track (394.97mm,58.166mm)(396.24mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-1(325.755mm,57.023mm) on Multi-Layer And Track (324.485mm,57.785mm)(327.025mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(325.755mm,59.563mm) on Multi-Layer And Track (324.485mm,57.785mm)(325.755mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(325.755mm,59.563mm) on Multi-Layer And Track (324.485mm,58.801mm)(325.755mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(325.755mm,59.563mm) on Multi-Layer And Track (325.755mm,58.801mm)(327.025mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(325.755mm,59.563mm) on Multi-Layer And Track (325.755mm,58.801mm)(327.025mm,58.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(358.445mm,124.409mm) on Multi-Layer And Track (357.683mm,123.139mm)(357.683mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(355.905mm,124.409mm) on Multi-Layer And Track (356.667mm,123.139mm)(356.667mm,124.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(355.905mm,124.409mm) on Multi-Layer And Track (356.667mm,124.409mm)(356.667mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(355.905mm,124.409mm) on Multi-Layer And Track (356.667mm,124.409mm)(357.683mm,123.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(355.905mm,124.409mm) on Multi-Layer And Track (356.667mm,124.409mm)(357.683mm,125.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-1(304.698mm,124.308mm) on Multi-Layer And Track (303.936mm,123.038mm)(303.936mm,125.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(302.158mm,124.308mm) on Multi-Layer And Track (302.92mm,123.038mm)(302.92mm,124.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(302.158mm,124.308mm) on Multi-Layer And Track (302.92mm,124.308mm)(302.92mm,125.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(302.158mm,124.308mm) on Multi-Layer And Track (302.92mm,124.308mm)(303.936mm,123.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(302.158mm,124.308mm) on Multi-Layer And Track (302.92mm,124.308mm)(303.936mm,125.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(372.11mm,56.388mm) on Multi-Layer And Track (370.84mm,57.15mm)(373.38mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(372.11mm,58.928mm) on Multi-Layer And Track (370.84mm,57.15mm)(372.11mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(372.11mm,58.928mm) on Multi-Layer And Track (370.84mm,58.166mm)(372.11mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(372.11mm,58.928mm) on Multi-Layer And Track (372.11mm,58.166mm)(373.38mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(372.11mm,58.928mm) on Multi-Layer And Track (372.11mm,58.166mm)(373.38mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(301.625mm,56.388mm) on Multi-Layer And Track (300.355mm,57.15mm)(302.895mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(301.625mm,58.928mm) on Multi-Layer And Track (300.355mm,57.15mm)(301.625mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(301.625mm,58.928mm) on Multi-Layer And Track (300.355mm,58.166mm)(301.625mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(301.625mm,58.928mm) on Multi-Layer And Track (301.625mm,58.166mm)(302.895mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(301.625mm,58.928mm) on Multi-Layer And Track (301.625mm,58.166mm)(302.895mm,58.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-1(340.487mm,124.46mm) on Multi-Layer And Track (339.725mm,123.19mm)(339.725mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(337.947mm,124.46mm) on Multi-Layer And Track (338.709mm,123.19mm)(338.709mm,124.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(337.947mm,124.46mm) on Multi-Layer And Track (338.709mm,124.46mm)(338.709mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(337.947mm,124.46mm) on Multi-Layer And Track (338.709mm,124.46mm)(339.725mm,123.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(337.947mm,124.46mm) on Multi-Layer And Track (338.709mm,124.46mm)(339.725mm,125.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(383.54mm,56.515mm) on Multi-Layer And Text "RL1" (380.887mm,55.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(383.54mm,56.515mm) on Multi-Layer And Track (384.562mm,56.125mm)(385.191mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(383.54mm,61.595mm) on Multi-Layer And Track (384.531mm,62.052mm)(385.191mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(314.325mm,56.515mm) on Multi-Layer And Text "RL2" (311.683mm,55.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(314.325mm,56.515mm) on Multi-Layer And Track (315.347mm,56.125mm)(315.976mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(314.325mm,61.595mm) on Multi-Layer And Track (315.316mm,62.052mm)(315.976mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(360.629mm,56.464mm) on Multi-Layer And Text "RL3" (358.673mm,55.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(360.629mm,56.464mm) on Multi-Layer And Track (361.651mm,56.075mm)(362.28mm,56.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(360.629mm,61.544mm) on Multi-Layer And Track (361.62mm,62.001mm)(362.28mm,61.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(290.195mm,56.515mm) on Multi-Layer And Text "RL4" (287.548mm,55.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(290.195mm,56.515mm) on Multi-Layer And Track (291.217mm,56.125mm)(291.846mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-3(290.195mm,61.595mm) on Multi-Layer And Track (291.186mm,62.052mm)(291.846mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(338.455mm,56.515mm) on Multi-Layer And Text "RL5" (335.813mm,55.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(338.455mm,56.515mm) on Multi-Layer And Track (339.477mm,56.125mm)(340.106mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-3(338.455mm,61.595mm) on Multi-Layer And Track (339.446mm,62.052mm)(340.106mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-1(266.065mm,56.515mm) on Multi-Layer And Text "RL6" (263.411mm,55.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-1(266.065mm,56.515mm) on Multi-Layer And Track (267.087mm,56.125mm)(267.716mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-3(266.065mm,61.595mm) on Multi-Layer And Track (267.056mm,62.052mm)(267.716mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-1(242.386mm,56.515mm) on Multi-Layer And Text "RL7" (239.573mm,55.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-1(242.386mm,56.515mm) on Multi-Layer And Track (243.408mm,56.125mm)(244.037mm,56.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-3(242.386mm,61.595mm) on Multi-Layer And Track (243.377mm,62.052mm)(244.037mm,61.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-1(326.339mm,65.687mm) on Multi-Layer And Track (326.339mm,66.906mm)(326.339mm,67.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-2(326.339mm,74.577mm) on Multi-Layer And Track (326.339mm,72.494mm)(326.339mm,73.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(379.73mm,132.715mm) on Multi-Layer And Track (379.73mm,130.607mm)(379.73mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-1(381.635mm,73.929mm) on Multi-Layer And Track (381.635mm,71.821mm)(381.635mm,72.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(381.635mm,65.039mm) on Multi-Layer And Text "Q1" (380.71mm,63.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-2(381.635mm,65.039mm) on Multi-Layer And Track (381.635mm,66.259mm)(381.635mm,67.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(379.73mm,123.825mm) on Multi-Layer And Track (379.73mm,125.044mm)(379.73mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-1(312.395mm,74.346mm) on Multi-Layer And Track (312.395mm,72.238mm)(312.395mm,73.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(312.395mm,65.456mm) on Multi-Layer And Text "Q2" (311.506mm,63.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(312.395mm,65.456mm) on Multi-Layer And Track (312.395mm,66.675mm)(312.395mm,67.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-1(361.315mm,132.715mm) on Multi-Layer And Track (361.315mm,130.607mm)(361.315mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-2(361.315mm,123.825mm) on Multi-Layer And Track (361.315mm,125.044mm)(361.315mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-1(307.34mm,132.715mm) on Multi-Layer And Track (307.34mm,130.607mm)(307.34mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-2(307.34mm,123.825mm) on Multi-Layer And Track (307.34mm,125.044mm)(307.34mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-1(353.695mm,132.715mm) on Multi-Layer And Track (353.695mm,130.607mm)(353.695mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(353.695mm,123.825mm) on Multi-Layer And Track (353.695mm,125.044mm)(353.695mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-1(299.72mm,132.715mm) on Multi-Layer And Track (299.72mm,130.607mm)(299.72mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(299.72mm,123.825mm) on Multi-Layer And Track (299.72mm,125.044mm)(299.72mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(372.745mm,62.23mm) on Multi-Layer And Text "LED7" (370.725mm,60.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-1(372.745mm,62.23mm) on Multi-Layer And Track (370.637mm,62.23mm)(371.526mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(363.855mm,62.23mm) on Multi-Layer And Track (365.074mm,62.23mm)(365.938mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(302.26mm,61.595mm) on Multi-Layer And Text "LED8" (300.228mm,60.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-1(302.26mm,61.595mm) on Multi-Layer And Track (300.152mm,61.595mm)(301.041mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(293.37mm,61.595mm) on Multi-Layer And Track (294.589mm,61.595mm)(295.453mm,61.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-1(364.49mm,123.825mm) on Multi-Layer And Track (364.49mm,125.044mm)(364.49mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(364.49mm,132.715mm) on Multi-Layer And Track (364.49mm,130.632mm)(364.49mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-1(310.515mm,123.825mm) on Multi-Layer And Track (310.515mm,125.044mm)(310.515mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-2(310.515mm,132.715mm) on Multi-Layer And Track (310.515mm,130.632mm)(310.515mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(325.12mm,132.715mm) on Multi-Layer And Track (325.12mm,130.607mm)(325.12mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-1(372.745mm,65.055mm) on Multi-Layer And Track (372.745mm,66.274mm)(372.745mm,67.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-2(372.745mm,73.945mm) on Multi-Layer And Track (372.745mm,71.862mm)(372.745mm,72.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(325.12mm,123.825mm) on Multi-Layer And Track (325.12mm,125.044mm)(325.12mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-1(300.99mm,65.405mm) on Multi-Layer And Track (300.99mm,66.624mm)(300.99mm,67.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-2(300.99mm,74.295mm) on Multi-Layer And Track (300.99mm,72.212mm)(300.99mm,73.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-1(359.41mm,73.929mm) on Multi-Layer And Track (359.41mm,71.821mm)(359.41mm,72.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(359.41mm,65.039mm) on Multi-Layer And Text "Q3" (357.81mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-2(359.41mm,65.039mm) on Multi-Layer And Track (359.41mm,66.259mm)(359.41mm,67.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-1(288.29mm,74.28mm) on Multi-Layer And Track (288.29mm,72.172mm)(288.29mm,73.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(288.29mm,65.39mm) on Multi-Layer And Text "Q4" (287.371mm,63.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-2(288.29mm,65.39mm) on Multi-Layer And Track (288.29mm,66.609mm)(288.29mm,67.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-1(343.535mm,132.715mm) on Multi-Layer And Track (343.535mm,130.607mm)(343.535mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(343.535mm,123.825mm) on Multi-Layer And Track (343.535mm,125.044mm)(343.535mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R26-1(289.56mm,132.691mm) on Multi-Layer And Track (289.56mm,130.582mm)(289.56mm,131.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R26-2(289.56mm,123.801mm) on Multi-Layer And Track (289.56mm,125.02mm)(289.56mm,125.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R27-1(335.28mm,132.715mm) on Multi-Layer And Track (335.28mm,130.607mm)(335.28mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R27-2(335.28mm,123.825mm) on Multi-Layer And Track (335.28mm,125.044mm)(335.28mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R28-1(281.94mm,132.715mm) on Multi-Layer And Track (281.94mm,130.607mm)(281.94mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R28-2(281.94mm,123.825mm) on Multi-Layer And Track (281.94mm,125.044mm)(281.94mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R29-1(350.52mm,62.23mm) on Multi-Layer And Text "LED11" (348.488mm,60.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R29-1(350.52mm,62.23mm) on Multi-Layer And Track (348.412mm,62.23mm)(349.301mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R29-2(341.63mm,62.23mm) on Multi-Layer And Track (342.849mm,62.23mm)(343.713mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R30-1(346.71mm,123.825mm) on Multi-Layer And Track (346.71mm,125.044mm)(346.71mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R30-2(346.71mm,132.715mm) on Multi-Layer And Track (346.71mm,130.632mm)(346.71mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(371.475mm,132.715mm) on Multi-Layer And Track (371.475mm,130.607mm)(371.475mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R31-1(292.735mm,123.825mm) on Multi-Layer And Track (292.735mm,125.044mm)(292.735mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R31-2(292.735mm,132.715mm) on Multi-Layer And Track (292.735mm,130.632mm)(292.735mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(371.475mm,123.825mm) on Multi-Layer And Track (371.475mm,125.044mm)(371.475mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R32-1(278.13mm,62.23mm) on Multi-Layer And Text "LED12" (276.097mm,60.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R32-1(278.13mm,62.23mm) on Multi-Layer And Track (276.022mm,62.23mm)(276.911mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R32-2(269.24mm,62.23mm) on Multi-Layer And Track (270.459mm,62.23mm)(271.323mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R33-1(349.885mm,65.205mm) on Multi-Layer And Track (349.885mm,66.424mm)(349.885mm,67.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R33-2(349.885mm,74.095mm) on Multi-Layer And Track (349.885mm,72.012mm)(349.885mm,72.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R34-1(278.13mm,65.405mm) on Multi-Layer And Track (278.13mm,66.624mm)(278.13mm,67.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R34-2(278.13mm,74.295mm) on Multi-Layer And Track (278.13mm,72.212mm)(278.13mm,73.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R35-1(336.55mm,74.079mm) on Multi-Layer And Track (336.55mm,71.971mm)(336.55mm,72.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R35-2(336.55mm,65.189mm) on Multi-Layer And Text "Q5" (335.636mm,63.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R35-2(336.55mm,65.189mm) on Multi-Layer And Track (336.55mm,66.409mm)(336.55mm,67.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R36-1(264.16mm,74.28mm) on Multi-Layer And Track (264.16mm,72.172mm)(264.16mm,73.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R36-2(264.16mm,65.39mm) on Multi-Layer And Text "Q6" (263.234mm,63.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R36-2(264.16mm,65.39mm) on Multi-Layer And Track (264.16mm,66.609mm)(264.16mm,67.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R37-1(272.288mm,132.842mm) on Multi-Layer And Track (272.288mm,130.734mm)(272.288mm,131.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R37-2(272.288mm,123.952mm) on Multi-Layer And Track (272.288mm,125.171mm)(272.288mm,126.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R38-1(264.414mm,132.842mm) on Multi-Layer And Track (264.414mm,130.734mm)(264.414mm,131.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R38-2(264.414mm,123.952mm) on Multi-Layer And Track (264.414mm,125.171mm)(264.414mm,126.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R39-1(275.336mm,123.942mm) on Multi-Layer And Track (275.336mm,125.161mm)(275.336mm,126.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R39-2(275.336mm,132.832mm) on Multi-Layer And Track (275.336mm,130.749mm)(275.336mm,131.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R40-1(254.203mm,62.154mm) on Multi-Layer And Text "LED14" (252.197mm,60.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R40-1(254.203mm,62.154mm) on Multi-Layer And Track (252.095mm,62.154mm)(252.984mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R40-2(245.313mm,62.154mm) on Multi-Layer And Track (246.532mm,62.154mm)(247.396mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(317.5mm,132.715mm) on Multi-Layer And Track (317.5mm,130.607mm)(317.5mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R41-1(253.898mm,65.405mm) on Multi-Layer And Track (253.898mm,66.624mm)(253.898mm,67.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R41-2(253.898mm,74.295mm) on Multi-Layer And Track (253.898mm,72.212mm)(253.898mm,73.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(317.5mm,123.825mm) on Multi-Layer And Track (317.5mm,125.044mm)(317.5mm,125.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R42-1(240.504mm,73.731mm) on Multi-Layer And Track (240.504mm,71.623mm)(240.504mm,72.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R42-2(240.504mm,64.841mm) on Multi-Layer And Text "Q7" (239.573mm,63.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R42-2(240.504mm,64.841mm) on Multi-Layer And Track (240.504mm,66.06mm)(240.504mm,66.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(395.605mm,62.23mm) on Multi-Layer And Text "LED3" (393.573mm,60.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(395.605mm,62.23mm) on Multi-Layer And Track (393.497mm,62.23mm)(394.386mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(386.715mm,62.23mm) on Multi-Layer And Track (387.934mm,62.23mm)(388.798mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(326.39mm,62.23mm) on Multi-Layer And Text "LED4" (324.358mm,61.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(326.39mm,62.23mm) on Multi-Layer And Track (324.282mm,62.23mm)(325.171mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(317.5mm,62.23mm) on Multi-Layer And Track (318.719mm,62.23mm)(319.583mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-1(382.905mm,123.825mm) on Multi-Layer And Track (382.905mm,125.044mm)(382.905mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-2(382.905mm,132.715mm) on Multi-Layer And Track (382.905mm,130.632mm)(382.905mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-1(328.295mm,123.825mm) on Multi-Layer And Track (328.295mm,125.044mm)(328.295mm,125.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-2(328.295mm,132.715mm) on Multi-Layer And Track (328.295mm,130.632mm)(328.295mm,131.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-1(394.97mm,65.055mm) on Multi-Layer And Track (394.97mm,66.274mm)(394.97mm,67.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-2(394.97mm,73.945mm) on Multi-Layer And Track (394.97mm,71.862mm)(394.97mm,72.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL1-1(382.428mm,38.505mm) on Multi-Layer And Track (380.731mm,34.925mm)(380.731mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL1-1(382.428mm,38.505mm) on Multi-Layer And Track (384.018mm,39.101mm)(385.694mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL1-2(394.62mm,38.505mm) on Multi-Layer And Track (391.028mm,39.101mm)(392.959mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL1-3(394.62mm,50.705mm) on Multi-Layer And Track (390.122mm,51.074mm)(393.017mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(388.62mm,52.705mm) on Multi-Layer And Track (380.731mm,54.315mm)(396.494mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(388.62mm,52.705mm) on Multi-Layer And Track (388.623mm,46.629mm)(388.623mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL1-5(382.62mm,50.705mm) on Multi-Layer And Track (384.254mm,51.099mm)(387.124mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL2-1(313.213mm,38.505mm) on Multi-Layer And Track (311.516mm,34.925mm)(311.516mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL2-1(313.213mm,38.505mm) on Multi-Layer And Track (314.803mm,39.101mm)(316.479mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL2-2(325.405mm,38.505mm) on Multi-Layer And Track (321.813mm,39.101mm)(323.744mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL2-3(325.405mm,50.705mm) on Multi-Layer And Track (320.907mm,51.074mm)(323.802mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(319.405mm,52.705mm) on Multi-Layer And Track (311.516mm,54.315mm)(327.279mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(319.405mm,52.705mm) on Multi-Layer And Track (319.408mm,46.629mm)(319.408mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL2-5(313.405mm,50.705mm) on Multi-Layer And Track (315.039mm,51.099mm)(317.909mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL3-1(360.203mm,38.505mm) on Multi-Layer And Track (358.506mm,34.925mm)(358.506mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL3-1(360.203mm,38.505mm) on Multi-Layer And Track (361.793mm,39.101mm)(363.469mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL3-2(372.395mm,38.505mm) on Multi-Layer And Track (368.803mm,39.101mm)(370.734mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL3-3(372.395mm,50.705mm) on Multi-Layer And Track (367.897mm,51.074mm)(370.792mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(366.395mm,52.705mm) on Multi-Layer And Track (358.506mm,54.315mm)(374.269mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(366.395mm,52.705mm) on Multi-Layer And Track (366.398mm,46.629mm)(366.398mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL3-5(360.395mm,50.705mm) on Multi-Layer And Track (362.029mm,51.099mm)(364.899mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL4-1(289.083mm,38.505mm) on Multi-Layer And Track (287.386mm,34.925mm)(287.386mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL4-1(289.083mm,38.505mm) on Multi-Layer And Track (290.673mm,39.101mm)(292.349mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL4-2(301.275mm,38.505mm) on Multi-Layer And Track (297.683mm,39.101mm)(299.614mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL4-3(301.275mm,50.705mm) on Multi-Layer And Track (296.777mm,51.074mm)(299.672mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(295.275mm,52.705mm) on Multi-Layer And Track (287.386mm,54.315mm)(303.149mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(295.275mm,52.705mm) on Multi-Layer And Track (295.278mm,46.629mm)(295.278mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL4-5(289.275mm,50.705mm) on Multi-Layer And Track (290.909mm,51.099mm)(293.779mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL5-1(337.343mm,38.505mm) on Multi-Layer And Track (335.646mm,34.925mm)(335.646mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL5-1(337.343mm,38.505mm) on Multi-Layer And Track (338.933mm,39.101mm)(340.609mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL5-2(349.535mm,38.505mm) on Multi-Layer And Track (345.943mm,39.101mm)(347.874mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL5-3(349.535mm,50.705mm) on Multi-Layer And Track (345.037mm,51.074mm)(347.932mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(343.535mm,52.705mm) on Multi-Layer And Track (335.646mm,54.315mm)(351.409mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(343.535mm,52.705mm) on Multi-Layer And Track (343.538mm,46.629mm)(343.538mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL5-5(337.535mm,50.705mm) on Multi-Layer And Track (339.169mm,51.099mm)(342.039mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL6-1(264.953mm,38.505mm) on Multi-Layer And Track (263.256mm,34.925mm)(263.256mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL6-1(264.953mm,38.505mm) on Multi-Layer And Track (266.543mm,39.101mm)(268.219mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL6-2(277.145mm,38.505mm) on Multi-Layer And Track (273.553mm,39.101mm)(275.484mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL6-3(277.145mm,50.705mm) on Multi-Layer And Track (272.647mm,51.074mm)(275.542mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-4(271.145mm,52.705mm) on Multi-Layer And Track (263.256mm,54.315mm)(279.019mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-4(271.145mm,52.705mm) on Multi-Layer And Track (271.148mm,46.629mm)(271.148mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL6-5(265.145mm,50.705mm) on Multi-Layer And Track (266.779mm,51.099mm)(269.649mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad RL7-1(241.097mm,38.505mm) on Multi-Layer And Track (239.4mm,34.925mm)(239.4mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad RL7-1(241.097mm,38.505mm) on Multi-Layer And Track (242.687mm,39.101mm)(244.363mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad RL7-2(253.289mm,38.505mm) on Multi-Layer And Track (249.697mm,39.101mm)(251.628mm,39.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad RL7-3(253.289mm,50.705mm) on Multi-Layer And Track (248.79mm,51.074mm)(251.686mm,51.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL7-4(247.289mm,52.705mm) on Multi-Layer And Track (239.4mm,54.315mm)(255.163mm,54.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL7-4(247.289mm,52.705mm) on Multi-Layer And Track (247.292mm,46.629mm)(247.292mm,51.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad RL7-5(241.289mm,50.705mm) on Multi-Layer And Track (242.923mm,51.099mm)(245.793mm,51.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-1(389.255mm,73.028mm) on Multi-Layer And Track (385.445mm,74.298mm)(390.525mm,74.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-2(386.715mm,73.028mm) on Multi-Layer And Track (385.445mm,74.298mm)(390.525mm,74.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(386.715mm,65.408mm) on Multi-Layer And Text "R5" (385.969mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-3(386.715mm,65.408mm) on Multi-Layer And Track (385.445mm,64.138mm)(390.525mm,64.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-4(389.255mm,65.408mm) on Multi-Layer And Text "R5" (385.969mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-4(389.255mm,65.408mm) on Multi-Layer And Track (385.445mm,64.138mm)(390.525mm,64.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-1(320.04mm,73.66mm) on Multi-Layer And Track (316.23mm,74.93mm)(321.31mm,74.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-2(317.5mm,73.66mm) on Multi-Layer And Track (316.23mm,74.93mm)(321.31mm,74.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(317.5mm,66.04mm) on Multi-Layer And Text "R6" (316.763mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-3(317.5mm,66.04mm) on Multi-Layer And Track (316.23mm,64.77mm)(321.31mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(320.04mm,66.04mm) on Multi-Layer And Text "R6" (316.763mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-4(320.04mm,66.04mm) on Multi-Layer And Track (316.23mm,64.77mm)(321.31mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-1(367.665mm,73.028mm) on Multi-Layer And Track (363.855mm,74.298mm)(368.935mm,74.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-2(365.125mm,73.028mm) on Multi-Layer And Track (363.855mm,74.298mm)(368.935mm,74.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-3(365.125mm,65.408mm) on Multi-Layer And Text "R17" (363.121mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-3(365.125mm,65.408mm) on Multi-Layer And Track (363.855mm,64.138mm)(368.935mm,64.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-4(367.665mm,65.408mm) on Multi-Layer And Text "R17" (363.121mm,64.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-4(367.665mm,65.408mm) on Multi-Layer And Track (363.855mm,64.138mm)(368.935mm,64.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-1(296.545mm,73.025mm) on Multi-Layer And Track (292.735mm,74.295mm)(297.815mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-2(294.005mm,73.025mm) on Multi-Layer And Track (292.735mm,74.295mm)(297.815mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(294.005mm,65.405mm) on Multi-Layer And Text "R18" (292.63mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-3(294.005mm,65.405mm) on Multi-Layer And Track (292.735mm,64.135mm)(297.815mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-4(296.545mm,65.405mm) on Multi-Layer And Text "R18" (292.63mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-4(296.545mm,65.405mm) on Multi-Layer And Track (292.735mm,64.135mm)(297.815mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U5-1(344.805mm,73.178mm) on Multi-Layer And Track (340.995mm,74.448mm)(346.075mm,74.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U5-2(342.265mm,73.178mm) on Multi-Layer And Track (340.995mm,74.448mm)(346.075mm,74.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-3(342.265mm,65.558mm) on Multi-Layer And Text "R29" (340.893mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U5-3(342.265mm,65.558mm) on Multi-Layer And Track (340.995mm,64.288mm)(346.075mm,64.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U5-4(344.805mm,65.558mm) on Multi-Layer And Text "R29" (340.893mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U5-4(344.805mm,65.558mm) on Multi-Layer And Track (340.995mm,64.288mm)(346.075mm,64.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-1(272.415mm,73.378mm) on Multi-Layer And Track (268.605mm,74.648mm)(273.685mm,74.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-2(269.875mm,73.378mm) on Multi-Layer And Track (268.605mm,74.648mm)(273.685mm,74.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-3(269.875mm,65.758mm) on Multi-Layer And Text "R32" (268.493mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-3(269.875mm,65.758mm) on Multi-Layer And Track (268.605mm,64.488mm)(273.685mm,64.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-4(272.415mm,65.758mm) on Multi-Layer And Text "R32" (268.493mm,64.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-4(272.415mm,65.758mm) on Multi-Layer And Track (268.605mm,64.488mm)(273.685mm,64.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U8-1(249.047mm,72.829mm) on Multi-Layer And Track (245.237mm,74.099mm)(250.317mm,74.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U8-2(246.507mm,72.829mm) on Multi-Layer And Track (245.237mm,74.099mm)(250.317mm,74.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(246.507mm,65.209mm) on Multi-Layer And Text "R40" (244.577mm,64.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U8-3(246.507mm,65.209mm) on Multi-Layer And Track (245.237mm,63.939mm)(250.317mm,63.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-4(249.047mm,65.209mm) on Multi-Layer And Text "R40" (244.577mm,64.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U8-4(249.047mm,65.209mm) on Multi-Layer And Track (245.237mm,63.939mm)(250.317mm,63.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
Rule Violations :397

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (242.702mm,59.08mm) on Top Overlay And Text "RL7" (239.573mm,55.169mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (266.381mm,59.08mm) on Top Overlay And Text "RL6" (263.411mm,55.175mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (290.511mm,59.08mm) on Top Overlay And Text "RL4" (287.548mm,55.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (314.641mm,59.08mm) on Top Overlay And Text "RL2" (311.683mm,55.169mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (338.771mm,59.08mm) on Top Overlay And Text "RL5" (335.813mm,55.169mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (360.945mm,59.029mm) on Top Overlay And Text "RL3" (358.673mm,55.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (383.856mm,59.08mm) on Top Overlay And Text "RL1" (380.887mm,55.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (295.072mm,129.413mm) on Top Overlay And Track (298.755mm,125.908mm)(298.755mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (295.072mm,129.413mm) on Top Overlay And Track (298.755mm,130.607mm)(300.685mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (394.868mm,112.878mm) on Top Overlay And Track (394.716mm,114.046mm)(394.716mm,126.746mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C12" (394.868mm,112.878mm) on Top Overlay And Track (394.716mm,114.046mm)(400.812mm,114.046mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (277.317mm,129.54mm) on Top Overlay And Track (280.975mm,125.908mm)(280.975mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C13" (277.317mm,129.54mm) on Top Overlay And Track (280.975mm,130.607mm)(282.905mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "D26" (354.675mm,89.135mm) on Top Overlay And Text "D27" (357.075mm,89.135mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "D3" (363.83mm,59.292mm) on Top Overlay And Track (365.938mm,61.265mm)(365.938mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "D3" (363.83mm,59.292mm) on Top Overlay And Track (365.938mm,61.265mm)(370.637mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D5" (340.309mm,59.284mm) on Top Overlay And Track (340.106mm,56.566mm)(340.106mm,61.722mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "GND" (367.375mm,89.135mm) on Top Overlay And Text "VIN" (369.675mm,89.135mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (373.482mm,126.873mm) on Top Overlay And Track (378.765mm,125.908mm)(378.765mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED10" (283.921mm,126.873mm) on Top Overlay And Track (288.595mm,125.883mm)(288.595mm,130.582mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED10" (283.921mm,126.873mm) on Top Overlay And Track (290.525mm,125.883mm)(290.525mm,130.582mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED11" (348.488mm,60.604mm) on Top Overlay And Track (343.713mm,61.265mm)(348.412mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED11" (348.488mm,60.604mm) on Top Overlay And Track (348.412mm,61.265mm)(348.412mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED11" (348.488mm,60.604mm) on Top Overlay And Track (348.412mm,62.23mm)(349.301mm,62.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED12" (276.097mm,60.617mm) on Top Overlay And Track (271.323mm,61.265mm)(276.022mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED12" (276.097mm,60.617mm) on Top Overlay And Track (276.022mm,61.265mm)(276.022mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED12" (276.097mm,60.617mm) on Top Overlay And Track (276.022mm,62.23mm)(276.911mm,62.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED13" (266.344mm,127mm) on Top Overlay And Track (271.323mm,126.035mm)(271.323mm,130.734mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED13" (266.344mm,127mm) on Top Overlay And Track (273.253mm,126.035mm)(273.253mm,130.734mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED14" (252.197mm,60.604mm) on Top Overlay And Track (247.396mm,61.189mm)(252.095mm,61.189mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED14" (252.197mm,60.604mm) on Top Overlay And Track (252.095mm,61.189mm)(252.095mm,63.119mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED14" (252.197mm,60.604mm) on Top Overlay And Track (252.095mm,62.154mm)(252.984mm,62.154mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (319.481mm,126.873mm) on Top Overlay And Track (324.155mm,125.908mm)(324.155mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (393.573mm,60.625mm) on Top Overlay And Track (388.798mm,61.265mm)(393.497mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (393.573mm,60.625mm) on Top Overlay And Track (393.497mm,61.265mm)(393.497mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED3" (393.573mm,60.625mm) on Top Overlay And Track (393.497mm,62.23mm)(394.386mm,62.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (324.358mm,61.265mm) on Top Overlay And Track (319.583mm,61.265mm)(324.282mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "LED4" (324.358mm,61.265mm) on Top Overlay And Track (319.583mm,63.195mm)(324.282mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (324.358mm,61.265mm) on Top Overlay And Track (324.282mm,61.265mm)(324.282mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED4" (324.358mm,61.265mm) on Top Overlay And Track (324.282mm,62.23mm)(325.171mm,62.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED5" (355.244mm,126.822mm) on Top Overlay And Track (360.35mm,125.908mm)(360.35mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED6" (301.498mm,126.721mm) on Top Overlay And Track (306.375mm,125.908mm)(306.375mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED7" (370.725mm,60.625mm) on Top Overlay And Track (365.938mm,61.265mm)(370.637mm,61.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED7" (370.725mm,60.625mm) on Top Overlay And Track (370.637mm,61.265mm)(370.637mm,63.195mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED7" (370.725mm,60.625mm) on Top Overlay And Track (370.637mm,62.23mm)(371.526mm,62.23mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED8" (300.228mm,60.617mm) on Top Overlay And Track (295.453mm,60.63mm)(300.152mm,60.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "LED8" (300.228mm,60.617mm) on Top Overlay And Track (295.453mm,62.56mm)(300.152mm,62.56mm) on Top Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED8" (300.228mm,60.617mm) on Top Overlay And Track (300.152mm,60.63mm)(300.152mm,62.56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED8" (300.228mm,60.617mm) on Top Overlay And Track (300.152mm,61.595mm)(301.041mm,61.595mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED9" (337.261mm,126.873mm) on Top Overlay And Track (342.57mm,125.908mm)(342.57mm,130.607mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "OUT+" (255.778mm,92.71mm) on Top Overlay And Track (239.014mm,86.868mm)(260.858mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (360.375mm,134.493mm) on Top Overlay And Text "R19" (363.55mm,134.468mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (306.4mm,134.493mm) on Top Overlay And Text "R20" (309.575mm,134.468mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (363.121mm,64.181mm) on Top Overlay And Track (363.855mm,64.138mm)(363.855mm,74.298mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R17" (363.121mm,64.181mm) on Top Overlay And Track (363.855mm,64.138mm)(368.935mm,64.138mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (292.63mm,63.551mm) on Top Overlay And Track (292.735mm,64.135mm)(292.735mm,74.295mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (292.63mm,63.551mm) on Top Overlay And Track (292.735mm,64.135mm)(297.815mm,64.135mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R25" (342.595mm,134.493mm) on Top Overlay And Text "R30" (345.77mm,134.468mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R29" (340.893mm,64.186mm) on Top Overlay And Track (340.995mm,64.288mm)(340.995mm,74.448mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R29" (340.893mm,64.186mm) on Top Overlay And Track (340.995mm,64.288mm)(346.075mm,64.288mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (268.493mm,64.186mm) on Top Overlay And Track (268.605mm,64.488mm)(268.605mm,74.648mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R32" (268.493mm,64.186mm) on Top Overlay And Track (268.605mm,64.488mm)(273.685mm,64.488mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R37" (271.348mm,134.62mm) on Top Overlay And Text "R39" (274.396mm,134.595mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (244.577mm,64.11mm) on Top Overlay And Track (245.237mm,63.939mm)(245.237mm,74.099mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R40" (244.577mm,64.11mm) on Top Overlay And Track (245.237mm,63.939mm)(250.317mm,63.939mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5" (385.969mm,64.181mm) on Top Overlay And Track (385.445mm,64.138mm)(390.525mm,64.138mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6" (316.763mm,64.186mm) on Top Overlay And Track (316.23mm,64.77mm)(321.31mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "RL1" (380.887mm,55.171mm) on Top Overlay And Track (384.562mm,56.125mm)(385.191mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL2" (311.683mm,55.169mm) on Top Overlay And Track (315.347mm,56.125mm)(315.976mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RL2" (311.683mm,55.169mm) on Top Overlay And Track (315.976mm,56.566mm)(315.976mm,61.722mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL3" (358.673mm,55.171mm) on Top Overlay And Track (361.651mm,56.075mm)(362.28mm,56.515mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL3" (358.673mm,55.171mm) on Top Overlay And Track (362.28mm,56.515mm)(362.28mm,61.671mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL4" (287.548mm,55.171mm) on Top Overlay And Track (291.217mm,56.125mm)(291.846mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL5" (335.813mm,55.169mm) on Top Overlay And Track (339.477mm,56.125mm)(340.106mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.014mm < 0.254mm) Between Text "RL5" (335.813mm,55.169mm) on Top Overlay And Track (340.106mm,56.566mm)(340.106mm,61.722mm) on Top Overlay Silk Text to Silk Clearance [0.014mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL6" (263.411mm,55.175mm) on Top Overlay And Track (267.087mm,56.125mm)(267.716mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "RL6" (263.411mm,55.175mm) on Top Overlay And Track (267.716mm,56.566mm)(267.716mm,61.722mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RL7" (239.573mm,55.169mm) on Top Overlay And Track (243.408mm,56.125mm)(244.037mm,56.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "RL7" (239.573mm,55.169mm) on Top Overlay And Track (244.037mm,56.566mm)(244.037mm,61.722mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
Rule Violations :79

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 480
Waived Violations : 0
Time Elapsed        : 00:00:02