// Seed: 1807265043
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input reg id_4,
    input id_5,
    output id_6,
    output reg id_7,
    input logic id_8,
    output logic id_9,
    output id_10
);
  always @(negedge id_4)
    if (1) begin
      id_7 <= 1;
    end
  type_17(
      id_2, id_6[1], id_4, id_7, 1
  );
  logic id_11;
  assign id_1 = id_8;
endmodule
