// Seed: 3288775283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = 1;
  wire  id_7;
  assign module_2.id_0 = 0;
  logic id_8;
  logic [-1 : 1] id_9;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3
    , id_13,
    input wor id_4#(
        .id_14(1 == 1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(-1)
    )
    , id_19,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    output wand id_8,
    input wor id_9[-1 : 1],
    output supply0 id_10,
    input wor id_11
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19
  );
endmodule
