From 0503311c9a0c4a5429c8db24d1e2ed9abe78552e Mon Sep 17 00:00:00 2001
From: Tin Le <tin.le.wh@rvc.renesas.com>
Date: Wed, 22 Jul 2020 11:29:44 +0700
Subject: [PATCH 480/504] ARM: dts: r8a7742: Add description of usbphy to SoC
 dtsi

Add usbphy node with three USB channels usb{0,1,2}.

Signed-off-by: Tin Le <tin.le.wh@rvc.renesas.com>
Signed-off-by: Quynh Nguyen <quynhnguyen.xb@renesas.com>
Signed-off-by: Hao Bui <hao.bui.yg@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index 982ad91..92a2cec 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -799,6 +799,32 @@
 		dma-channels = <13>;
 	};
 
+	usbphy: usb-phy@e6590100 {
+		compatible = "renesas,usb-phy-r8a7742";
+		reg = <0 0xe6590100 0 0x100>;
+		clocks = <&mstp7_clks R8A7742_CLK_HSUSB>;
+		clock-names = "usbhs";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+		status = "disabled";
+
+		usb0: usb-channel@0 {
+			reg = <0>;
+			#phy-cells = <1>;
+		};
+
+		usb1: usb-channel@1 {
+			reg = <1>;
+			#phy-cells = <1>;
+		};
+
+		usb2: usb-channel@2 {
+			reg = <2>;
+			#phy-cells = <1>;
+		};
+	};
+
 	pci0: pci@ee090000 {
 		compatible = "renesas,pci-r8a7742";
 		device_type = "pci";
-- 
2.7.4

