// Seed: 718119858
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1
    , id_4,
    output uwire id_2
);
  module_0 modCall_1 ();
  assign id_4 = 1;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  assign {1, id_1, 1, 1, id_2, id_2} = 1;
  assign id_4 = 1;
  for (id_5 = 1; 1'd0; id_4 = 1) begin : LABEL_0
    initial
      #1 begin : LABEL_0
        id_5 <= id_0;
      end
  end
  assign id_5 = {id_2{1'b0 | 1'h0 | 1'b0 + 1 | id_1}};
  supply1 id_6;
  module_0 modCall_1 ();
  assign id_6 = 1;
  wire id_7;
endmodule
