

================================================================
== Vitis HLS Report for 'estimate_motion_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Tue Apr  4 19:45:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.895 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      26|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        9|      82|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_53_32_1_1_U47  |mux_53_32_1_1  |        0|   0|  0|  26|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  26|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_243_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln91_fu_237_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_18    |   9|          2|    3|          6|
    |i_fu_60                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_18_reg_294             |  3|   0|    3|          0|
    |i_fu_60                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  estimate_motion_Pipeline_VITIS_LOOP_91_1|  return value|
|idx                   |   in|   32|     ap_none|                                       idx|        scalar|
|idx_1                 |   in|   32|     ap_none|                                     idx_1|        scalar|
|idx_2                 |   in|   32|     ap_none|                                     idx_2|        scalar|
|idx_3                 |   in|   32|     ap_none|                                     idx_3|        scalar|
|idx_4                 |   in|   32|     ap_none|                                     idx_4|        scalar|
|subopoint_x_address0  |  out|    3|   ap_memory|                               subopoint_x|         array|
|subopoint_x_ce0       |  out|    1|   ap_memory|                               subopoint_x|         array|
|subopoint_x_we0       |  out|    1|   ap_memory|                               subopoint_x|         array|
|subopoint_x_d0        |  out|   32|   ap_memory|                               subopoint_x|         array|
|subopoint_y_address0  |  out|    3|   ap_memory|                               subopoint_y|         array|
|subopoint_y_ce0       |  out|    1|   ap_memory|                               subopoint_y|         array|
|subopoint_y_we0       |  out|    1|   ap_memory|                               subopoint_y|         array|
|subopoint_y_d0        |  out|   32|   ap_memory|                               subopoint_y|         array|
|subopoint_z_address0  |  out|    3|   ap_memory|                               subopoint_z|         array|
|subopoint_z_ce0       |  out|    1|   ap_memory|                               subopoint_z|         array|
|subopoint_z_we0       |  out|    1|   ap_memory|                               subopoint_z|         array|
|subopoint_z_d0        |  out|   32|   ap_memory|                               subopoint_z|         array|
|opoint_x_address0     |  out|    9|   ap_memory|                                  opoint_x|         array|
|opoint_x_ce0          |  out|    1|   ap_memory|                                  opoint_x|         array|
|opoint_x_q0           |   in|   32|   ap_memory|                                  opoint_x|         array|
|opoint_y_address0     |  out|    9|   ap_memory|                                  opoint_y|         array|
|opoint_y_ce0          |  out|    1|   ap_memory|                                  opoint_y|         array|
|opoint_y_q0           |   in|   32|   ap_memory|                                  opoint_y|         array|
|opoint_z_address0     |  out|    9|   ap_memory|                                  opoint_z|         array|
|opoint_z_ce0          |  out|    1|   ap_memory|                                  opoint_z|         array|
|opoint_z_q0           |   in|   32|   ap_memory|                                  opoint_z|         array|
|subipoint_x_address0  |  out|    3|   ap_memory|                               subipoint_x|         array|
|subipoint_x_ce0       |  out|    1|   ap_memory|                               subipoint_x|         array|
|subipoint_x_we0       |  out|    1|   ap_memory|                               subipoint_x|         array|
|subipoint_x_d0        |  out|   32|   ap_memory|                               subipoint_x|         array|
|subipoint_y_address0  |  out|    3|   ap_memory|                               subipoint_y|         array|
|subipoint_y_ce0       |  out|    1|   ap_memory|                               subipoint_y|         array|
|subipoint_y_we0       |  out|    1|   ap_memory|                               subipoint_y|         array|
|subipoint_y_d0        |  out|   32|   ap_memory|                               subipoint_y|         array|
|ipoint_x_address0     |  out|    9|   ap_memory|                                  ipoint_x|         array|
|ipoint_x_ce0          |  out|    1|   ap_memory|                                  ipoint_x|         array|
|ipoint_x_q0           |   in|   32|   ap_memory|                                  ipoint_x|         array|
|ipoint_y_address0     |  out|    9|   ap_memory|                                  ipoint_y|         array|
|ipoint_y_ce0          |  out|    1|   ap_memory|                                  ipoint_y|         array|
|ipoint_y_q0           |   in|   32|   ap_memory|                                  ipoint_y|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

