$date
	Wed Dec 11 20:39:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sequence_detector $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 1 ! detected $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 %
0"
1#
#25
b1 &
1"
#30
b10 %
0"
0#
#35
b0 %
b10 &
1"
#40
b11 %
0"
1#
#45
b11 &
1"
#50
0"
#55
1"
#60
b100 %
0"
0#
#65
b0 %
b100 &
1"
#70
b101 %
0"
1#
#75
b1 %
b101 &
1"
#80
b110 %
0"
0#
#85
1!
b110 &
1"
#90
0"
1#
#95
1"
#100
0"
0#
#105
1"
#110
0"
1#
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
