- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Is there a way to generate Verilog stripped of non-synthesis code?](https://discourse.llvm.org/t/is-there-a-way-to-generate-verilog-stripped-of-non-synthesis-code/61188#post_8)
- [Is there a way to generate Verilog stripped of non-synthesis code?](https://discourse.llvm.org/t/is-there-a-way-to-generate-verilog-stripped-of-non-synthesis-code/61188#post_7)
- [Is there a way to generate Verilog stripped of non-synthesis code?](https://discourse.llvm.org/t/is-there-a-way-to-generate-verilog-stripped-of-non-synthesis-code/61188#post_6)
- [Enable single-line case statements in LLVM clang-format style?](https://discourse.llvm.org/t/enable-single-line-case-statements-in-llvm-clang-format-style/61062#post_14)
- [Is there a way to generate Verilog stripped of non-synthesis code?](https://discourse.llvm.org/t/is-there-a-way-to-generate-verilog-stripped-of-non-synthesis-code/61188#post_5)
<!-- DISCOURSE-LLVM:END -->
