let debug = (..._) => { };
try {
    const { default: d } = await import("debug");
    debug = d("ArchSuperFX");
}
catch { }
export class ArchSuperFX {
    assembler;
    constructor(assembler) {
        this.assembler = assembler;
    }
    /**
     * Processes a SuperFX assembly instruction.
     * @param {string[]} words The tokenized instruction.
     * @returns {boolean} True if the instruction was handled, false otherwise.
     */
    asblock_superfx(words) {
        debug("asblock_superfx", words);
        const opcode = words[0].toUpperCase();
        const rawOperand = words.length > 1 ? words.slice(1).join(" ") : "";
        // Expand the operand using the new method that returns both expanded operand and its length
        const { expanded: operand, length: operandLength } = this.assembler.expandOperand(rawOperand);
        debug("asblock_superfx operand expanded", operand, "expected length:", operandLength);
        debug("asblock_superfx opcode", opcode);
        debug("asblock_superfx operand", operand);
        // Handle single-word opcodes (e.g., NOP, STOP, etc.)
        if (this.handleSingleWordOpcode(opcode)) {
            return true;
        }
        if (this.handleTwoWordOpcode(opcode, operand)) {
            return true;
        }
        // Split into args for instructions with multiple operands
        const args = operand.split(",").map((arg) => arg.trim());
        if (args.length === 1) {
            // Single argument instructions
            return this.handleOneOperandOpcode(opcode, args[0], operandLength);
        }
        else if (args.length === 2) {
            return this.handleTwoOperandOpcode(opcode, args[0], args[1]);
        }
        return false;
    }
    /**
     * Handles single-word (no-operand) opcodes for SuperFX.
     * @param {string} opcode - the opcode
     * @returns {boolean} True if the instruction was handled, false otherwise.
     */
    handleSingleWordOpcode(opcode) {
        debug("handleSingleWordOpcode", opcode);
        // Simple single-byte instructions
        const singleOpcodes = {
            STOP: 0x00,
            NOP: 0x01,
            CACHE: 0x02,
            LSR: 0x03,
            ROL: 0x04,
            LOOP: 0x3C,
            ALT1: 0x3D,
            ALT2: 0x3E,
            ALT3: 0x3F,
            PLOT: 0x4C,
            SWAP: 0x4D,
            COLOR: 0x4E,
            NOT: 0x4F,
            MERGE: 0x70,
            SBK: 0x90,
            SEX: 0x95,
            ASR: 0x96,
            ROR: 0x97,
            LOB: 0x9E,
            FMULT: 0x9F,
            HIB: 0xC0,
            GETC: 0xDF,
            GETB: 0xEF,
        };
        const extendedOpcodes = [
            { mnemonic: "RPIX", prefix: 0x3D, opcode: 0x4C },
            { mnemonic: "CMODE", prefix: 0x3D, opcode: 0x4E },
            { mnemonic: "DIV2", prefix: 0x3D, opcode: 0x96 },
            { mnemonic: "LMULT", prefix: 0x3D, opcode: 0x9F },
            { mnemonic: "GETBH", prefix: 0x3D, opcode: 0xEF },
            { mnemonic: "RAMB", prefix: 0x3E, opcode: 0xDF },
            { mnemonic: "GETBL", prefix: 0x3E, opcode: 0xEF },
            { mnemonic: "ROMB", prefix: 0x3F, opcode: 0xDF },
            { mnemonic: "GETBS", prefix: 0x3F, opcode: 0xEF },
        ];
        // Check simple single-byte opcodes
        if (opcode in singleOpcodes) {
            this.assembler.write1(singleOpcodes[opcode]);
            return true;
        }
        // Check two-byte extended opcodes
        for (const cmd of extendedOpcodes) {
            if (opcode === cmd.mnemonic) {
                this.assembler.write1(cmd.prefix);
                this.assembler.write1(cmd.opcode);
                return true;
            }
        }
        return false;
    }
    /**
     * Handles two-word opcodes (one opcode + one operand).
     * @param {string} opcode - the opcode
     * @param {string} operand - the operand
     * @returns {boolean} True if the instruction was handled, false otherwise.
     */
    handleTwoWordOpcode(opcode, operand) {
        debug("handleTwoWordOpcode", opcode, operand);
        // For instructions like "TO Rn", "ADD Rn", "CMP Rn", etc., we parse the second token carefully.
        // In the original C++ code, the logic was embedded in the big if-else block. We'll replicate that.
        // If there's a comma, let's split it for further analysis
        const args = operand.split(",").map((a) => a.trim());
        if (args.length === 1) {
            // Single argument instructions
            return this.handleOneOperandOpcode(opcode, args[0], this.getOperandLength(args[0]));
        }
        else if (args.length === 2) {
            return this.handleTwoOperandOpcode(opcode, args[0], args[1]);
        }
        return false;
    }
    /**
     * Handles instructions with a single operand (e.g., "TO R1", "BRA label").
     * @param {string} opcode - the opcode
     * @param {string} operand - the operand
     * @param {number} operandLength - the length of the operand
     * @returns {boolean} True if the instruction was handled, false otherwise.
     */
    handleOneOperandOpcode(opcode, operand, operandLength) {
        debug("handleOneOperandOpcode", opcode, operand, operandLength);
        // Mapping for short branches (8-bit offset)
        const shortBranchMap = {
            "BRA": 0x05,
            "BEQ": 0x03,
            "BNE": 0x04,
            "BPL": 0x06,
            "BMI": 0x07,
            "BCC": 0x08,
            "BCS": 0x09,
            "BVC": 0x0A,
            "BVS": 0x0B,
        };
        if (opcode in shortBranchMap) {
            const branchOpcode = shortBranchMap[opcode];
            // We interpret the operand as an address for branching
            // If the user wants an 8-bit offset, we allow direct or label
            const val = this.assembler.getnum(operand);
            // Use operandLength determined by expandOperand
            if (operandLength === 1) {
                // direct offset
                this.assembler.write1(branchOpcode);
                this.assembler.write1(val & 0xff);
            }
            else {
                // relative
                const pc = this.assembler.snespos & 0xffffff;
                const offset = (val - (pc + 2)) & 0xff;
                this.assembler.write1(branchOpcode);
                this.assembler.write1(offset);
            }
            return true;
        }
        // Attempt to parse the operand as register
        const regR = this.getRegister(operand, "r");
        const regHash = this.getRegister(operand, "hash");
        const regParr = this.getRegister(operand, "parr");
        // Potential second-level variants for ALT instructions
        // Example: "ADC Rn" => write1(0x3D), write1(0x50 + n)
        // "TO Rn", "WITH Rn", etc.
        if (regR !== null) {
            // handle instructions that take a single Rn
            switch (opcode) {
                case "TO":
                    this.assembler.write1(0x10 + regR);
                    return true;
                case "WITH":
                    this.assembler.write1(0x20 + regR);
                    return true;
                case "ADD":
                    this.assembler.write1(0x50 + regR);
                    return true;
                case "SUB":
                    this.assembler.write1(0x60 + regR);
                    return true;
                case "AND":
                    this.rangeCheck(1, regR, 15);
                    this.assembler.write1(0x70 + regR);
                    return true;
                case "MULT":
                    this.assembler.write1(0x80 + regR);
                    return true;
                case "JMP":
                    this.rangeCheck(8, regR, 13);
                    this.assembler.write1(0x90 + regR);
                    return true;
                case "FROM":
                    this.assembler.write1(0xB0 + regR);
                    return true;
                case "OR":
                    this.rangeCheck(1, regR, 15);
                    this.assembler.write1(0xC0 + regR);
                    return true;
                case "INC":
                    this.rangeCheck(0, regR, 14);
                    this.assembler.write1(0xD0 + regR);
                    return true;
                case "DEC":
                    this.rangeCheck(0, regR, 14);
                    this.assembler.write1(0xE0 + regR);
                    return true;
                // ALT1 variants (0x3D prefix)
                case "ADC":
                    // 0x3D, then 0x50 + reg
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x50 + regR);
                    return true;
                case "SBC":
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x60 + regR);
                    return true;
                case "BIC":
                    this.rangeCheck(1, regR, 15);
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x70 + regR);
                    return true;
                case "UMULT":
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x80 + regR);
                    return true;
                case "LJMP":
                    this.rangeCheck(8, regR, 13);
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x90 + regR);
                    return true;
                case "XOR":
                    this.rangeCheck(1, regR, 15);
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0xC0 + regR);
                    return true;
                case "CMP":
                    // prefix 0x3F, then 0x60 + reg
                    this.assembler.write1(0x3F);
                    this.assembler.write1(0x60 + regR);
                    return true;
            }
        }
        if (regHash !== null) {
            // e.g. LINK #n
            if (opcode === "LINK") {
                // range(1, reg, 4)
                this.rangeCheck(1, regHash, 4);
                this.assembler.write1(0x90 + regHash);
                return true;
            }
            // ALT2 prefix (0x3E) logic, e.g. ADD #n => 0x3E  0x50 + n
            switch (opcode) {
                case "ADD":
                    this.assembler.write1(0x3E);
                    this.assembler.write1(0x50 + regHash);
                    return true;
                case "SUB":
                    this.assembler.write1(0x3E);
                    this.assembler.write1(0x60 + regHash);
                    return true;
                case "AND":
                    this.rangeCheck(1, regHash, 15);
                    this.assembler.write1(0x3E);
                    this.assembler.write1(0x70 + regHash);
                    return true;
                case "MULT":
                    this.assembler.write1(0x3E);
                    this.assembler.write1(0x80 + regHash);
                    return true;
                case "OR":
                    this.rangeCheck(1, regHash, 15);
                    this.assembler.write1(0x3E);
                    this.assembler.write1(0xC0 + regHash);
                    return true;
                // ALT3 prefix
                case "ADC":
                    this.assembler.write1(0x3F);
                    this.assembler.write1(0x50 + regHash);
                    return true;
                case "BIC":
                    this.rangeCheck(1, regHash, 15);
                    this.assembler.write1(0x3F);
                    this.assembler.write1(0x70 + regHash);
                    return true;
                case "UMULT":
                    this.assembler.write1(0x3F);
                    this.assembler.write1(0x80 + regHash);
                    return true;
                case "XOR":
                    this.rangeCheck(1, regHash, 15);
                    this.assembler.write1(0x3F);
                    this.assembler.write1(0xC0 + regHash);
                    return true;
            }
        }
        if (regParr !== null) {
            // e.g. STW (Rn), LDW (Rn)
            switch (opcode) {
                case "STW":
                    this.rangeCheck(0, regParr, 11);
                    this.assembler.write1(0x30 + regParr);
                    return true;
                case "LDW":
                    this.rangeCheck(0, regParr, 11);
                    this.assembler.write1(0x40 + regParr);
                    return true;
                case "STB":
                    this.rangeCheck(0, regParr, 11);
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x30 + regParr);
                    return true;
                case "LDB":
                    this.rangeCheck(0, regParr, 11);
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0x40 + regParr);
                    return true;
            }
        }
        return false;
    }
    /**
     * Handles instructions with two operands (e.g., MOVE r1, r2).
     * @param {string} opcode - the opcode
     * @param {string} leftOp - the left operand
     * @param {string} rightOp - the right operand
     * @returns {boolean} True if the instruction was handled, false otherwise.
     */
    handleTwoOperandOpcode(opcode, leftOp, rightOp) {
        debug("handleTwoOperandOpcode", { opcode, leftOp, rightOp });
        // e.g. "MOVE Rn, Rm", "MOVES Rn, Rm", etc.
        const reg1r = this.getRegister(leftOp, "r");
        const reg1parr = this.getRegister(leftOp, "parr");
        const reg2r = this.getRegister(rightOp, "r");
        const reg2parr = this.getRegister(rightOp, "parr");
        debug("handleTwoOperandOpcode", { reg1r, reg1parr, reg2r, reg2parr });
        // Rn, Rm combos
        if (reg1r !== null && reg2r !== null) {
            switch (opcode) {
                case "MOVE":
                    // write1(0x20+reg2); write1(0x10+reg1)
                    this.assembler.write1(0x20 + reg2r);
                    this.assembler.write1(0x10 + reg1r);
                    return true;
                case "MOVES":
                    // write1(0x20+reg1); write1(0xB0+reg2)
                    this.assembler.write1(0x20 + reg1r);
                    this.assembler.write1(0xB0 + reg2r);
                    return true;
            }
        }
        // Rn, #imm combos
        if (reg1r !== null && rightOp.startsWith("#")) {
            const immVal = this.assembler.getnum(rightOp.slice(1)) & 0xffff;
            switch (opcode) {
                case "IBT":
                    // => 0xA0+reg1, then immVal
                    this.assembler.write1(0xA0 + reg1r);
                    this.assembler.write1(immVal & 0xff);
                    return true;
                case "IWT":
                    // => 0xF0+reg1, then immVal (lo, hi)
                    this.assembler.write1(0xF0 + reg1r);
                    this.assembler.write1(immVal & 0xff);
                    this.assembler.write1((immVal >> 8) & 0xff);
                    return true;
                case "MOVE":
                    // If immediate < 0x80 or >= 0xFF80 => 8-bit
                    if (immVal < 0x80 || immVal >= 0xff80) {
                        // prefix 0xA0+reg1
                        this.assembler.write1(0xA0 + reg1r);
                        this.assembler.write1(immVal & 0xff);
                    }
                    else {
                        // prefix 0xF0+reg1, 16-bit
                        this.assembler.write1(0xF0 + reg1r);
                        this.assembler.write1(immVal & 0xff);
                        this.assembler.write1((immVal >> 8) & 0xff);
                    }
                    return true;
            }
        }
        // (Rn), Rm combos
        if (reg1parr !== null && reg2r !== null) {
            switch (opcode) {
                case "MOVEB":
                    // ...
                    if (reg1parr === 0) {
                        // e.g. MOVEB (r0), rX => 0x3D  0x30 + reg2?
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0x30 + reg2r);
                        return true;
                    }
                    else {
                        // MOVEB (rN), rM => 0xB0+ reg1 then 0x3D  then 0x30+ reg2
                        // Simplified version of code
                        this.assembler.write1(0xB0 + reg1parr);
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0x30 + reg2r);
                        return true;
                    }
                case "MOVEW":
                    // ...
                    if (reg1parr === 0) {
                        this.assembler.write1(0x30 + reg2r);
                    }
                    else {
                        this.assembler.write1(0xB0 + reg1parr);
                        this.assembler.write1(0x30 + reg2r);
                    }
                    return true;
            }
        }
        // Rn, (Rm) combos
        if (reg1r !== null && reg2parr !== null) {
            switch (opcode) {
                case "MOVEB":
                    if (reg2parr === 0) {
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0x40 + reg1r);
                        return true;
                    }
                    else {
                        this.assembler.write1(0x10 + reg1r);
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0x40 + reg2parr);
                        return true;
                    }
                case "MOVEW":
                    if (reg2parr === 0) {
                        this.assembler.write1(0x40 + reg1r);
                        return true;
                    }
                    else {
                        this.assembler.write1(0x10 + reg1r);
                        this.assembler.write1(0x40 + reg2parr);
                        return true;
                    }
            }
        }
        // Rn, (imm)
        // e.g. "MOVE R0, (0x1234)" or "SMS (0x40), R3"
        if (reg1r !== null && leftOp.toLowerCase().startsWith("r")) {
            const addrVal = this.assembler.getnum(rightOp);
            switch (opcode) {
                case "LM":
                    // => 0x3D, 0xF0 + reg1, then lo, hi
                    this.assembler.write1(0x3D);
                    this.assembler.write1(0xF0 + reg1r);
                    this.assembler.write2(addrVal);
                    return true;
                case "LMS":
                    // short addressing check
                    if (this.checkShortAddr(addrVal)) {
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0xA0 + reg1r);
                        this.assembler.write1(addrVal >> 1);
                        return true;
                    }
                    return true; // might not do anything else if fail
                case "MOVE":
                    if (addrVal & 1 || addrVal >= 0x200) {
                        // 0x3D, 0xF0+reg, lo, hi
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0xF0 + reg1r);
                        this.assembler.write2(addrVal);
                    }
                    else {
                        // 0x3D, 0xA0+reg, lo
                        this.assembler.write1(0x3D);
                        this.assembler.write1(0xA0 + reg1r);
                        this.assembler.write1(addrVal & 0xff);
                    }
                    return true;
                case "LEA":
                    // => 0xF0+ reg, lo, hi
                    this.assembler.write1(0xF0 + reg1r);
                    this.assembler.write1(addrVal & 0xff);
                    this.assembler.write1((addrVal >> 8) & 0xff);
                    return true;
            }
        }
        // (imm), Rn
        if (reg2r !== null && rightOp.startsWith("R")) {
            if (leftOp.startsWith("(") && leftOp.endsWith(")")) {
                const addrVal = this.assembler.getnum(leftOp);
                switch (opcode) {
                    case "SM":
                        this.assembler.write1(0x3E);
                        this.assembler.write1(0xF0 + reg2r);
                        this.assembler.write2(addrVal);
                        return true;
                    case "SMS":
                        if (this.checkShortAddr(addrVal)) {
                            this.assembler.write1(0x3E);
                            this.assembler.write1(0xA0 + reg2r);
                            this.assembler.write1(addrVal >> 1);
                            return true;
                        }
                        return true;
                    case "MOVE":
                        if (addrVal & 1 || addrVal >= 0x200) {
                            this.assembler.write1(0x3E);
                            this.assembler.write1(0xF0 + reg2r);
                            this.assembler.write2(addrVal);
                        }
                        else {
                            this.assembler.write1(0x3E);
                            this.assembler.write1(0xA0 + reg2r);
                            this.assembler.write1(addrVal & 0xff);
                        }
                        return true;
                }
            }
        }
        return false;
    }
    /**
     * Attempts to parse a register from a string, e.g. "r0", "(r3)", "#3".
     * @param str the operand string
     * @param type "r" | "parr" | "hash"
     * @returns register number or null if it doesn't match
     */
    getRegister(str, type) {
        // reg_parr => (rN)
        // reg_r => rN
        // reg_hash => #N
        // Return null if parse fails
        const index = 0;
        if (type === "parr") {
            // Must start with '('
            if (!str.startsWith("(")) {
                return null;
            }
            str = str.slice(1); // skip '('
            if (!/^r\d{1,2}\)/i.test(str)) {
                return null;
            }
            // skip 'r'
            if (str[0].toLowerCase() !== "r") {
                return null;
            }
            str = str.slice(1);
            // parse digit
            const regnum = this.parseRegisterNumber(str.replace(/\)$/, "")); // remove trailing ')'
            if (regnum === -1) {
                return null;
            }
            return regnum;
        }
        if (type === "r") {
            // Must start with 'r'
            if (!str.toLowerCase().startsWith("r")) {
                return null;
            }
            const regnum = this.parseRegisterNumber(str.slice(1));
            if (regnum === -1) {
                return null;
            }
            return regnum;
        }
        if (type === "hash") {
            if (!str.startsWith("#")) {
                return null;
            }
            const regnum = this.parseRegisterNumber(str.slice(1));
            if (regnum === -1) {
                return null;
            }
            return regnum;
        }
        return null;
    }
    /**
     * Parses the register number. E.g. '5', '10', '15'. Returns -1 if invalid.
     * @param str
     */
    parseRegisterNumber(str) {
        // e.g. '10' => r10
        // valid registers are 0..15, but we also need to check for weird digits
        const match = str.match(/^\d{1,2}$/);
        if (!match) {
            return -1;
        }
        const value = parseInt(str, 10);
        if (value < 0 || value > 15) {
            return -1;
        }
        return value;
    }
    /**
     * Raises an error if `mid < min` or `mid > max`.
     * @param min
     * @param mid
     * @param max
     */
    rangeCheck(min, mid, max) {
        if (mid < min || mid > max) {
            throw new Error(`Register out of valid range ${min}-${max}: ${mid}`);
        }
    }
    /**
     * For "LMS" or "SMS" short addressing forms, we need to ensure the address is
     * even and in range [0x000..0x1FE].
     * @param {number} num - the address
     * @returns {boolean} True if the address is valid, false otherwise.
     */
    checkShortAddr(num) {
        debug("checkShortAddr", num);
        if (num % 2 !== 0 || num < 0 || num > 0x1FE) {
            throw new Error(`Invalid short address ${num}. Must be even and in range 0..0x1FE`);
        }
        return true;
    }
    /**
     * Returns an approximate operand length (1 or 2) by checking the operand format.
     * This is a simple approximation for short vs. relative addressing.
     * @param operand
     */
    getOperandLength(operand) {
        // This is a simplified logic: if it looks hex with 2 digits, assume 1; else 2
        // If there's a label, or more digits, we guess 2.
        // You can refine as needed.
        const simpleHex2 = /^\$[\dA-Fa-f]{2}$/;
        if (simpleHex2.test(operand)) {
            return 1;
        }
        return 2;
    }
}
//# sourceMappingURL=data:application/json;base64,{"version":3,"file":"ArchSuperFX.js","sourceRoot":"/Users/matthew/uttori/snes-asm-js/","sources":["src/ArchSuperFX.ts"],"names":[],"mappings":"AAEA,IAAI,KAAK,GAAG,CAAC,GAAG,CAAY,EAAE,EAAE,GAAE,CAAC,CAAC;AACpC,IAAI,CAAC;IACH,MAAM,EAAE,OAAO,EAAE,CAAC,EAAE,GAAG,MAAM,MAAM,CAAC,OAAO,CAAC,CAAC;IAC7C,KAAK,GAAG,CAAC,CAAC,aAAa,CAAC,CAAC;AAC3B,CAAC;AAAC,MAAM,CAAC,CAAA,CAAC;AAEV,MAAM,OAAO,WAAW;IACd,SAAS,CAAY;IAE7B,YAAY,SAAoB;QAC9B,IAAI,CAAC,SAAS,GAAG,SAAS,CAAC;IAC7B,CAAC;IAED;;;;OAIG;IACI,eAAe,CAAC,KAAe;QACpC,KAAK,CAAC,iBAAiB,EAAE,KAAK,CAAC,CAAC;QAEhC,MAAM,MAAM,GAAG,KAAK,CAAC,CAAC,CAAC,CAAC,WAAW,EAAE,CAAC;QACtC,MAAM,UAAU,GAAG,KAAK,CAAC,MAAM,GAAG,CAAC,CAAC,CAAC,CAAC,KAAK,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,IAAI,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,EAAE,CAAC;QAEpE,4FAA4F;QAC5F,MAAM,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,aAAa,EAAE,GAAG,IAAI,CAAC,SAAS,CAAC,aAAa,CAAC,UAAU,CAAC,CAAC;QAC9F,KAAK,CAAC,kCAAkC,EAAE,OAAO,EAAE,kBAAkB,EAAE,aAAa,CAAC,CAAC;QAEtF,KAAK,CAAC,wBAAwB,EAAE,MAAM,CAAC,CAAC;QACxC,KAAK,CAAC,yBAAyB,EAAE,OAAO,CAAC,CAAC;QAE1C,qDAAqD;QACrD,IAAI,IAAI,CAAC,sBAAsB,CAAC,MAAM,CAAC,EAAE,CAAC;YACxC,OAAO,IAAI,CAAC;QACd,CAAC;QAED,IAAI,IAAI,CAAC,mBAAmB,CAAC,MAAM,EAAE,OAAO,CAAC,EAAE,CAAC;YAC9C,OAAO,IAAI,CAAC;QACd,CAAC;QAED,0DAA0D;QAC1D,MAAM,IAAI,GAAG,OAAO,CAAC,KAAK,CAAC,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC,GAAG,EAAE,EAAE,CAAC,GAAG,CAAC,IAAI,EAAE,CAAC,CAAC;QAEzD,IAAI,IAAI,CAAC,MAAM,KAAK,CAAC,EAAE,CAAC;YACtB,+BAA+B;YAC/B,OAAO,IAAI,CAAC,sBAAsB,CAAC,MAAM,EAAE,IAAI,CAAC,CAAC,CAAC,EAAE,aAAa,CAAC,CAAC;QACrE,CAAC;aAAM,IAAI,IAAI,CAAC,MAAM,KAAK,CAAC,EAAE,CAAC;YAC7B,OAAO,IAAI,CAAC,sBAAsB,CAAC,MAAM,EAAE,IAAI,CAAC,CAAC,CAAC,EAAE,IAAI,CAAC,CAAC,CAAC,CAAC,CAAC;QAC/D,CAAC;QAED,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;OAIG;IACH,sBAAsB,CAAC,MAAc;QACnC,KAAK,CAAC,wBAAwB,EAAE,MAAM,CAAC,CAAC;QAExC,kCAAkC;QAClC,MAAM,aAAa,GAA8B;YAC/C,IAAI,EAAE,IAAI;YACV,GAAG,EAAE,IAAI;YACT,KAAK,EAAE,IAAI;YACX,GAAG,EAAE,IAAI;YACT,GAAG,EAAE,IAAI;YACT,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;YACV,KAAK,EAAE,IAAI;YACX,GAAG,EAAE,IAAI;YACT,KAAK,EAAE,IAAI;YACX,GAAG,EAAE,IAAI;YACT,GAAG,EAAE,IAAI;YACT,GAAG,EAAE,IAAI;YACT,GAAG,EAAE,IAAI;YACT,GAAG,EAAE,IAAI;YACT,KAAK,EAAE,IAAI;YACX,GAAG,EAAE,IAAI;YACT,IAAI,EAAE,IAAI;YACV,IAAI,EAAE,IAAI;SACX,CAAC;QAWF,MAAM,eAAe,GAAqB;YACxC,EAAE,QAAQ,EAAE,MAAM,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAChD,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YACjD,EAAE,QAAQ,EAAE,MAAM,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAChD,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YACjD,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAEjD,EAAE,QAAQ,EAAE,MAAM,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAChD,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAEjD,EAAE,QAAQ,EAAE,MAAM,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;YAChD,EAAE,QAAQ,EAAE,OAAO,EAAE,MAAM,EAAE,IAAI,EAAE,MAAM,EAAE,IAAI,EAAE;SAClD,CAAC;QAEF,mCAAmC;QACnC,IAAI,MAAM,IAAI,aAAa,EAAE,CAAC;YAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,aAAa,CAAC,MAAM,CAAC,CAAC,CAAC;YAC7C,OAAO,IAAI,CAAC;QACd,CAAC;QAED,kCAAkC;QAClC,KAAK,MAAM,GAAG,IAAI,eAAe,EAAE,CAAC;YAClC,IAAI,MAAM,KAAK,GAAG,CAAC,QAAQ,EAAE,CAAC;gBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,GAAG,CAAC,MAAM,CAAC,CAAC;gBAClC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,GAAG,CAAC,MAAM,CAAC,CAAC;gBAClC,OAAO,IAAI,CAAC;YACd,CAAC;QACH,CAAC;QAED,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;;OAKG;IACH,mBAAmB,CAAC,MAAc,EAAE,OAAe;QACjD,KAAK,CAAC,qBAAqB,EAAE,MAAM,EAAE,OAAO,CAAC,CAAC;QAE9C,gGAAgG;QAChG,mGAAmG;QAEnG,0DAA0D;QAC1D,MAAM,IAAI,GAAG,OAAO,CAAC,KAAK,CAAC,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC,CAAC,EAAE,EAAE,CAAC,CAAC,CAAC,IAAI,EAAE,CAAC,CAAC;QACrD,IAAI,IAAI,CAAC,MAAM,KAAK,CAAC,EAAE,CAAC;YACtB,+BAA+B;YAC/B,OAAO,IAAI,CAAC,sBAAsB,CAAC,MAAM,EAAE,IAAI,CAAC,CAAC,CAAC,EAAE,IAAI,CAAC,gBAAgB,CAAC,IAAI,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QACtF,CAAC;aAAM,IAAI,IAAI,CAAC,MAAM,KAAK,CAAC,EAAE,CAAC;YAC7B,OAAO,IAAI,CAAC,sBAAsB,CAAC,MAAM,EAAE,IAAI,CAAC,CAAC,CAAC,EAAE,IAAI,CAAC,CAAC,CAAC,CAAC,CAAC;QAC/D,CAAC;QAED,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;;;OAMG;IACH,sBAAsB,CAAC,MAAc,EAAE,OAAe,EAAE,aAAqB;QAC3E,KAAK,CAAC,wBAAwB,EAAE,MAAM,EAAE,OAAO,EAAE,aAAa,CAAC,CAAC;QAEhE,4CAA4C;QAC5C,MAAM,cAAc,GAA4B;YAC9C,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;YACX,KAAK,EAAE,IAAI;SACZ,CAAC;QAEF,IAAI,MAAM,IAAI,cAAc,EAAE,CAAC;YAC7B,MAAM,YAAY,GAAG,cAAc,CAAC,MAAM,CAAC,CAAC;YAC5C,uDAAuD;YACvD,8DAA8D;YAC9D,MAAM,GAAG,GAAG,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;YAC3C,gDAAgD;YAChD,IAAI,aAAa,KAAK,CAAC,EAAE,CAAC;gBACxB,gBAAgB;gBAChB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,YAAY,CAAC,CAAC;gBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,GAAG,GAAG,IAAI,CAAC,CAAC;YACpC,CAAC;iBAAM,CAAC;gBACN,WAAW;gBACX,MAAM,EAAE,GAAG,IAAI,CAAC,SAAS,CAAC,OAAO,GAAG,QAAQ,CAAC;gBAC7C,MAAM,MAAM,GAAG,CAAC,GAAG,GAAG,CAAC,EAAE,GAAG,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC;gBACvC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,YAAY,CAAC,CAAC;gBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,CAAC,CAAC;YAChC,CAAC;YACD,OAAO,IAAI,CAAC;QACd,CAAC;QAED,2CAA2C;QAC3C,MAAM,IAAI,GAAG,IAAI,CAAC,WAAW,CAAC,OAAO,EAAE,GAAG,CAAC,CAAC;QAC5C,MAAM,OAAO,GAAG,IAAI,CAAC,WAAW,CAAC,OAAO,EAAE,MAAM,CAAC,CAAC;QAClD,MAAM,OAAO,GAAG,IAAI,CAAC,WAAW,CAAC,OAAO,EAAE,MAAM,CAAC,CAAC;QAElD,uDAAuD;QACvD,sDAAsD;QAEtD,2BAA2B;QAC3B,IAAI,IAAI,KAAK,IAAI,EAAE,CAAC;YAClB,4CAA4C;YAC5C,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,IAAI;oBACP,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,IAAI;oBACP,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBAEd,8BAA8B;gBAC9B,KAAK,KAAK;oBACR,wBAAwB;oBACxB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,OAAO;oBACV,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,IAAI,EAAE,EAAE,CAAC,CAAC;oBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;gBAEd,KAAK,KAAK;oBACR,+BAA+B;oBAC/B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,IAAI,CAAC,CAAC;oBACnC,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,IAAI,OAAO,KAAK,IAAI,EAAE,CAAC;YACrB,eAAe;YACf,IAAI,MAAM,KAAK,MAAM,EAAE,CAAC;gBACtB,mBAAmB;gBACnB,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,CAAC,CAAC,CAAC;gBAC/B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;gBACtC,OAAO,IAAI,CAAC;YACd,CAAC;YAED,0DAA0D;YAC1D,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,IAAI;oBACP,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBAEd,cAAc;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,OAAO;oBACV,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,IAAI,OAAO,KAAK,IAAI,EAAE,CAAC;YACrB,0BAA0B;YAC1B,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,IAAI,CAAC,UAAU,CAAC,CAAC,EAAE,OAAO,EAAE,EAAE,CAAC,CAAC;oBAChC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,OAAO,CAAC,CAAC;oBACtC,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;;;OAMG;IACH,sBAAsB,CACpB,MAAc,EACd,MAAc,EACd,OAAe;QAEf,KAAK,CAAC,wBAAwB,EAAE,EAAE,MAAM,EAAE,MAAM,EAAE,OAAO,EAAE,CAAC,CAAC;QAE7D,2CAA2C;QAC3C,MAAM,KAAK,GAAG,IAAI,CAAC,WAAW,CAAC,MAAM,EAAE,GAAG,CAAC,CAAC;QAC5C,MAAM,QAAQ,GAAG,IAAI,CAAC,WAAW,CAAC,MAAM,EAAE,MAAM,CAAC,CAAC;QAClD,MAAM,KAAK,GAAG,IAAI,CAAC,WAAW,CAAC,OAAO,EAAE,GAAG,CAAC,CAAC;QAC7C,MAAM,QAAQ,GAAG,IAAI,CAAC,WAAW,CAAC,OAAO,EAAE,MAAM,CAAC,CAAC;QACnD,KAAK,CAAC,wBAAwB,EAAE,EAAE,KAAK,EAAE,QAAQ,EAAE,KAAK,EAAE,QAAQ,EAAE,CAAC,CAAC;QAEtE,gBAAgB;QAChB,IAAI,KAAK,KAAK,IAAI,IAAI,KAAK,KAAK,IAAI,EAAE,CAAC;YACrC,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,MAAM;oBACT,uCAAuC;oBACvC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,OAAO,IAAI,CAAC;gBACd,KAAK,OAAO;oBACV,uCAAuC;oBACvC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,kBAAkB;QAClB,IAAI,KAAK,KAAK,IAAI,IAAI,OAAO,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;YAC9C,MAAM,MAAM,GAAG,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,GAAG,MAAM,CAAC;YAChE,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,KAAK;oBACR,4BAA4B;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,GAAG,IAAI,CAAC,CAAC;oBACrC,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,qCAAqC;oBACrC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,GAAG,IAAI,CAAC,CAAC;oBACrC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,CAAC,MAAM,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;oBAC5C,OAAO,IAAI,CAAC;gBACd,KAAK,MAAM;oBACT,4CAA4C;oBAC5C,IAAI,MAAM,GAAG,IAAI,IAAI,MAAM,IAAI,MAAM,EAAE,CAAC;wBACtC,mBAAmB;wBACnB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,GAAG,IAAI,CAAC,CAAC;oBACvC,CAAC;yBAAM,CAAC;wBACN,2BAA2B;wBAC3B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,GAAG,IAAI,CAAC,CAAC;wBACrC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,CAAC,MAAM,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;oBAC9C,CAAC;oBACD,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,kBAAkB;QAClB,IAAI,QAAQ,KAAK,IAAI,IAAI,KAAK,KAAK,IAAI,EAAE,CAAC;YACxC,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,OAAO;oBACV,MAAM;oBACN,IAAI,QAAQ,KAAK,CAAC,EAAE,CAAC;wBACnB,4CAA4C;wBAC5C,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,OAAO,IAAI,CAAC;oBACd,CAAC;yBAAM,CAAC;wBACN,0DAA0D;wBAC1D,6BAA6B;wBAC7B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,QAAQ,CAAC,CAAC;wBACvC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,OAAO,IAAI,CAAC;oBACd,CAAC;gBACH,KAAK,OAAO;oBACV,MAAM;oBACN,IAAI,QAAQ,KAAK,CAAC,EAAE,CAAC;wBACnB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACtC,CAAC;yBAAM,CAAC;wBACN,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,QAAQ,CAAC,CAAC;wBACvC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACtC,CAAC;oBACD,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,kBAAkB;QAClB,IAAI,KAAK,KAAK,IAAI,IAAI,QAAQ,KAAK,IAAI,EAAE,CAAC;YACxC,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,OAAO;oBACV,IAAI,QAAQ,KAAK,CAAC,EAAE,CAAC;wBACnB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,OAAO,IAAI,CAAC;oBACd,CAAC;yBAAM,CAAC;wBACN,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,QAAQ,CAAC,CAAC;wBACvC,OAAO,IAAI,CAAC;oBACd,CAAC;gBACH,KAAK,OAAO;oBACV,IAAI,QAAQ,KAAK,CAAC,EAAE,CAAC;wBACnB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,OAAO,IAAI,CAAC;oBACd,CAAC;yBAAM,CAAC;wBACN,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,QAAQ,CAAC,CAAC;wBACvC,OAAO,IAAI,CAAC;oBACd,CAAC;YACL,CAAC;QACH,CAAC;QAED,YAAY;QACZ,+CAA+C;QAC/C,IAAI,KAAK,KAAK,IAAI,IAAI,MAAM,CAAC,WAAW,EAAE,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;YAC3D,MAAM,OAAO,GAAG,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;YAC/C,QAAQ,MAAM,EAAE,CAAC;gBACf,KAAK,IAAI;oBACP,oCAAoC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;oBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;oBAC/B,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,yBAAyB;oBACzB,IAAI,IAAI,CAAC,cAAc,CAAC,OAAO,CAAC,EAAE,CAAC;wBACjC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;wBACpC,OAAO,IAAI,CAAC;oBACd,CAAC;oBACD,OAAO,IAAI,CAAC,CAAC,qCAAqC;gBACpD,KAAK,MAAM;oBACT,IAAI,OAAO,GAAG,CAAC,IAAI,OAAO,IAAI,KAAK,EAAE,CAAC;wBACpC,yBAAyB;wBACzB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;oBACjC,CAAC;yBAAM,CAAC;wBACN,qBAAqB;wBACrB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,GAAG,IAAI,CAAC,CAAC;oBACxC,CAAC;oBACD,OAAO,IAAI,CAAC;gBACd,KAAK,KAAK;oBACR,uBAAuB;oBACvB,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;oBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,GAAG,IAAI,CAAC,CAAC;oBACtC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,CAAC,OAAO,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;oBAC7C,OAAO,IAAI,CAAC;YAChB,CAAC;QACH,CAAC;QAED,YAAY;QACZ,IAAI,KAAK,KAAK,IAAI,IAAI,OAAO,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;YAC9C,IAAI,MAAM,CAAC,UAAU,CAAC,GAAG,CAAC,IAAI,MAAM,CAAC,QAAQ,CAAC,GAAG,CAAC,EAAE,CAAC;gBACnD,MAAM,OAAO,GAAG,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,MAAM,CAAC,CAAC;gBAC9C,QAAQ,MAAM,EAAE,CAAC;oBACf,KAAK,IAAI;wBACP,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;wBAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;wBACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;wBAC/B,OAAO,IAAI,CAAC;oBACd,KAAK,KAAK;wBACR,IAAI,IAAI,CAAC,cAAc,CAAC,OAAO,CAAC,EAAE,CAAC;4BACjC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;4BAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;4BACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;4BACpC,OAAO,IAAI,CAAC;wBACd,CAAC;wBACD,OAAO,IAAI,CAAC;oBACd,KAAK,MAAM;wBACT,IAAI,OAAO,GAAG,CAAC,IAAI,OAAO,IAAI,KAAK,EAAE,CAAC;4BACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;4BAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;4BACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,CAAC,CAAC;wBACjC,CAAC;6BAAM,CAAC;4BACN,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,CAAC,CAAC;4BAC5B,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,IAAI,GAAG,KAAK,CAAC,CAAC;4BACpC,IAAI,CAAC,SAAS,CAAC,MAAM,CAAC,OAAO,GAAG,IAAI,CAAC,CAAC;wBACxC,CAAC;wBACD,OAAO,IAAI,CAAC;gBAChB,CAAC;YACH,CAAC;QACH,CAAC;QAED,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;;OAKG;IACK,WAAW,CAAC,GAAW,EAAE,IAA2B;QAC1D,mBAAmB;QACnB,cAAc;QACd,iBAAiB;QACjB,6BAA6B;QAC7B,MAAM,KAAK,GAAG,CAAC,CAAC;QAEhB,IAAI,IAAI,KAAK,MAAM,EAAE,CAAC;YACpB,sBAAsB;YACtB,IAAI,CAAC,GAAG,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;gBACzB,OAAO,IAAI,CAAC;YACd,CAAC;YACD,GAAG,GAAG,GAAG,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,CAAC,WAAW;YAC/B,IAAI,CAAC,cAAc,CAAC,IAAI,CAAC,GAAG,CAAC,EAAE,CAAC;gBAC9B,OAAO,IAAI,CAAC;YACd,CAAC;YACD,WAAW;YACX,IAAI,GAAG,CAAC,CAAC,CAAC,CAAC,WAAW,EAAE,KAAK,GAAG,EAAE,CAAC;gBACjC,OAAO,IAAI,CAAC;YACd,CAAC;YACD,GAAG,GAAG,GAAG,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC;YAEnB,cAAc;YACd,MAAM,MAAM,GAAG,IAAI,CAAC,mBAAmB,CAAC,GAAG,CAAC,OAAO,CAAC,KAAK,EAAE,EAAE,CAAC,CAAC,CAAC,CAAC,sBAAsB;YACvF,IAAI,MAAM,KAAK,CAAC,CAAC,EAAE,CAAC;gBAClB,OAAO,IAAI,CAAC;YACd,CAAC;YACD,OAAO,MAAM,CAAC;QAChB,CAAC;QAED,IAAI,IAAI,KAAK,GAAG,EAAE,CAAC;YACjB,sBAAsB;YACtB,IAAI,CAAC,GAAG,CAAC,WAAW,EAAE,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;gBACvC,OAAO,IAAI,CAAC;YACd,CAAC;YACD,MAAM,MAAM,GAAG,IAAI,CAAC,mBAAmB,CAAC,GAAG,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,CAAC;YACtD,IAAI,MAAM,KAAK,CAAC,CAAC,EAAE,CAAC;gBAClB,OAAO,IAAI,CAAC;YACd,CAAC;YACD,OAAO,MAAM,CAAC;QAChB,CAAC;QAED,IAAI,IAAI,KAAK,MAAM,EAAE,CAAC;YACpB,IAAI,CAAC,GAAG,CAAC,UAAU,CAAC,GAAG,CAAC,EAAE,CAAC;gBACzB,OAAO,IAAI,CAAC;YACd,CAAC;YACD,MAAM,MAAM,GAAG,IAAI,CAAC,mBAAmB,CAAC,GAAG,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,CAAC;YACtD,IAAI,MAAM,KAAK,CAAC,CAAC,EAAE,CAAC;gBAClB,OAAO,IAAI,CAAC;YACd,CAAC;YACD,OAAO,MAAM,CAAC;QAChB,CAAC;QAED,OAAO,IAAI,CAAC;IACd,CAAC;IAED;;;OAGG;IACK,mBAAmB,CAAC,GAAW;QACrC,mBAAmB;QACnB,wEAAwE;QACxE,MAAM,KAAK,GAAG,GAAG,CAAC,KAAK,CAAC,WAAW,CAAC,CAAC;QACrC,IAAI,CAAC,KAAK,EAAE,CAAC;YACX,OAAO,CAAC,CAAC,CAAC;QACZ,CAAC;QACD,MAAM,KAAK,GAAG,QAAQ,CAAC,GAAG,EAAE,EAAE,CAAC,CAAC;QAChC,IAAI,KAAK,GAAG,CAAC,IAAI,KAAK,GAAG,EAAE,EAAE,CAAC;YAC5B,OAAO,CAAC,CAAC,CAAC;QACZ,CAAC;QACD,OAAO,KAAK,CAAC;IACf,CAAC;IAED;;;;;OAKG;IACK,UAAU,CAAC,GAAW,EAAE,GAAW,EAAE,GAAW;QACtD,IAAI,GAAG,GAAG,GAAG,IAAI,GAAG,GAAG,GAAG,EAAE,CAAC;YAC3B,MAAM,IAAI,KAAK,CAAC,+BAA+B,GAAG,IAAI,GAAG,KAAK,GAAG,EAAE,CAAC,CAAC;QACvE,CAAC;IACH,CAAC;IAED;;;;;OAKG;IACH,cAAc,CAAC,GAAW;QACxB,KAAK,CAAC,gBAAgB,EAAE,GAAG,CAAC,CAAC;QAC7B,IAAI,GAAG,GAAG,CAAC,KAAK,CAAC,IAAI,GAAG,GAAG,CAAC,IAAI,GAAG,GAAG,KAAK,EAAE,CAAC;YAC5C,MAAM,IAAI,KAAK,CACb,yBAAyB,GAAG,sCAAsC,CACnE,CAAC;QACJ,CAAC;QACD,OAAO,IAAI,CAAC;IACd,CAAC;IAED;;;;OAIG;IACK,gBAAgB,CAAC,OAAe;QACtC,8EAA8E;QAC9E,kDAAkD;QAClD,4BAA4B;QAC5B,MAAM,UAAU,GAAG,mBAAmB,CAAC;QACvC,IAAI,UAAU,CAAC,IAAI,CAAC,OAAO,CAAC,EAAE,CAAC;YAC7B,OAAO,CAAC,CAAC;QACX,CAAC;QACD,OAAO,CAAC,CAAC;IACX,CAAC;CACF"}