[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54618RTER production of TEXAS INSTRUMENTS from the text:TPS54618\nEN PH\nVSENSEPWRGD\nRT/CLK\nCOMPVOUTBOOT VINVIN\nSS\nAGNDGND\nPowerPad\nEfficiency - %\nI - Output Current - AO50556065707580859095100\n0 1 2 3 4 5 63 Vin\n5 Vin\nf = 500kHzs\nVout = 1.8V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nTPS54618 2.95-V to6-V,6-A,\nSynchronous Step-Down SWIFT ™Converter\n11Features\n1•Two 12-mΩ(typical) MOSFETs forhigh efficiency\nat6-Aloads\n•300-kHz to2-MHz switching frequency\n•0.8-V ±1%Voltage reference over temperature\n(–40°Cto+150 °C)\n•Synchronizes toexternal clock\n•Adjustable slow start andsequencing\n•UVandOVpower-good output\n•–40°Cto150°COperating Junction Temperature\nRange\n•Thermally enhanced 3-mm ×3-mm, 16-pin WQFN\npackage\n•Pin-Compatible toTPS54418\n•Create acustom design using theTPS54618 with\ntheWEBENCH®Power Designer\n2Applications\n•Low-voltage, high-density power systems\n•Point-of-load regulation forhigh-performance\nDSPs, FPGAs, ASICs, andmicroprocessors\n•Broadband, networking, andoptical\ncommunications infrastructure3Description\nThe TPS54618 device isafull-featured 6-V, 6-A,\nsynchronous step-down current-mode converter with\ntwointegrated MOSFETs.\nThe TPS54618 enables small designs byintegrating\ntheMOSFETs, implementing current-mode control to\nreduce external component count, reducing inductor\nsize byenabling upto2-MHz switching frequency,\nand minimizing theICfootprint with asmall, 3-mm ×\n3-mm, thermally-enhanced WQFN package.\nThe TPS54618 provides accurate regulation fora\nvariety ofloads with anaccurate ±1% voltage\nreference (VREF) over temperature.\nEfficiency ismaximized through theintegrated\n12-mΩMOSFETs and515-μAtypical supply current.\nUsing theenable pin, shutdown supply current is\nreduced to5.5-µAbyentering ashutdown mode.\nUndervoltage lockout isinternally setat2.6V,but\ncanbeincreased byprogramming thethreshold with\naresistor network ontheenable pin. The output-\nvoltage start-up ramp iscontrolled bytheslow-start\npin. Anopen-drain power-good signal indicates the\noutput iswithin 93% to107% ofitsnominal voltage.\nFrequency foldback andthermal shutdown protect the\ndevice during anovercurrent condition.\nFor more SWIFT ™documentation, see the TI\nwebsite atwww.ti.com/swift .\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54618 WQFN (16) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic Efficiency vsOutput Current\n2TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ................................................ 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 19\n8Application andImplementation ........................ 23\n8.1 Application Information ............................................ 23\n8.2 Typical Application .................................................. 23\n9Power Supply Recommendations ...................... 31\n10Layout ................................................................... 31\n10.1 Layout Guidelines ................................................. 31\n10.2 Layout Example .................................................... 32\n10.3 Power Dissipation Estimate .................................. 32\n11Device andDocumentation Support ................. 34\n11.1 Device Support ...................................................... 34\n11.2 Receiving Notification ofDocumentation Updates 34\n11.3 Community Resources .......................................... 34\n11.4 Trademarks ........................................................... 34\n11.5 Electrostatic Discharge Caution ............................ 34\n11.6 Glossary ................................................................ 34\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 35\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(November 2015) toRevision F Page\n•Editorial changes only, notechnical revisions; addlinks forWEBENCH .............................................................................. 1\nChanges from Revision D(November 2013) toRevision E Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes section, Application and\nImplementation section, Power Supply Recommendations section, Layout section, Device andDocumentation\nSupport section, andMechanical, Packaging, andOrderable Information section ................................................................ 1\nChanges from Revision C(September 2013) toRevision D Page\n•Changed titleofdata sheet..................................................................................................................................................... 1\n•Changed ENpinmaximum rating from 3.3Vto4.0VinAbsolute Maximum Ratings .......................................................... 4\n•Changed RT/CLK pinmaximum rating from 3.3Vto4.0VinAbsolute Maximum Ratings .................................................. 4\nChanges from Revision B(October 2012) toRevision C Page\n•Changed allThermal Information values ................................................................................................................................ 4\nChanges from Revision A(November 2010) toRevision B Page\n•Changed ENpinmaximum rating from 3.3Vto4.0VinAbsolute Maximum Ratings .......................................................... 4\nChanges from Original (November 2010) toRevision A Page\n•Changed Figure 5inTypical Characteristics .......................................................................................................................... 7\nVIN\nGND\nGND\nVIN\nPH\nPH\nSS/TREN\nPWRGDBOOT\nPHRT/CLKCOMPAGND\nVSENSE1\n43216 15 14 13\n12\n91011\n5 6 7 8Thermal \nPadVIN\n3TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(1) I=Input, O=Output, G=Ground5PinConfiguration andFunctions\nRTE Package\n16-Pin WQFN With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\nAGND 5 G Analog ground should beelectrically connected toGND close tothedevice.\nBOOT 13 IAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow the\nminimum required bytheBOOT UVLO, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nCOMP 7 OError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation components tothispin.\nEN 15 IEnable pin,internal pullup current source. Pullbelow 1.2Vtodisable. Float toenable. Can beused to\nsettheon/off threshold (adjust UVLO) with twoadditional resistors.\nGND3\nG Power ground. This pinshould beelectrically connected directly tothepower padunder thedevice.\n4\nPH10\nOThesource oftheinternal high-side power MOSFET, anddrain oftheinternal low-side (synchronous)\nrectifier MOSFET.11\n12\nPWRGD 14 OAnopen-drain output, asserts lowifoutput voltage islowduetothermal shutdown, overcurrent,\nover/undervoltage orENshut down.\nRT/CLK 8 I/O Resistor timing orexternal clock input pin\nSS/TR 9 I/OSlow-start andtracking. Anexternal capacitor connected tothispinsets theoutput voltage risetime.\nThis pincanalso beused fortracking.\nVIN1\nI Input supply voltage, 2.95 Vto6V 2\n16\nVSENSE 6 I Inverting node ofthetransconductance (gm) error amplifier\nThermal\nPad— GGND pinshould beconnected totheexposed power padforproper operation. This power padshould\nbeconnected toanyinternal PCB ground plane using multiple vias forgood thermal performance.\n4TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltagePWRGD, VIN –0.3 7\nVEN,RT/CLK –0.3 4\nCOMP, SS,VSENSE –0.3 3\nBOOT VPH+7\nOutput voltageBOOT-PH 7\nV PH –0.6 7\nPH(10-ns transient) –2 10\nSource current EN,RT/CLK 100 µA\nSink currentCOMP, SS 100 µA\nPWRGD 10 mA\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perAEC Q100-002(1)±2000\nV\nCharged-device model (CDM), perAEC Q100-011 ±750\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVVIN Input voltage 3 6 V\nTA Operating junction temperature –40 150 °C\n(1) Unless otherwise specified, metrics listed inthistable refer toJEDEC high-K board measurements\n(2) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)(2)TPS54618\nUNIT RTE (WQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 44.38 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 46.09 °C/W\nRθJB Junction-to-board thermal resistance 15.96 °C/W\nψJT Junction-to-top characterization parameter 0.69 °C/W\nψJB Junction-to-board characterization parameter 15.91 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4.55 °C/W\n5TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated6.5 Electrical Characteristics\natTJ=–40°Cto150°C,VIN=2.95 to6V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage 2.95 6 V\nInternal undervoltage lockout thresholdVINUVLO STOP 2.28 2.5\nV\nVINUVLO START 2.45 2.6\nShutdown supply current EN=0V,25°C,2.95 V≤VIN≤6V 5.5 15μA\nQuiescent current, Iq VSENSE =0.9V,VIN=5V,25°C,RT=400kΩ 515 650 μA\nENABLE AND UVLO (ENPIN)\nEnable thresholdRising 1.25\nV\nFalling 1.18\nInput currentEnable threshold +50mV –3.5\nμA\nEnable threshold –50mV –1.9\nVOLTAGE REFERENCE (VSENSE PIN)\nVoltage reference 2.95 V≤VIN≤6V,–40°C<TJ<150°C 0.791 0.799 0.807 V\nMOSFET\nHigh-side switch resistanceBOOT-PH =5V 12 25\nmΩ\nBOOT-PH =2.95 V 16 33\nLow-side switch resistanceVIN=5V 13 25\nmΩ\nVIN=2.95 V 17 33\nERROR AMPLIFIER\nInput current 2 nA\nError amplifier transconductance (gm) –2μA<I(COMP) <2μA,V(COMP )=1V 245 μmhos\nError amplifier transconductance (gm)\nduring slow-start–2μA<I(COMP) <2μA,V(COMP) =1V,\nVsense =0.4V79 μmhos\nError amplifier source/sink V(COMP) =1V,100-mV overdrive ±20 μA\nCOMP toIswitch gm 25 A/V\nCURRENT LIMIT\nCurrent limit thresholdVIN=6V,25°C<TJ<150°C 7.46 10.6 15.3\nA\nVIN=2.95 V,25°C<TJ<150°C 7.68 10.2 13.5\nTHERMAL SHUTDOWN\nThermal shutdown 168 °C\nHysteresis 20 °C\nBOOT (BOOT PIN)\nBOOT charge resistance VIN=5V 16 Ω\nBOOT-PH UVLO VIN=2.95 V 2.1 V\nSLOW-START AND TRACKING (SS/TR PIN)\nCharge current V(SS/TR) =0.4V 2 μA\nSS/TR toVSENSE matching V(SS/TR) =0.4V 54 mV\nSS/TR toreference crossover 98% normal 1.1 V\nSS/TR discharge voltage (Overload) VSENSE =0V 61 mV\nSS/TR discharge current (Overload) VSENSE =0V,V(SS/TR) =0.4V 350 µA\nSSdischarge current (UVLO, EN,Thermal\nfault)VIN=5V,V(SS) =0.5V 1.9 mA\n6TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\natTJ=–40°Cto150°C,VIN=2.95 to6V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER GOOD (PWRGD PIN)\nVSENSE thresholdVSENSE falling (Fault) 91%\nVreVSENSE rising (Good) 93%\nVSENSE rising (Fault) 109%\nVSENSE falling (Good) 107%\nHysteresis VSENSE falling 2% Vref\nOutput high leakage VSENSE =VREF, V(PWRGD) =5.5V 7 nA\nON-resistance 56 100 Ω\nOutput low I(PWRGD) =3mA 0.2 0.3 V\nMinimum VINforvalid output V(PWRGD) <0.5Vat100μA 0.65 1.5 V\n6.6 Timing Requirements\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nSwitching frequency range using RTmode 200 2000 kHz\nSwitching frequency Rt=400kΩ 400 500 600 kHz\nSwitching frequency range using CLK mode 300 2000 kHz\nMinimum CLK pulse width 75 ns\nRT/CLK voltage R(RT/CLK) =400kΩ 0.5 V\nRT/CLK high threshold 1.6 2.2 V\nRT/CLK lowthreshold 0.4 0.6 V\nRT/CLK falling edge toPHrising edge delay Measure at500kHzwith RTresistor inseries 90 ns\nPLL lock intime Measure at500kHz 42 μs\nPH(PHPIN)\nMinimum ON-timeMeasured at50% points onPH,IOUT=3A 75\nns Measured at50% points onPH,VIN=6V,\nIOUT=0A120\nMinimum OFF-timePrior toskipping offpulses, BOOT-PH =2.95 V,\nIOUT=3A60 ns\nRise time VIN=6V,6A 2.25\nV/ns\nFalltime VIN=6V,6A 2\n0255075100\n0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8\nVsense□-□VVsense□Falling\nVsense□Rising\nNominal□Switching□Frequency□-□%\n200400600800100012001400160018002000\n100 200 300 400 500 600 700 800\nResistance (k Ω)Frequency (kHz)\nG000 \nVin = 2.95 V\n25 50 75 100 125 150\nT - Junction Temperature - °CJ88.599.51010.51111.512\nHigh Side Switching Current - AVin = 6 V\n0.7910.7930.7950.7970.7990.8010.8030.8050.807\nVin = 3.3 V\nV - Voltage Reference - Vref\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ\n475480485490495500505510515520525\nRT = 400 k ,\nVin = 5 V/c87\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJf - Switching Frequency - kHzs\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJHigh Side Rdson Vin = 3.3 V\nLow Side Rdson Vin = 3.3 V\n0.0050.0070.0090.0110.0130.0150.0170.0190.0210.0230.025\nRDSON - Static Drain-Source On-State Resistance -/c87\nHigh Side Rdson Vin = 5 V\nLow Side Rdson Vin = 5 V\n7TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 1.High-Side andLow-Side ON-Resistance\nvsJunction TemperatureFigure 2.Switching Frequency vsJunction Temperature\nFigure 3.High-Side Current Limit vsJunction Temperature Figure 4.Voltage Reference vsJunction Temperature\nFigure 5.Switching Frequency vsRTResistance\nLow Frequency RangeFigure 6.Switching Frequency vsVsense\n-3-2.8-2.6-2.4-2.2-2-1.8-1.6-1.4-1.2-1\nVin = 5 V,\nVen = Threshold -50 mV\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJEN - Pin Current - A/c109\n-50 -30 -10 10 30 50 70 90 110 130 150\nT - Junction Temperature - °CJVin = 5 V\n-3-2.8-2.6-2.4-2.2-2-1.8-1.6-1.4\nIss/tr - Charge Current - A/c109\n-4-3.9-3.8-3.7-3.6-3.5-3.4-3.3-3.2-3.1-3\nVin = 5 V,\nVen = Threshold +50 mV\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJEN - Pin Current - A/c109\n1.151.161.171.181.191.21.211.221.231.241.251.261.271.281.291.3\nVin = 3.3 V, rising\nVin = 3.3 V, falling\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJEN - Threshold - V\nEA - Transconductance - A/V/c109\n170190210230250270290310\nVin = 3.3 V\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ\n556065707580859095100105\nEA - Transconductance - A/V/c109\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJVin = 3.3 V\n8TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Transconductance vsJunction Temperature Figure 8.Transconductance (Soft-Start)\nvsJunction Temperature\nFigure 9.Enable PinVoltage vsJunction Temperature Figure 10.ENPinCurrent vsJunction Temperature\nFigure 11.ENPinCurrent vsJunction Temperature Figure 12.Charge Current vsJunction Temperature\n200300400500600700800\nT =□25°CJ\n3 3.5 4 4.5 5 5.5 6\nV -□Input□Voltage□-□VIIvin□-□Supply□Current□- A/c109\n889092949698100102104106108110\nVsense Rising, Vin = 5 V\nVsense Rising\nVsense FallingVsense Falling\nPWRGD Threshold - % Vref\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJ\n3 3.5 4 4.5 5 5.5 6\nV -□Input□Voltage□-□VIT =□25°CJ\n012345678\nShutdown□Supply□Current□- A/c109\n200300400500600700800\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJVin = 3.3 V\nIvin - Supply Current - A/c109\nUVLO□Start□SwitchingUVLO□Stop□Switching\n-50 -25 0 25 50 75 100 125 150\nT -□Junction□Temperature□-□°CJ22.12.22.32.42.52.62.72.8\nV -□Input□Voltage□-□VI\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJVin = 3.3 V\n012345678\nShutdown Supply Current - A/c109\n9TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Input Voltage vsJunction Temperature Figure 14.Shutdown Supply Current\nvsJunction Temperature\nFigure 15.Shutdown Supply Current vsInput Voltage Figure 16.Supply Current vsJunction Temperature\nFigure 17.Supply Current vsInput Voltage Figure 18.PWRGD Threshold vsJunction Temperature\n707580859095\n50556065100\nEfficiency - %\n0 1 4 5 6\nOutput Current - A2 3Vout = 1.8 V Vout = 3.3 V\nVout = 1.05 V\nVin = 5 V,\nf = 500 kHz,\nT = 25°Cs\nJ\n707580859095\n50556065100\nEfficiency - %\n0 1 4 5 6\nOutput Current - A2 3Vout = 1.05 VVout = 1.8 V\nVin = 3.5 V,\nf = 500 kHz,\nT = 25°Cs\nJ\n707580859095\n50556065100\nEfficiency - %\n0 1 4 5 6\nOutput Current - A2 3Vout = 1.8 VVout = 3.3 V\nVout = 1.05 V\nVin = 5 V,\nf = 1 MHz,\nT = 25°Cs\nJ\n707580859095\n50556065100\nEfficiency - %\n0 1 4 5 6\nOutput Current - A2 3Vout = 1.8 V\nVout = 1.05 V\nVin = 3.5 V,\nf = 1 MHz,\nT = 25°Cs\nJ\n0102030405060708090100\nRDSON - Static Drain-Source On-State Resistance -/c87\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJVin = 3.3 V\n0102030405060708090100\n-50 -25 0 25 50 75 100 125 150\nT - Junction Temperature - °CJVin = 5 V,\nSS = 0.4 V\nSSTR - Vsense Offset - mV\n10TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.PWRGD ON-Resistance\nvsJunction TemperatureFigure 20.SS/TR toVSENSE Offset\nvsJunction Temperature\nFigure 21.Efficiency vsLoad Current Figure 22.Efficiency vsLoad Current\nFigure 23.Efficiency vsLoad Current Figure 24.Efficiency vsLoad Current\n11TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS54618 isa6-V, 6-A, synchronous step-down (buck) converter with twointegrated n-channel MOSFETs.\nToimprove performance during lineand load transients, thedevice implements aconstant frequency, peak\ncurrent mode control which reduces output capacitance andsimplifies external frequency compensation design.\nThe wide switching frequency range of200 kHz to2000 kHz allows forefficiency and size optimization when\nselecting theoutput filter components. The switching frequency isadjusted using aresistor toground onthe\nRT/CLK pin.Thedevice hasaninternal phase lock loop (PLL) ontheRT/CLK pinthatisused tosynchronize the\npower switch turnontoafalling edge ofanexternal system clock.\nTheTPS54618 hasatypical default start upvoltage of2.45 V.The ENpinhasaninternal pullup current source\nthatcanbeused toadjust theinput voltage undervoltage lockout (UVLO) with twoexternal resistors. Inaddition,\nthepullup current provides adefault condition when theENpinisfloating forthedevice tooperate. The total\noperating current fortheTPS54618 istypically 515μAwhen notswitching andunder noload. When thedevice\nisdisabled, thesupply current isless than 5.5μA.\nThe integrated 12-mΩMOSFETs allow forhigh efficiency power supply designs with continuous output currents\nupto6A.\nThe TPS54618 reduces theexternal component count byintegrating theboot recharge diode. The bias voltage\nfortheintegrated high-side MOSFET issupplied byacapacitor between theBOOT and PHpins. The boot\ncapacitor voltage ismonitored byanUVLO circuit and turns offthehigh-side MOSFET when thevoltage falls\nbelow apreset threshold. This BOOT circuit allows theTPS54618 tooperate approaching 100%. The output\nvoltage canbestepped down toaslowasthe0.799-V reference.\nTheTPS54618 hasapower good comparator (PWRGD) with 2%hysteresis.\nTheTPS54618 minimizes excessive output overvoltage transients bytaking advantage oftheovervoltage power\ngood comparator. When theregulated output voltage isgreater than 109% ofthenominal voltage, the\novervoltage comparator isactivated, andthehigh-side MOSFET isturned offandmasked from turning onuntil\ntheoutput voltage islower than 107%.\nThe SS/TR (slow-start/tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor should becoupled tothepinforslow-start. The SS/TR pinis\ndischarged before theoutput power uptoensure arepeatable restart after anovertemperature fault, UVLO fault\nordisabled condition.\nThe useofafrequency fold-back circuit reduces theswitching frequency during start-up and over current fault\nconditions tohelp limit theinductor current.\nBOOT\nPH\nGNDPWRGD\nCOMPSSVSENSELogic 93%\n107%\nVoltage \nReference\n++EN\ni1 iHYS\nEnable\nThresholdEnable\nComparator\nMinimum\nCOMP ClampShutdown\nLogicThermal \nShutdownUVLOVIN\nBoot\nCharge\nBoot\nUVLO\nFrequency\nShiftLogic and\nPWM Latch\n\x08Slope \nCompensation\nOverload \nRecoveryMaximum \nClampLogic\nOSC with\nPLL\nAGND PowerPad RT/CLKShutdown\nPWM\nComparator\n12TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54618 uses anadjustable, fixed frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnon ofthehigh-side power switch. The error amplifier output\niscompared tothehigh-side power switch current. When thepower switch current reaches theCOMP voltage\nlevel thehigh-side power switch isturned offandthelow-side power switch isturned on.TheCOMP pinvoltage\nincreases anddecreases astheoutput current increases anddecreases. The device implements acurrent limit\nbyclamping theCOMP pinvoltage toamaximum level and also implements aminimum clamp forimproved\ntransient response performance.\n7.3.2 Slope Compensation andOutput Current\nThe TPS54618 adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations asduty cycle increases. The available peak inductor current remains constant over thefull\nduty cycle range.\n7.3.3 Bootstrap Voltage (Boot) andLow Dropout Operation\nThe TPS54618 hasanintegrated boot regulator andrequires asmall ceramic capacitor between theBOOT and\nPHpintoprovide thegate drive voltage forthehigh-side MOSFET. Thevalue oftheceramic capacitor should be\n0.1μF.Aceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10Vorhigher is\nrecommended because ofthestable characteristics over temperature andvoltage.\nTPS54618\nVOUT\nVSENSER1\nR2+\n0.799 V\nO0.799 VR2 = R1V 0.799 V/c230 /c246/c180/c231 /c247/c45/c232 /c248\n13TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\nToimprove dropout, theTPS54618 isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than 2.2V.The high-side MOSFET isturned offusing anUVLO circuit, allowing forthelow-\nside MOSFET toconduct when thevoltage from BOOT toPHdrops below 2.2V.Because thesupply current\nsourced from theBOOT pinisvery low, thehigh-side MOSFET canremain onformore switching cycles than are\nrequired torefresh thecapacitor, thus theeffective duty cycle oftheswitching regulator isvery high.\n7.3.4 Error Amplifier\nTheTPS54618 hasatransconductance amplifier. Theerror amplifier compares theVSENSE voltage tothelower\noftheSS/TR pinvoltage ortheinternal 0.799-V voltage reference. Thetransconductance oftheerror amplifier is\n245μA/V during normal operation. When thevoltage ofVSENSE pinisbelow 0.799 Vand thedevice is\nregulating using theSS/TR voltage, thegmistypically greater than 79μA/V, butless than 245μA/V. The\nfrequency compensation components areplaced between theCOMP pinandground.\n7.3.5 Voltage Reference\nThevoltage reference system produces aprecise ±1%voltage reference over temperature byscaling theoutput\nofatemperature-stable bandgap circuit. The bandgap and scaling circuits produce 0.799 Vatthenoninverting\ninput oftheerror amplifier.\n7.3.6 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.TIrecommends using\ndivider resistors with 1%tolerance orbetter. Start with 100kΩfortheR1resistor anduseEquation 1tocalculate\nR2.Toimprove efficiency atvery light loads, consider using larger value resistors. Ifthevalues aretoohigh, the\nregulator ismore susceptible tonoise andvoltage errors from theVSENSE input current arenoticeable.\n(1)\nFigure 25.Voltage Divider Circuit\n( )/c180\n/c45 /c43 /c43ENFALLING\nSTOP ENFALLING p hR1 VR2 =V V R1 I I\n1/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45 /c43/c231 /c247\n/c232 /c248ENFALLING\nSTART STOP\nENRISING\nENFALLING\np h\nENRISINGVV VVR1 =\nVI IV\nTPS54618\nVIN\nENR1\nR2Ih\n1.6 µA\n+Ip\n1.9 µA\n14TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Enable andAdjusting Undervoltage Lockout\nThe TPS54618 isdisabled when theVIN pinvoltage falls below 2.28 V.Ifanapplication requires ahigher\nundervoltage lockout (UVLO), usetheENpinasshown inFigure 26toadjust theinput voltage UVLO byusing\ntwoexternal resistors. TIrecommends using theENresistors tosettheUVLO falling threshold (VSTOP)above 2.6\nV.The rising threshold (VSTART )should besettoprovide enough hysteresis toallow forany input supply\nvariations. The ENpinhasaninternal pullup current source thatprovides thedefault condition oftheTPS54618\noperating when theENpinfloats. Once theENpinvoltage exceeds 1.25 V,anadditional 1.6μAofhysteresis is\nadded. When theENpinispulled below 1.18 V,the1.6μAisremoved. This additional current facilitates input\nvoltage hysteresis.\nFigure 26.Adjustable Undervoltage Lockout\n(2)\nvertical spacer\nwhere\n•R1andR2areinΩ\n•Ih=1.6µA\n•Ip=1.9µA\n•VENRISING =1.25 V\n•VENFALLING =1.18 V (3)\n7.3.8 Soft-Start Pin\nThe TPS54618 regulates tothelower oftheSS/TR pinand theinternal reference voltage. Acapacitor onthe\nSS/TR pintoground implements aslow-start time. TheTPS54618 hasaninternal pullup current source of\n2μA,which charges theexternal slow-start capacitor. Equation 4calculates therequired slow-start capacitor\nvalue.\nvertical spacer\nEN1\nEN2\nVO1\nVO2\nENTPS54618\nSS\nCSSPWRGD\nENTPS54618\nSS/TRPWRGD\nCSS\nTss(mS) Iss( A)Css(nF) =\nVref(V)/c180 /c109\n15TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\nwhere\n•Tssisthedesired slow-start time inms\n•Issistheinternal slow-start charging current of2μA\n•Vref istheinternal voltage reference of0.799 V (4)\nIf,during normal operation, theVINgoes below theUVLO, theENpinpulls below 1.2V,orathermal shutdown\nevent occurs, theTPS54618 stops switching. When theVINgoes above UVLO, ENisreleased orpulled high, or\nathermal shutdown isexited, then SS/TR isdischarged tobelow 40mVbefore reinitiating apowering-up\nsequence. The VSENSE voltage follows theSS/TR pinvoltage with a54-mV offset upto85% oftheinternal\nvoltage reference. When theSS/TR voltage isgreater than 85% ontheinternal reference voltage theoffset\nincreases astheeffective system reference transitions from theSS/TR voltage totheinternal voltage reference.\n7.3.9 Sequencing\nMany ofthecommon power supply sequencing methods can beimplemented using theSS/TR, EN, and\nPWRGD pins. Thesequential method canbeimplemented using anopen-drain orcollector output ofapower on\nreset pinofanother device. Figure 27shows thesequential method. Thepower good iscoupled totheENpinon\ntheTPS54618 which enables thesecond power supply once theprimary supply reaches regulation.\nRatio-metric start-up canbeaccomplished byconnecting theSS/TR pins together. The regulator outputs ramp\nupandreach regulation atthesame time. When calculating theslow-start time, thepullup current source must\nbedoubled inEquation 4.Theratio-metric method isshown inFigure 29.\nSPACER\nFigure 27.Sequential Start-Up Sequence Figure 28.Sequential Start-Up\nUsing ENandPWRGD\nENTPS54618\nSS\nCSS\nPWRGD\nENTPS54618\nSS\nPWRGD\nEN\nSS\nVO1\nVO2\n16TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 29.Schematic forRatio-Metric Start-Up\nSequence\nspaceFigure 30.Ratio-Metric Start-Up\nRatio-metric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 31totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 5andEquation 6,thetracking resistors canbecalculated toinitiate theVout2\nslightly before, after oratthesame time asVout1. Equation 7isthevoltage difference between Vout1 and\nVout2. TheΔVvariable iszero volts forsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR\ntoVSENSE offset (Vssoffset) intheslow-start circuit andtheoffset created bythepullup current source (Iss) and\ntracking resistors, theVssoffset andIssareincluded asvariables intheequations. Todesign aratio-metric start-\nupinwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2 reaches regulation, usea\nnegative number inEquation 5through Equation 7forΔV.Equation 7results inapositive number for\napplications which theVout2 isslightly lower than Vout1 when Vout2 regulation isachieved. Because theSS/TR\npinmust bepulled below 40mVbefore starting after anEN,UVLO orthermal shutdown fault, careful selection of\nthetracking resistors isneeded toensure thedevice restarts after afault. Make sure thecalculated R1value\nfrom Equation 5isgreater than thevalue calculated inEquation 8toensure thedevice canrecover from afault.\nAstheSS/TR voltage becomes more than 85% ofthenominal reference voltage theVssoffset becomes larger\nastheslow-start circuits gradually handoff theregulation reference totheinternal voltage reference. The SS/TR\npinvoltage needs tobegreater than 1.1Vforacomplete handoff totheinternal voltage reference asshown in\nFigure 30.\n/c40 /c41/c40 /c410.974 SWRT k171032f kHz\n/c87/c61\n/c40 /c41/c40 /c411.027\nSW235892RT k\nf kHz/c87 /c61\nENTPS54618\nSS/TR\nCSSPWRGD\nENTPS54618\nSS/TR\nPWRGDR1\nR2VOUT(1)\nVOUT(2)\nEN1\nVout2SS2\nVout1\nR1 2930 Vout1 145 V/c62 /c180 /c45 /c180 /c68\nV = Vout1 Vout2/c68 /c45\n/c180\n/c68 /c45Vref R1R2 =Vout2 + V Vref\n/c68/c180Vout2 + V VssoffsetR1 =Vref Iss\n17TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\nspace\n(5)\nspace\n(6)\nspace\n(7)\nspace\n(8)\nspace\nFigure 31.Ratio-Metric andSimultaneous Start-Up\nSequenceFigure 32.Ratio-Metric Start-Up Using Coupled\nSS/TR Pins\n7.3.10 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nTheswitching frequency oftheTPS54618 isadjustable over awide range from 300kHz to2000 kHz byplacing\namaximum of700kΩandminimum of85kΩ,respectively, ontheRT/CLK pin.Aninternal amplifier holds this\npinatafixed voltage when using anexternal resistor toground tosettheswitching frequency. The RT/CLK is\ntypically 0.5V.Todetermine thetiming resistance foragiven switching frequency, usethecurve inEquation 9or\nEquation 10.\n(9)\nspace\n(10)\nToreduce thesolution size onewould typically settheswitching frequency ashigh aspossible, buttradeoffs of\ntheefficiency, maximum input voltage, andminimum controllable ON-time should beconsidered.\nThe minimum controllable ON-time istypically 75nsatfullcurrent load and 120 nsatnoload, and limits the\nmaximum operating input voltage oroutput voltage.\nSYNC Clock\nPH\nTPS54618RT/CLK\nRRTPLL\n18TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Overcurrent Protection\nThe TPS54618 implements acycle-by-cycle current limit. During each switching cycle thehigh-side switch\ncurrent iscompared tothevoltage ontheCOMP pin. When theinstantaneous switch current intersects the\nCOMP voltage, thehigh-side switch isturned off.During overcurrent conditions thatpulltheoutput voltage low,\ntheerror amplifier responds bydriving theCOMP pinhigh, increasing theswitch current. The error amplifier\noutput isclamped internally. This clamp functions asaswitch current limit.\n7.3.12 Frequency Shift\nTooperate athigh switching frequencies and provide protection during overcurrent conditions, theTPS54618\nimplements afrequency shift. Iffrequency shift was notimplemented, during anovercurrent condition thelow-\nside MOSFET may notbeturned offlong enough toreduce thecurrent intheinductor, causing acurrent\nrunaway. With frequency shift, during anovercurrent condition theswitching frequency isreduced from 100%,\nthen 50%, then 25%, asthevoltage decreases from 0.799 to0VonVSENSE pintoallow thelow-side MOSFET\ntobeofflong enough todecrease thecurrent intheinductor. During start-up, theswitching frequency increases\nasthevoltage onVSENSE increases from 0to0.799 V.\n7.3.13 Reverse Overcurrent Protection\nThe TPS54618 implements low-side current protection bydetecting thevoltage across thelow-side MOSFET.\nWhen theconverter sinks current through itslow-side FET, thecontrol circuit turns offthelow-side MOSFET if\nthereverse current istypically more than 4.5A.Byimplementing thisadditional protection scheme, theconverter\nisable toprotect itself from excessive current during power cycling andstart-up intoprebiased outputs.\n7.3.14 Synchronize Using theRT/CLK Pin\nThe RT/CLK pinisused tosynchronize theconverter toanexternal system clock. See Figure 33.Toimplement\nthesynchronization feature inasystem, connect asquare wave totheRT/CLK pinwith anON-time ofatleast\n75ns.Ifthepinispulled above thePLL upper threshold, amode change occurs and thepinbecomes a\nsynchronization input. The internal amplifier isdisabled and thepinisahigh impedance clock input tothe\ninternal PLL. Ifclocking edges stop, theinternal amplifier isre-enabled andthemode returns tothefrequency set\nbytheresistor. The square wave amplitude atthispinmust transition lower than 0.6Vand higher than 1.6V\ntypically. The synchronization frequency range is300 kHz to2000 kHz. The rising edge ofthePHis\nsynchronized tothefalling edge ofRT/CLK pin.\nFigure 33.Synchronizing toaSystem Clock Figure 34.PlotofSynchronizing toSystem Clock\n19TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.15 Power Good (PWRGD Pin)\nThe PWRGD pinoutput isanopen-drain MOSFET. The output ispulled lowwhen theVSENSE voltage enters\nthefault condition byfalling below 91% orrising above 109% ofthenominal internal reference voltage. There is\na2%hysteresis onthethreshold voltage, sowhen theVSENSE voltage rises tothegood condition above 93%\norfalls below 107% oftheinternal voltage reference, thePWRGD output MOSFET isturned off.TIrecommends\nusing apullup resistor between thevalues of1kΩand 100 kΩtoavoltage source that is6Vorless. The\nPWRGD isinavalid state once theVINinput voltage isgreater than 1.5V.\n7.3.16 Overvoltage Transient Protection\nThe TPS54618 incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients. TheOVTP feature minimizes theoutput\novershoot byimplementing acircuit tocompare theVSENSE pinvoltage totheOVTP threshold which is109%\noftheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP threshold, thehigh-side\nMOSFET isdisabled, preventing current from flowing totheoutput and minimizing output overshoot. When the\nVSENSE voltage drops lower than theOVTP threshold, thehigh-side MOSFET isallowed toturn onthenext\nclock cycle.\n7.3.17 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 168°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 150°C,thedevice reinitiates thepower-up sequence\nbydischarging theSSpintobelow 40mV. Thethermal shutdown hysteresis is20°C.\n7.4 Device Functional Modes\n7.4.1 Simple Small Signal Model forPeak Current Mode Control\nFigure 35shows anequivalent model fortheTPS54618 control loop which canbemodeled inacircuit simulation\nprogram tocheck frequency response and dynamic load response. The error amplifier isatransconductance\namplifier with agmof245μA/V. The error amplifier canbemodeled using anideal voltage controlled current\nsource. Theresistor R0andcapacitor Comodel theopen loop gain andfrequency response oftheamplifier. The\n1-mV ACvoltage source between thenodes aand beffectively breaks thecontrol loop forthefrequency\nresponse measurements. Plotting a/cshows thesmall signal response ofthefrequency compensation. Plotting\na/bshows thesmall signal response oftheoverall loop. The dynamic loop response can bechecked by\nreplacing theRLwith acurrent source with theappropriate load step amplitude andstep rate inatime domain\nanalysis.\nfPAdc\nfZ\nFrequencyGain\nRESR\nCOUTRLOADVC\ngm(ps)\nCopyright © 2016, Texas Instruments Incorporated\nTPS54618\nVSENSE\nCOMP\nR30.799VPH\nC1C2COUT(ea)+Power Stage\n25 A/V\nROUT(ea)gM\n245 µA/VR1\nR2RESR\nCOUTRLOADVOUT\na\nb\nc\n20TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 35.Small Signal Model forLoop Response\nFigure 35isasimple, small-signal model that can beused tounderstand how todesign thefrequency\ncompensation. The TPS54618 power stage can beapproximated toavoltage-controlled current source (duty\ncycle modulator) supplying current totheoutput capacitor and load resistor. The control tooutput transfer\nfunction isshown inEquation 11andconsists ofaDCgain, onedominant pole andoneESR zero. Thequotient\nofthechange inswitch current and thechange inCOMP pinvoltage (node cinFigure 35)isthepower stage\ntransconductance. The gmfortheTPS54618 is25A/V. The lowfrequency gain ofthepower stage frequency\nresponse istheproduct ofthetransconductance andtheload resistance asshown inEquation 12.Astheload\ncurrent increases and decreases, thelowfrequency gain decreases and increases, respectively. This variation\nwith load may seem problematic atfirstglance, butthedominant pole moves with load current. The combined\neffect ishighlighted bythedashed lineintheright halfofFigure 37.Astheload current decreases, thegain\nincreases and thepole frequency lowers, keeping the0-dB crossover frequency thesame forthevarying load\nconditions which makes iteasier todesign thefrequency compensation.\nspace\nFigure 36.Small Signal Model forPeak Current\nMode ControlFigure 37.Frequency Response Model forPeak\nCurrent Mode Control\nTPS54618\nVSENSE\nCOMP\nR3VREF\nC1C2\nCOUT(ea)\n5 pF+\nROUT(ea)gM(ea)R1\nR2VOUT\nType IIAR3\nC1\nType IIB\n/c166/c180 /c180 /c112OUT ESR1z =C R 2\n/c166/c180 /c180 /c112OUT L1p =C R 2\nps L Adc = gm R /c180\ns1+\n2 × z vo= Adcvc s1+\n2 × p/c230 /c246\n/c231 /c247/c112 /c166 /c232 /c248/c180\n/c230 /c246\n/c231 /c247/c112 /c166 /c232 /c248\n21TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\n(11)\n(12)\n(13)\nspace\n(14)\n7.4.2 Small Signal Model forFrequency Compensation\nThe TPS54618 uses atransconductance amplifier fortheerror amplifier and readily supports two ofthe\ncommonly used frequency compensation circuits. Thecompensation circuits areshown inFigure 38.TheType 2\ncircuits aremost likely implemented inhigh-bandwidth power supply designs using lowESR output capacitors. In\nType 2A,oneadditional high-frequency pole isadded toattenuate high-frequency noise.\nFigure 38.Types ofFrequency Compensation\n/c180OUT Resr CC2 =R3\n/c180L OUTR CC1 =R3\n/c166/c180 /c180 /c112OUT L1p =C R 2\n/c112 /c166 /c180 /c180\n/c180 /c180OUT\nea ps2 × c Vo CR3 =gm Vref gm\n/c166/c166 /c166 /c180Csw= p mod2\n/c166 /c166 /c180 /c166C= p mod z mod\n/c166/c112 /c180 /c1801z mod =2 Resr Cout\n/c166/c112 /c180 /c180Iout maxp mod =2 Vout Cout\n22TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThedesign guidelines forTPS54618 loop compensation areasfollows:\n1.The modulator pole, fpmod, and theesrzero, fz1,must becalculated using Equation 15and Equation 16.\nDerating theoutput capacitor (COUT)may beneeded iftheoutput voltage isahigh percentage ofthe\ncapacitor rating. Use thecapacitor manufacturer information toderate thecapacitor value. Use Equation 17\nand Equation 18toestimate astarting point forthecrossover frequency, fc.Equation 17isthegeometric\nmean ofthemodulator pole and theesrzero and Equation 18isthemean ofmodulator pole and the\nswitching frequency. Use thelower value ofEquation 17orEquation 18asthemaximum crossover\nfrequency.\n(15)\nspace\n(16)\nspace\n(17)\nspace\n(18)\nspace\n2.R3canbedetermined byEquation 19:\nwhere\n•thegmeaamplifier gain (245μA/V)\n•gmpsisthepower stage gain (25A/V) (19)\nvertical spacer\n3.Place acompensation zero atthedominant pole:\nC1canbedetermined byEquation 20:\n(20)\nspace\n4.C2isoptional. Itcanbeused tocancel thezero from theESR ofCOUT.\n(21)\nU1\nTPS54618\nPWPDVIN\nVIN\nVIN\nEN\nVSNS\nCOMP\nRT/CLK\nSS/TRPH\nPH\nPH\nBOOT\nPWRGD\nGND\nGND\nAGNDC2\n10 PFC3\n0.1 PFR1\n25.6k\nR2\n20.0k\nC4\n3300 pFR3\n7.5k\nR4\n182kC5\n0.01 PFL1\n0.75 \x1dH\nC8\n22 PFC9\n22 PFR6\n100k\nR7\n80.6kC7\n22 PFC6\n0.1 PF\nR5\n100kVIN = 3-6VVOUT = 1.8V, 6A10\n1\n2\n15\n6\n7\n8\n911\n12\n13\n14\n3\n4\n516\n17VIN\nVSNSVSNS VIN\nPWRGDVOUT\nC10\n22 PFC11\n22 PFC1\n10 PF\n23TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThis design example describes ahigh-frequency switching regulator design using ceramic output capacitors. This\ndesign isavailable astheHPA606 evaluation module (EVM).\n8.2 Typical Application\nThis section details ahigh-frequency, 1.8-V output power supply design application with adjusted UVLO.\nFigure 39.Typical Application Schematic TPS54618\n8.2.1 Design Requirements\nThedesign parameters fortheTPS54618 arelisted inTable 1.\nTable 1.Design Parameters\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage Operating 3 3.3 6 V\nVOUT Output voltage 1.8 V\nΔVOUT Transient response 1.5-A to4.5-A load step 4%\nIOUT(max) Maximum output current 6 A\nVOUT(ripple) Output voltage ripple 30 mVP-P\nfSW Switching frequency 1000 kHz\n8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54618 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nIrippleILpeak = Iout +\n2\n/c230 /c246 /c180 /c45/c180/c231 /c247/c180 /c180 /c166 /c232 /c2482\n2 1 Vo (Vinmax Vo)ILrms = Io +12 Vinmax L1 sw\n/c45/c180/c180 /c166Vinmax Vout VoutIripple =L1 Vinmax sw\n/c45/c180/c180 /c180 /c166Vinmax Vout VoutL1 =Io Kind Vinmax sw\n24TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Step One: Select theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, youwant tochoose thehighest\nswitching frequency possible because thisproduces thesmallest solution size. The high-switching frequency\nallows forlower valued inductors andsmaller output capacitors compared toapower supply thatswitches ata\nlower frequency. However, thehighest switching frequency causes extra switching losses, which hurt thethe\nperformance oftheconverter. The converter iscapable ofrunning from 300 kHz to2MHz. Unless asmall\nsolution size isanultimate goal, amoderate switching frequency of1MHz isselected toachieve both asmall\nsolution size and ahigh-efficiency operation. Using Equation 9,R4iscalculated tobe180 kΩ.Astandard 1%\n182-kΩvalue was chosen inthedesign.\n8.2.2.3 Step Two: Select theOutput Inductor\nThe inductor selected works fortheentire TPS54618 input voltage range. Tocalculate thevalue oftheoutput\ninductor, useEquation 22.KINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothe\nmaximum output current. The inductor ripple current isfiltered bytheoutput capacitor. Therefore, choosing high\ninductor ripple currents impacts theselection oftheoutput capacitor because theoutput capacitor must have a\nripple current rating equal toorgreater than theinductor ripple current. Ingeneral, theinductor ripple value isat\nthediscretion ofthedesigner; however, KINDisnormally from 0.1to0.3forthemajority ofapplications.\nForthisdesign example, useKIND=0.3and theinductor value iscalculated tobe0.7μH.Forthisdesign, a\nnearest standard value was chosen: 0.75μH.Fortheoutput filter inductor, itisimportant thattheRMS current\nand saturation current ratings notbeexceeded. The RMS and peak inductor current can befound from\nEquation 24andEquation 25.\nForthisdesign, theRMS inductor current is6.01 Aandthepeak inductor current is6.84 A.Thechosen inductor\nisaToko FDV0630-R75M. Ithasasaturation current rating of10AandaRMS current rating of8.9A.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n(22)\nspace\n(23)\nspace\n(24)\nspace\n(25)\nVorippleResr <\nIripple\n1 1Co >Voripple 8 sw\nIripple/c180\n/c180 /c166\n2 IoutCo >\nsw Vout/c180 /c68\n/c166 /c180 /c68\n25TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated8.2.2.4 Step Three: Choose theOutput Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor\ndetermines themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator istemporarily notable tosupply\nsufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload such astransitioning\nfrom noload toafullload. The regulator usually needs twoormore clock cycles forthecontrol loop toseethe\nchange inload current andoutput voltage andadjust theduty cycle toreact tothechange. The output capacitor\nmust besized tosupply theextra current totheload until thecontrol loop responds totheload change. The\noutput capacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only allowing\natolerable amount ofdroop intheoutput voltage. Equation 26shows theminimum output capacitance necessary\ntoaccomplish this.\nForthisexample, thetransient load response isspecified asa3%change inVout foraload step from 1.5A\n(25% load) to4.5A(75% load). Forthisexample, ΔIout=4.5–1.5=3.0AandΔVout= 0.04 ×1.8=0.072 V.\nUsing these numbers gives aminimum capacitance of83μF.This value does nottake theESR oftheoutput\ncapacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR isusually small enough to\nignore inthiscalculation.\nEquation 27calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Vripple isthemaximum allowable output voltage ripple, andIripple isthe\ninductor ripple current. Inthis case, themaximum output voltage ripple is30mV. Under this requirement,\nEquation 27yields 7μF.\nspace\n(26)\nspace\nwhere\n•ΔIoutisthechange inoutput current,\n•fswistheregulators switching frequency\n•andΔVout istheallowable change intheoutput voltage. (27)\nspace\nEquation 28calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 28indicates theESR should beless than 18mΩ.Inthiscase, theESR oftheceramic\ncapacitor ismuch less than 18mΩ.\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich increases this\nminimum value. Forthisexample, five22-μF,10-V X5R ceramic capacitors with 3mΩofESR areused. The\nestimated capacitance after derating byafactor 0.75 is82.5 µF.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRMS (Root Mean Square) value ofthemaximum ripple current. Equation 29canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 29yields\n520mA.\n(28)\nspace\n/c45VrefR7 = R6Vo Vref\nTss(ms) Iss( A)Css(nF) =\nVref(V)/c180 /c109\nIoutmax 0.25Vin =\nCin sw/c180/c68\n/c180 /c166\n/c40 /c41Vinmin Vout VoutIcirms = IoutVinmin Vinmin/c45\n/c180 /c180\n/c180 /c45\n/c180 /c180 /c180 /c166Vout (Vinmax Vout)Icorms =\n12 Vinmax L1 sw\n26TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(29)\n8.2.2.5 Step Four: Select theInput Capacitor\nTheTPS54618 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 10μFof\neffective capacitance and insome applications abulk capacitance. The effective capacitance includes anyDC\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aripple current rating greater than themaximum input current ripple oftheTPS54618.\nTheinput ripple current canbecalculated using Equation 30.\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases.\nForthisexample design, aceramic capacitor with atleast a10-V voltage rating isrequired tosupport the\nmaximum input voltage. Forthisexample, two10-μFand one 0.1-μF10-V capacitors inparallel have been\nselected. The input capacitance value determines theinput ripple voltage oftheregulator. The input voltage\nripple canbecalculated using Equation 31.Using thedesign example values (Ioutmax =6A,Cin=20μF,Fsw =\n1MHz) yields aninput voltage ripple of149mVandanRMS input ripple current of2.94 A.\n(30)\nspace\n(31)\n8.2.2.6 Step Five: Choose theSoft-Start Capacitor\nThe slow-start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54618 reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew ratesolves both ofthese problems.\nTheslow-start capacitor value canbecalculated using Equation 32.Fortheexample circuit, theslow-start time is\nnottoocritical because theoutput capacitor value is110μFwhich does notrequire much current tocharge to\n1.8V.The example circuit has theslow-start time settoanarbitrary value of4mswhich requires a10-nF\ncapacitor. InTPS54618, Issis2.2μAandVref is0.799 V.\n(32)\n8.2.2.7 Step Six: Select theBootstrap Capacitor\nA0.1-μFceramic capacitor must beconnected between theBOOT toPHpinforproper operation. TI\nrecommends using aceramic capacitor with X5R orbetter grade dielectric. The capacitor should have 10-V or\nhigher voltage rating.\n8.2.2.8 Step Eight: Select Output Voltage andFeedback Resistors\nFortheexample design, 100kΩwas selected forR6.Using Equation 33,R7iscalculated as80kΩ.Thenearest\nstandard 1%resistor is80.6 kΩ.\n(33)\n/c166/c112 /c180 /c1801z mod =2 Resr Cout\n/c166/c112 /c180 /c180Iout maxp mod =2 Vout Cout\n/c40 /c41 /c40 /c41/c230 /c246 /c230 /c246/c61 /c180 /c45 /c45 /c180 /c43 /c45 /c45 /c180 /c180/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248Offtimemax tdeadVoutmax Vin 1 Ioutmax RDSmax RI 0.7 Ioutmax RDSmaxts ts\n/c40 /c41 /c40 /c41 /c61 /c180 /c180 /c45 /c180 /c45 /c180 /c43 Voutmin Ontimemin Fsmax Vinmax loutmin RDSmin Ioutmin RL RD Smin\n27TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated8.2.2.8.1 Output Voltage Limitations\nDue totheinternal design oftheTPS54618, there isaminimum output voltage limit foranygiven input voltage.\nTheoutput voltage cannever belower than theinternal voltage reference of0.799 V.Above 0.799 V,theoutput\nvoltage may belimited bytheminimum controllable ON-time. The minimum output voltage inthiscase isgiven\nbyEquation 34.\nwhere\n•Voutmin =minimum achievable output voltage\n•Ontimemin =minimum controllable ON-time (75nstypical. 120nsnoload)\n•Fsmax =maximum switching frequency including tolerance\n•Vinmax =maximum input voltage\n•Ioutmin =minimum load current\n•RDSmin =minimum high-side MOSFET ON-resistance (see Electrical Characteristics )\n•RL=series resistance ofoutput inductor (34)\nThere isalso amaximum achievable output voltage which islimited bytheminimum OFF-time. The maximum\noutput voltage isgiven byEquation 35.\nwhere\n•Voutmax =maximum achievable output voltage\n•Vin=minimum input voltage\n•Offtimemax =maximum OFF-time (90nstypical foradequate margin)\n•ts=1/Fs\n•Ioutmax =maximum current\n•RDSmax =maximum high-side MOSFET ON-resistance (see Electrical Characteristics )\n•RI=DCR oftheinductor\n•tdead =dead time (60ns) (35)\n8.2.2.9 Step Nine: Select Loop Compensation Components\nThere areseveral industry techniques used tocompensate DC–DCregulators. The method presented here is\neasy tocalculate andyields high phase margins. Formost conditions, theregulator hasaphase margin between\n60and90degrees. The method presented here ignores theeffects oftheslope compensation thatisinternal to\ntheTPS54618. Because theslope compensation isignored, theactual cross over frequency isusually lower than\nthecross over frequency used inthecalculations. Use SwitcherPro software foramore accurate design.\nTogetstarted, themodulator pole, fpmod, and theesrzero, fz1must becalculated using Equation 36and\nEquation 37.ForCOUT,thederated capacitance value is82.5 µF.Use Equation 38andEquation 39toestimate a\nstarting point forthecrossover frequency, fc.Fortheexample design, fpmod is6.43 kHz andfzmod is643kHz.\nEquation 38isthegeometric mean ofthemodulator pole and theesrzero and Equation 39isthemean of\nmodulator pole andtheswitching frequency. Equation 38yields 64.3 kHz andEquation 39gives 56.7 kHz. The\nlower value ofEquation 38orEquation 39isthemaximum recommended crossover frequency. Forthisexample,\nalower fcvalue of40kHz isspecified. Next, thecompensation components arecalculated. Aresistor inseries\nwith acapacitor isused tocreate acompensating zero. Acapacitor inparallel tothese twocomponents forms\nthecompensating pole (ifneeded).\n(36)\nspace\n(37)\nspace\nRo CoC4 =R3/c180\ngm2 × c Vo CoR3 =\nGm Vref VI/c112 /c166 /c180 /c180\n/c180 /c180\n/c166/c166 /c166 /c180Csw= p mod2\n/c166 /c166 /c180 /c166C= p mod z mod\n28TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated(38)\nspace\n(39)\nspace\nThecompensation design takes thefollowing steps:\n1.Set uptheanticipated crossover frequency. Use Equation 40tocalculate theresistor value ofthe\ncompensation network. Inthisexample, theanticipated crossover frequency (fc)is40kHz. The power stage\ngain (gm ps)is25A/Vandtheerror amplifier gain (gm ea)is245μA/V.\n(40)\n2.Place compensation zero atthepole formed bytheload resistor andtheoutput capacitor. The capacitor of\nthecompensation network canbecalculated from Equation 41.\n(41)\n3.Anadditional pole canbeadded toattenuate high-frequency noise. Inthisapplication, itisnotnecessary to\naddit.\nFrom thepreviously listed procedures, thecompensation network includes a7.50-kΩresistor anda\n3300-pF capacitor.\nEN = 2 V / div\nVout = 1 V / div\nPWRGD = 2 V / div\nTime = 2 msec / div\nVout = 10 mV / div (ac coupled)\nPH = 2 V / div\nTime = 500 nsec / div\nVout = 50 mV / div (ac coupled)\nIout = 2 A / div (1.5 A to 4.5 A load step)\nTime = 200 usec / div\nVin = 2 V / div\nVout = 1 V / div\nPWRGD = 2 V / div\nTime = 2 msec / div\n405060708090\n0102030100\nEfficiency - %\n0 1 4 5 6\nOutput Current - A2 3Vin = 5 V\nVin = 3 V\nVin = 3.3 V\nVin = 5 V\n0.01 0.1 1 10\nOutput Current - A0102030405060708090100\nEfficiency - %\n29TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 40.Efficiency vsLoad Current Figure 41.Efficiency vsLoad Current\n1-ALoad Step\nFigure 42.Transient Response Figure 43.Power Up,VOUT,VIN\nFigure 44.Power Up,VOUT,ENIOUT=0A\nFigure 45.Output Ripple\n3 3.5 5 6\nInput Voltage-VIout = 3 A\n-0.4-0.3-0.2-0.100.10.20.30.4\nOutput Voltage Deviation - %\n4.5 5.5 4\nVin = 3.3 V\n-0.4-0.3-0.2-0.100.10.20.30.4\nOutput Voltage Deviation - %\n0 1 4 5 6\nOutput Current - A2 3Vin = 5 V\nVin = 100 mV / div (ac coupled)\nPH = 2 V / div\nTime = 500 nsec / div\n100 1000 10k 100k 1M\nFrequency - Hz–60Gain - dB50\n40\n30\n20\n10\n0\n–10\n–20\n–30\n–40\n–5060\nPhase - Degrees150\n120\n90\n60\n30\n0\n–30\n–60\n–90\n–120\n–150\n–180180\nPhaseGain\n30TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedIOUT=2A\nFigure 46.Input RippleVIN=3.3.V IOUT=2A\nFigure 47.Closed-Loop Response\nFigure 48.Load Regulation vsLoad Current Figure 49.Regulation vsInput Voltage\n31TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply between 2.95 Vand6V.This supply must\nbewell regulated. Proper bypassing ofinput supplies and internal regulators isalso critical fornoise\nperformance, asisPCB layout andgrounding scheme. See therecommendations inLayout Guidelines .\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signal paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance.\n•Minimize theloop area formed bythebypass capacitor connections and theVIN pins. See Figure 50fora\nPCB layout example.\n•The GND pins and AGND pinshould betied directly tothepower pad under theTPS54618 device. The\npower pad should beconnected toany internal PCB ground planes using multiple vias directly under the\ndevice. Additional vias canbeused toconnect thetop-side ground area totheinternal planes near theinput\nand output capacitors. Foroperation atfullrated load, thetop-side ground area along with any additional\ninternal ground planes must provide adequate heat dissipating area.\n•Place theinput bypass capacitor asclose tothedevice aspossible.\n•Route thePHpintotheoutput inductor. Because thePHconnection istheswitching node, place theoutput\ninductor close tothePHpins. Minimize thearea ofthePCB conductor toprevent excessive capacitive\ncoupling.\n•Theboot capacitor must also belocated close tothedevice.\n•The sensitive analog ground connections forthefeedback voltage divider, compensation components, soft-\nstart capacitor andfrequency setresistor should beconnected toaseparate analog ground trace asshown in\nFigure 50.\n•TheRT/CLK pinisparticularly sensitive tonoise sotheRTresistor should belocated asclose aspossible to\nthedevice androuted with minimal trace lengths.\n•The additional external components can beplaced approximately asshown. Itispossible toobtain\nacceptable performance with alternate PCB layouts; however, thislayout hasbeen shown toproduce good\nresults andcanbeused asaguide.\nVIN\nVINVIN\nGNDEN\nGND\nVSENSESSPH\nPHPHPWRGDBOOT\nRT/CLK COMP AGNDPHBOOT\nCAPACITOR\nVOUTOUTPUT\nINDUCTOR\nOUTPUT\nFILTER\nCAPACITOR\nSLOW□START\nCAPACITOR\nCOMPENSATION\nNETWORKTOPSIDE\nGROUND\nAREA\nVIA to□Ground□PlaneFREQUENCY\nSET\nRESISTORANALOG\nGROUND\nTRACEVIN\nINPUT\nBYPASS\nCAPACITORVINUVLO□SET\nRESISTRORS\nFEEDBACK\nRESISTORSVIA to\nGround\nPlane\nEXPOSED\nPOWERPAD\nAREA\n32TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated10.2 Layout Example\nFigure 50.PCB Layout Example\n10.3 Power Dissipation Estimate\nThefollowing formulas show how toestimate theICpower dissipation under continuous conduction mode (CCM)\noperation. The power dissipation oftheIC(Ptot) includes conduction loss (Pcon), dead time loss (Pd), switching\nloss (Psw), gate drive loss (Pgd), andsupply current loss (Pq).\nPcon =Io2×RDS_on_Temp\nwhere\n•IOistheoutput current (A).\n•RDS_on_Temp istheON-resistance ofthehigh-side MOSFET with given temperature (Ω). (42)\nPd=ƒsw×Io×0.7×40×10–9\nwhere\n•IOistheoutput current (A).\n•ƒswistheswitching frequency (Hz). (43)\nPsw =1/2×Vin×Io×ƒsw×13×10–9\nwhere\n•IOistheoutput current (A).\n•Vinistheinput voltage (V).\n•ƒswistheswitching frequency (Hz). (44)\n33TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments IncorporatedPower Dissipation Estimate (continued)\nPgd =2×Vin×ƒsw×10×10–9\nwhere\n•Vinistheinput voltage (V).\n•ƒswistheswitching frequency (Hz). (45)\nPq=Vin×515×10–6\nwhere\n•Vinistheinput voltage (V). (46)\nSo\nPtot =Pcon +Pd+Psw +Pgd +Pq\nwhere\n•Ptot isthetotal device power dissipation (W). (47)\nForgiven TA:\nTJ=TA+Rth×Ptot\nwhere\n•TAistheambient temperature (°C).\n•TJisthejunction temperature (°C).\n•Rthisthethermal resistance ofthepackage (°C/W). (48)\nForgiven TJmax=150°C:\nTAmax=TJmax–Rth×Ptot\nwhere\n•Ptot isthetotal device power dissipation (W).\n•Rthisthethermal resistance ofthepackage (°C/W).\n•TJmaxismaximum junction temperature (°C).\n•TAmaxismaximum ambient temperature (°C). (49)\nThere areadditional power losses intheregulator circuit due totheinductor ACand DClosses and trace\nresistance thatimpact theoverall efficiency oftheregulator.\n34TPS54618\nSLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Developmental Support\nFordevelopmental support, seethefollowing:\n•Evaluation Module forTPS54618 Synchronous Step-Down SWIFT ™DC/DC Converter, HPA606\n•Formore SWIFT ™documentation, seetheTIwebsite atwww.ti.com/swift\n11.1.2 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54618 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nSWIFT, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n35TPS54618\nwww.ti.com SLVSAE9F –NOVEMBER 2010 –REVISED MAY 2019\nProduct Folder Links: TPS54618Submit Documentation Feedback Copyright ©2010 –2019, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54618RTER ACTIVE WQFN RTE 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54618\nTPS54618RTET ACTIVE WQFN RTE 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54618\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TPS54618 :\n•Automotive: TPS54618-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54618RTER WQFN RTE163000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54618RTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54618RTER WQFN RTE 163000 367.0 367.0 35.0\nTPS54618RTET WQFN RTE 16250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTE 16\nPLASTIC QUAD FLATPACK - NO LEAD 3 x 3, 0.5 mm pitch\n4225944/A\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.65 0.1\n16X 0.50.30.80.7\n(0.1) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9WQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018PIN 1 INDEX AREA\n0.08SEATING PLANE\n149\n125 8\n16 13\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n17 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.65)\n(R0.05)\nALL PAD CORNERS(0.58) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.51)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54618RTER

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.95 V to 6 V
  - Output Voltage Reference (VREF): 0.799 V ±1% over temperature
- **Current Ratings:**
  - Maximum Output Current: 6 A
- **Power Consumption:**
  - Quiescent Current: 515 µA (typical)
  - Shutdown Supply Current: 5.5 µA
- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to +150°C
- **Package Type:**
  - 16-pin WQFN (3 mm x 3 mm)
- **Special Features:**
  - Integrated MOSFETs with 12 mΩ resistance for high efficiency
  - Adjustable switching frequency (300 kHz to 2 MHz)
  - Undervoltage and overvoltage protection
  - Power-good output signal
  - Soft-start and tracking capabilities
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS54618** is a synchronous step-down (buck) converter designed for high-efficiency power management applications. It integrates two n-channel MOSFETs, allowing for a compact design while delivering up to 6 A of output current. The device operates with a wide input voltage range and features a precise voltage reference, making it suitable for low-voltage, high-density power systems.

#### Typical Applications:
- **Point-of-load regulation** for high-performance digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.
- **Power management** in broadband, networking, and optical communications infrastructure.
- **General-purpose DC-DC conversion** in various electronic devices requiring efficient power supply solutions.

This component is particularly useful in applications where space is limited, and efficiency is critical, such as in portable electronics and high-performance computing systems. The TPS54618's ability to synchronize with an external clock and its adjustable soft-start feature further enhance its versatility in complex power management scenarios.