
<!DOCTYPE html>
<html lang="zh-CN">
<head>
 <meta name="viewport" content="width=device-width, initial-scale=1" />
<meta HTTP-EQUIV="pragma" CONTENT="no-cache"> 
<meta HTTP-EQUIV="Cache-Control" CONTENT="no-cache, must-revalidate"> 
<meta HTTP-EQUIV="expires" CONTENT="0"> 
<title>Verilog99题——31-37题（存储相关） | 1/2顶点</title>	

<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<script type="text/javascript">
function getCSS()
{
        datetoday = new Date();
        timenow=datetoday.getTime();
        datetoday.setTime(timenow);
        thehour = datetoday.getHours();

            display = "https://halftop.github.io/media/css/night.css";

            display = "https://halftop.github.io/media/css/night.css";   
      
            display = "https://halftop.github.io/media/css/day.css";

            display = "https://halftop.github.io/media/css/day.css";
      

var css = '<';
        css+='link rel="stylesheet" href='+display+' \/';
        css+='>';
        document.write(css);
}
</script>
<link href="https://fonts.googleapis.com/css?family=Dancing+Script|Noto+Sans+SC:300|Montserrat&display=swap" rel="stylesheet">
<link href="https://at.alicdn.com/t/font_1306644_jwtuc2zzbrd.css" rel="stylesheet" />
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<script type='text/javascript' src='https://halftop.github.io/media/scripts/script.js'></script>
<link href="https://cdn.bootcss.com/animate.css/3.5.2/animate.min.css" rel="stylesheet" />
  <script src="https://cdn.bootcss.com/wow/1.1.2/wow.min.js"></script>
  <script src="https://cdn.bootcss.com/highlight.js/9.15.8/highlight.min.js"></script>
  <script>hljs.initHighlightingOnLoad();</script>
  <script>wow=new WOW({boxClass:'wow',animateClass:'animated',offset:0,mobile:true,live:true});wow.init();</script>

<script type="text/javascript">
window.onload=getCSS();
</script>


 	
</head>
<body class="post-template-default single single-post postid-70 single-format-standard">
    <div id="wrapper">
        
			
		<header id="header" class="site-header" 
		
		>
			<div class="site-branding">
									<h1 class="site-title"><a href="https://halftop.github.io" rel="home">1/2顶点</a></h1>
										
					<h2 class="site-description">    有输入有输出，才是正确的学习方式    </h2>
										
							</div>
			<nav id="nav-wrapper">
				<div class="container">
					<div class="nav-toggle">
						<div class="bars">
							<div class="bar"></div>
							<div class="bar"></div>
							<div class="bar"></div>
						</div>
					</div>
					<div class="clear"></div>
					<ul id="" class="dove">
		 
     			
<li>
	 
	<a  href="/"> 首页</a></li>
	
    
     			
<li>
	 
	<a  href="/archives"> 归档</a></li>
	
    
     			
<li>
	 
	<a  href="/tags"> 标签</a></li>
	
    
     			
<li>
	 
	<a  href="/post/about"> 关于</a></li>
	
    

</ul>
</li>		
		
</ul>				</div>
			</nav>
						<div class="jingge">

			
<a  href="https://halftop.github.io/atom.xml" target="_blank" ><i class="iconfont icon-rss"></i></a>
 
    

    
			
<a  href="https://github.com/halftop" target="_blank" ><i class="iconfont icon-github"></i></a>
 
    

    

    

    

    

    

    

    

    

    
        </header>

		<div id="content" class="container">
			<div class="row">
	<div class="col-md-8 site-main">
				
<article id="post-70" class="post-70 post type-post status-publish format-standard hentry category-5 tag-10 tag-9 tag-11">

	
	                      
		<div class="entry-content">
			<h1 class="wow swing entry-title">Verilog99题——31-37题（存储相关）</h1>
<div class="entry-meta">
<div class="wow bounce">
	<i class="iconfont icon-rili"> <time class="lately-a" datetime="2019-05-04 11:25:50" itemprop="datePublished" pubdate="">2019-05-04</time></i>
	          </div>
			
</span>
													 
		</div>
                  
			<div class="wow slideInLeft entry-summary song">
				<h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的31-37题是存储相关。</p>
 <!-- more --> 
<p><ul class="markdownIt-TOC">
<li>
<ul>
<li><a href="#%E5%89%8D%E8%A8%80">前言</a>
<ul>
<li><a href="#31%E5%90%8D%E8%AF%8D%E8%A7%A3%E9%87%8A">31.名词解释</a></li>
<li><a href="#32-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit%E7%9A%84rom%E5%88%9D%E5%A7%8B%E5%80%BC%E7%AD%89%E4%BA%8E%E5%AF%B9%E5%BA%94%E5%9C%B0%E5%9D%80%E5%8A%A0%E4%B8%8A0xa0">32. 用verilog实现一个深度16，位宽8bit的ROM，初始值等于对应地址加上<code>0xA0</code>。</a></li>
<li><a href="#33-%E7%94%BB%E5%87%BAsram-bit-cell%E7%BB%93%E6%9E%84%E5%9B%BE6%E7%AE%A1%E5%9F%BA%E6%9C%AC%E5%AD%98%E5%82%A8%E7%94%B5%E8%B7%AF%E5%8F%8A%E5%85%B6%E8%BF%90%E4%BD%9C%E5%8E%9F%E7%90%86">33. 画出SRAM bit cell结构图——6管基本存储电路及其运作原理.</a></li>
<li><a href="#34-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%8D%95%E7%AB%AF%E5%8F%A3sram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">34. 用verilog实现一个单端口sram，深度16，位宽8bit。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#35-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%90%8C%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3sram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E8%AF%BB%E5%87%BAb%E5%8F%A3%E5%86%99%E5%85%A5-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">35. 用verilog实现一个同步双端口sram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#36-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%BC%82%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3ram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E8%AF%BB%E5%87%BAb%E5%8F%A3%E5%86%99%E5%85%A5-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">36. 用verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#37-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%90%8C%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3ram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E5%8F%AF%E8%AF%BB%E5%8F%AF%E5%86%99b%E5%8F%A3%E5%8F%AF%E8%AF%BB%E5%8F%AF%E5%86%99-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">37. 用verilog实现一个同步双端口ram，深度16，位宽8bit。A口可读可写，B口可读可写。支持片选，读写请求，要求代码可综合。</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</p>
<h3 id="31名词解释">31.名词解释</h3>
<ul>
<li>ROM：Read Only Memory，只读存储器。</li>
<li>RAM：Random Access Memory，随机存取存储器，可以作手机、电脑的运行内存。</li>
<li>SRAM：Static Random-Access Memory，静态随机存取存储器，只要供电数据就会保持，但断电数据就会消失。</li>
<li>DRAM：Dynamic Random Access Memory，动态随机存储器，主要原理是利用电容存储电荷的多少来代表一个bit是0还是1，由于晶体管的漏电电流现象，电容会放电，所以要周期性的给电容充电，叫刷新。SRAM不需要刷新也会保持数据丢失，但是两者断电后数据都会消失，称为Volatile Memory。</li>
<li>SDRAM：Synchronous Dynamic Random Access Memory，同步动态随机存储器，同步写入和读出数据的DRAM。</li>
<li>EEPROM：Electrically Erasable Programmable Read Only Memory，电可擦除可编程只读存储器。</li>
<li>DDR：Double Data Synchronous Dynamic Random Access Memory，双倍速率同步动态随机存储器，双倍速率传输的SDRAM，在时钟的上升沿和下降沿都可以进行数据传输。我们电脑的内存条都是DDR芯片。</li>
<li><a href="%5Bhttps://zh.wikipedia.org/wiki/%E7%A3%81%E9%98%BB%E5%BC%8F%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94%5D(https://zh.wikipedia.org/wiki/%E7%A3%81%E9%98%BB%E5%BC%8F%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94)">MRAM</a>：Magnetoresistive Random Access Memory，磁阻式随机存取内存，是一种非易失性内存技术，与传统的RAM芯片技术不同，MRAM中的数据不作为<a href="https://zh.wikipedia.org/wiki/%E7%94%B5%E8%8D%B7">电荷</a>或电流流动存储，而是由磁存储元件存储。</li>
<li>FLASH： Flash Memory，闪存，非易失性固态存储，如制成内存卡或U盘。</li>
</ul>
<h3 id="32-用verilog实现一个深度16位宽8bit的rom初始值等于对应地址加上0xa0">32. 用verilog实现一个深度16，位宽8bit的ROM，初始值等于对应地址加上<code>0xA0</code>。</h3>
<pre><code class="language-verilog">module test32
#(
	parameter WD = 4'd8,			//数据位宽
	parameter DP = 5'd16			//深度
)
(
	input					i_en		,
    input   [ADDR_WD-1:0]	i_addr		,
	output		[WD-1:0]	o_data		
    );
	
    localparam	ADDR_WD = clogb2(DP);	//地址位宽
reg [WD-1:0] buffer [DP-1:0];

integer i;

initial begin
  for (i = 0; i &lt; DP; i = i + 1) begin
	buffer[i] &lt;= i + 8'hA0;
  end
end

assign o_data = i_en ? buffer[i_addr] : 'hz ;

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;0; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
    
endmodule
</code></pre>
<h3 id="33-画出sram-bit-cell结构图6管基本存储电路及其运作原理">33. 画出SRAM bit cell结构图——6管基本存储电路及其运作原理.</h3>
<center>
<img src =  "https://i.loli.net/2019/05/05/5cce4abb39405.jpg" alt="6管基本存储电路" title="6管基本存储电路" width="600" > 
</center> 
<p>晶体管M1及M2构成一个inverter，M3及M4构成另外一个inverter。这两个inverter的output分别接到另外一个inverter的input而形成一个latch，可以将数据锁存。M5及M6是开关，最常见的架构和用法如图所示，M5和M6是一起开或关的。</p>
<p>连接到M5和M6的gate的信号一般称之为word line(字线，缩写成WL)，用来控制SRAM bit cell的开关。M5和M6的漏极是数据读出或写入的端口，一般称之为bit line(位线，缩写成BL)。如图所示，M6接到BL，相对地，M5则接到 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="mord accent"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.05017em;">B</span><span class="mord mathdefault">L</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.25em;">ˉ</span></span></span></span></span></span></span></span></span> 。bit cell的儲存值就是指Q的值。</p>
<p>SRAM的基本单元有3种状态：standby（电路处于空闲），reading（读）与writing（写）。</p>
<p>standby：如果字线（Word Line）没有设置为高电平，那么作为控制用的M5，M6两个晶体管处于断路，把基本单元与位线隔离。由M1-M4组成的两个反相器继续保持其状态。</p>
<p>reading：假定存储的内容为1，即在Q处的电平为高，读周期之初，两根位线预充值为逻辑1，随后字线WL置为高电平，使得晶体管M5与M6通路。然后保存在Q的值会传递给位线BL，并且 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="mord accent"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.05017em;">B</span><span class="mord mathdefault">L</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.25em;">ˉ</span></span></span></span></span></span></span></span></span> 通过M1与M5通路直连到低电平，使其值为逻辑0（即Q的高电平使得晶体管M1通路）；在位线BL一侧，晶体管M4与M6形成的通路，把位线BL连接到VDD所代表的逻辑1（M4作为P沟道场效应管，由于栅极加了低电平 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mi>Q</mi><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{Q}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.0145499999999998em;vertical-align:-0.19444em;"></span><span class="mord accent"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault">Q</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.16666em;">ˉ</span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.19444em;"><span></span></span></span></span></span></span></span></span> 而形成通路）。如果存储的内容为0，相反的电路状态将会使 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="mord accent"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.05017em;">B</span><span class="mord mathdefault">L</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.25em;">ˉ</span></span></span></span></span></span></span></span></span> 为1而BL为0.这样在 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="mord accent"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.05017em;">B</span><span class="mord mathdefault">L</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.25em;">ˉ</span></span></span></span></span></span></span></span></span> 与BL间就会有一个很小的电位差，后续放大电路将会辨识出哪根位线是1哪根是0，从而完成读操作。</p>
<p>writing：写周期之初，把要写入的状态加载到位线。如果要写入0，则设置 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>ˉ</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="mord accent"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8201099999999999em;"><span style="top:-3em;"><span class="pstrut" style="height:3em;"></span><span class="mord"><span class="mord mathdefault" style="margin-right:0.05017em;">B</span><span class="mord mathdefault">L</span></span></span><span style="top:-3.25233em;"><span class="pstrut" style="height:3em;"></span><span class="accent-body" style="left:-0.25em;">ˉ</span></span></span></span></span></span></span></span></span> 为1且BL为0，随后字线WL加载为高电平，位线的状态被载入SRAM的基本单元。</p>
<p><strong>参考链接：</strong></p>
<p><a href="https://wenku.baidu.com/view/4938078b16fc700abb68fc89.html">SRAM的工作原理</a></p>
<p><a href="https://zhuanlan.zhihu.com/p/27260982">转帖：6T SRAM的運作原理</a></p>
<h3 id="34-用verilog实现一个单端口sram深度16位宽8bit-支持片选读写请求要求代码可综合">34. 用verilog实现一个单端口sram，深度16，位宽8bit。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module spram_16x8 (<br>
input clk,<br>
input [3:0] addr,<br>
input [7:0] din,<br>
output [7:0] dout,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module spram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input               clk     ,
    input               cs_n    ,
    input               w_r_n   ,
    input       [AD-1:0]  addr    ,
    input       [WD-1:0]  din     ,
    output  reg [WD-1:0]  dout    
    );
localparam AD = clogb2(DP);
reg [WD-1:0]  buffer  [DP-1:0];

always @(posedge clk) begin
    casex ({cs_n,w_r_n})
        2'b1x: dout &lt;= 'hx;
        2'b01: buffer[addr] &lt;= din;
        2'b00: dout &lt;= buffer[addr];
        default: ;
    endcase
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
endmodule
</code></pre>
<h3 id="35-用verilog实现一个同步双端口sram深度16位宽8bit-a口读出b口写入-支持片选读写请求要求代码可综合">35. 用verilog实现一个同步双端口sram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
input [7:0] din_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module sy_dpram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input                   clk     , 
    input                   cs_n    ,
    input                   wr_n    ,
    input                   rd_n    ,
    input       [WD-1:0]    din_b   ,       //B口写入
    input       [AD-1:0]    addr_b  ,
    input       [AD-1:0]    addr_a  ,       //A口读出
    output  reg [WD-1:0]    dout_a  
    );

    localparam AD = clogb2(DP);
reg [WD-1:0] buffer [DP-1:0];
/*
always @(posedge clk) begin
    if (!cs_n &amp;&amp; !rd_n) begin
        dout_a &lt;= buffer[addr_a];
    end
end

always @(posedge clk) begin
    if (!cs_n &amp;&amp; !wr_n) begin
        buffer[addr_b] &lt;= din_b;
    end
end
*/
always @(posedge clk) begin
    casex ({cs_n,wr_n,rd_n})
        3'b1xx: dout_a &lt;= 'hx;
        3'b000: begin   dout_a &lt;= buffer[addr_a]; buffer[addr_b] &lt;= din_b;  end
        3'b001: buffer[addr_b] &lt;= din_b;
        3'b010: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
endmodule
</code></pre>
<h3 id="36-用verilog实现一个异步双端口ram深度16位宽8bit-a口读出b口写入-支持片选读写请求要求代码可综合">36. 用verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk_a,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
...<br>
input clk_b,<br>
input [7:0] din_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module as_dpram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input                  clk_a   , 
    input                  rda_n   ,
    input         [AD-1:0] addr_a  , 
    output  reg   [WD-1:0] dout_a  , 

    input                  clk_b   , 
    input                  wrb_n   ,
    input         [WD-1:0] din_b   , 
    input         [AD-1:0] addr_b  , 

    input                  cs_n     
    );
    
    localparam AD = clogb2(DP);
reg [WD-1:0] buffer [DP-1:0];

always @(posedge clk_a) begin
    casex ({cs_n,rda_n})
        2'b1x: dout_a &lt;= 'hx;
        2'b00: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

always @(posedge clk_b) begin
    if (!cs_n &amp;&amp; !wrb_n) begin
        buffer[addr_b] &lt;= din_b;
    end
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction

endmodule
</code></pre>
<h3 id="37-用verilog实现一个同步双端口ram深度16位宽8bit-a口可读可写b口可读可写-支持片选读写请求要求代码可综合">37. 用verilog实现一个同步双端口ram，深度16，位宽8bit。A口可读可写，B口可读可写。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk,<br>
input [7:0] din_a,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
...<br>
input [7:0] din_b,<br>
output [7:0] dout_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module sy_ture_dpram
#(
    parameter WD = 8,       //数据位宽
    parameter AD = 4        //地址位宽
)
(
    input                  clk     , 
    input                  cs_n    ,

    input                  aw_r_n  ,
    input         [AD-1:0] addr_a  ,
    input         [WD-1:0] din_a   ,
    output  reg   [WD-1:0] dout_a  , 

    input                  bw_r_n  ,
    input         [AD-1:0] addr_b  ,
    input         [WD-1:0] din_b   , 
    output  reg   [WD-1:0] dout_b   
  
    );

localparam  DP = 2**AD;
reg [WD-1:0] buffer [DP-1:0];

always @(posedge clk) begin
    casex ({cs_n,aw_r_n})
        2'b1x: dout_a &lt;= 'hx;
        2'b01: buffer[addr_a] &lt;= din_a;
        2'b00: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

always @(posedge clk) begin
    casex ({cs_n,bw_r_n})
        2'b1x: dout_b &lt;= 'hx;
        2'b01: buffer[addr_b] &lt;= din_b;
        2'b00: dout_b &lt;= buffer[addr_b];
        default: ;
    endcase
end

/* always @(posedge clk) begin
    casex ({cs_n,aw_r_n,bw_r_n})
        3'b1xx: begin dout_a &lt;= 'hx; dout_b &lt;= 'hx; end
        3'b000: begin dout_a &lt;= buffer[addr_a]; dout_b &lt;= buffer[addr_b]; end   //A读B读
        3'b001: begin dout_a &lt;= buffer[addr_a]; buffer[addr_b] &lt;= din_b; end    //A读B写
        3'b010: begin buffer[addr_a] &lt;= din_a; dout_b &lt;= buffer[addr_b]; end    //A写B读
        3'b011: begin                                                           //A写B写
            if (addr_a == addr_b) begin
                buffer[addr_a] &lt;= din_a;
            end else begin
                buffer[addr_a] &lt;= din_a;
                buffer[addr_b] &lt;= din_b;
            end 
        end
        default: ;
    endcase
end */

endmodule
</code></pre>
<p><strong>注</strong>：注释里的描述无法综合出ram块，但是逻辑没有问题。</p>

							</div>
	<div class="wow bounceInDown vt-post-tags">
 
				<a href="https://halftop.github.io/tag/DztcUtg4_" rel="tag">Verilog99题</a>	
				 
				<a href="https://halftop.github.io/tag/f0tARmjal" rel="tag">IC</a>	
				 
				<a href="https://halftop.github.io/tag/9rG5j0Nww" rel="tag">FPGA</a>	
				 
				<a href="https://halftop.github.io/tag/ADa051R6R" rel="tag">Verilog HDL</a>	
				 
				<a href="https://halftop.github.io/tag/bwS6E4Jqc" rel="tag">学习笔记</a>	
				 
					</div>						
<nav class="navigation3 post-navigation3" role="navigation">
		
		<div class="nav-links3">
      
		<div class="wow bounceInLeft nav-previous3"><a href="https://halftop.github.io/post/verilog99_38to42" rel="prev"> Verilog99题——38-42题（Fir滤波器）</a></div>
		 
		 
		<div class="wow bounceInRight nav-next3"><a href="https://halftop.github.io/post/verilog-day7" rel="next"> Verilog没有葵花宝典——day7（串并转换）</a></div>
		
		</div>
	</nav>
	<div class="wow rollIn author-info" style="visibility: visible; animation-name: rollIn;">
	<div class="author-avatar pull-left"><img src="https://halftop.github.io/images/avatar.png" ></div>
 
	<div class="author-description"><div class="author-title"><div class="author-link" rel="author">halftop</div></div>


	<p class="author-bio">即将入行的数字IC设计工程师</p></div></div>
	
		</div>
		
 
		
</article>

<div id="marlin_lite_about_widget-2" class="wow bounceInUp widget marlin_lite_about_widget" data-wow-delay="0.1s">
		
        
          
            <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css">
<script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>

<div id="gitalk-container"></div>

<script>

  var gitalk = new Gitalk({
    clientID: '42b8247150af6c920554',
    clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
    repo: 'halftop.github.io',
    owner: 'halftop',
    admin: ['halftop'],
    id: (location.pathname).substring(0, 49),      // Ensure uniqueness and length less than 50
    distractionFreeMode: false  // Facebook-like distraction free mode
  })

  gitalk.render('gitalk-container')

</script>

          
          
        
		<script src="//cdn1.lncld.net/static/js/3.0.4/av-min.js"></script>
<script src='https://halftop.github.io/media/scripts/Valine.min.js'></script>

<div class="comment"></div>
<script>
        new Valine({
            // AV 对象来自上面引入av-min.js(老司机们不要开车➳♡゛扎心了老铁)
            av: AV, 
            el: '.comment',
            lang: 'zh-cn',
            
            
      emoticon_list: ["吐.png","喷血.png","狂汗.png","不说话.png","汗.png","坐等.png","献花.png","不高兴.png","中刀.png","害羞.png","皱眉.png","小眼睛.png","中指.png","尴尬.png","瞅你.png","想一想.png","中枪.png","得意.png","肿包.png","扇耳光.png","亲亲.png","惊喜.png","脸红.png","无所谓.png","便便.png","愤怒.png","蜡烛.png","献黄瓜.png","内伤.png","投降.png","观察.png","看不见.png","击掌.png","抠鼻.png","邪恶.png","看热闹.png","口水.png","抽烟.png","锁眉.png","装大款.png","吐舌.png","无奈.png","长草.png","赞一个.png","呲牙.png","无语.png","阴暗.png","不出所料.png","咽气.png","期待.png","高兴.png","吐血倒地.png","哭泣.png","欢呼.png","黑线.png","喜极而泣.png","喷水.png","深思.png","鼓掌.png","暗地观察.png"],
     	
      	
          
        });
    </script> 


   
  
 

		</div>

			</div>
			


<div class="tocc col l3 hide-on-med-and-down">
	
        <div class="toc-widget">
			
            <div class="toc-title"></div>
			
            <div id="toc-content">
			
			
			</div>
        </div>
    </div>


<script src="https://cdnjs.cloudflare.com/ajax/libs/tocbot/4.5.0/tocbot.min.js"></script>
<script>
    $(function () {
        tocbot.init({
            tocSelector: '#toc-content',
            contentSelector: '.entry-summary',
            headingsOffset: -($(window).height() * 0.4 - 45),
            // headingsOffset: -205,
            headingSelector: 'h2, h3, h4'
        });

        // modify the toc link href to support Chinese.
        let i = 0;
        let tocHeading = 'toc-heading-';
        $('#toc-content a').each(function () {
            $(this).attr('href', '#' + tocHeading + (++i));
        });

        // modify the heading title id to support Chinese.
        i = 0;
        $('.entry-summary').children('h2, h3, h4').each(function () {
            $(this).attr('id', tocHeading + (++i));
        });

        // Set scroll toc fixed.
        let tocHeight = parseInt($(window).height() * 0.4 - 64);
        let $tocWidget = $('.toc-widget');
        $(window).scroll(function () {
            let scroll = $(window).scrollTop();
            /* add post toc fixed. */
            if (scroll > tocHeight) {
                $tocWidget.addClass('toc-fixed');
            } else {
                $tocWidget.removeClass('toc-fixed');
            }
        });
    });
</script>										 

 
       


			</div>
		</div>

		
		 	<footer id="colophon" class="site-footer">

			<div class="container">
	
				<div class="copyright"><center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center><br>Theme:   <a href="https://github.com/alterfang/gridea-theme-pan" target="_blank" title="Pan"><span>Pan</span></a>. Powered by <a href="https://gridea.dev/" target="_blank" title="Gridea"><span>Gridea</span></a></div>		
			</div>
		
		</footer>

</div>

<script src="https://cdn.bootcss.com/fitvids/1.2.0/jquery.fitvids.min.js"></script>
<script type='text/javascript' src='https://halftop.github.io/media/scripts/marlin-scripts.js'></script>
 <script src="//tokinx.github.io/lately/lately.min.js"></script>
  <script>jQuery(document).ready(function(){$.lately({'target':'.lately-a,.lately-b,.lately-c'})});</script>
  <style type="text/css">a.back_to_top {
    text-decoration: none;
    position: fixed;
    bottom: 40px;
    right: 30px;
    background: #f0f0f0;
    height: 40px;
    width: 40px;
    border-radius: 50%;
    line-height: 36px;
    font-size: 18px;
    text-align: center;
    transition-duration: .5s;
    transition-propety: background-color;
    display: none;
}

a.back_to_top span {
    color: #888;
}

a.back_to_top:hover {
    cursor: pointer;
    background: #dfdfdf;
}

a.back_to_top:hover span {
    color: #555;
}

@media print, screen and (max-width: 580px) {
    .back_to_top {
        display: none !important;
    }
}



</style><a id="back_to_top" href="#" class="back_to_top"><span><i class="iconfont icon-xiangshang"></i></span>
</a>


<script>$(document).ready((function(_this) {
  return function() {
    var bt;
    bt = $('#back_to_top');
    if ($(document).width() > 480) {
      $(window).scroll(function() {
        var st;
        st = $(window).scrollTop();
        if (st > 30) {
          return bt.css('display', 'block');
        } else {
          return bt.css('display', 'none');
        }
      });
      return bt.click(function() {
        $('body,html').animate({
          scrollTop: 0
        }, 800);
        return false;
      });
    }
  };
})(this));
</script>

		<script data-no-instant>
    (function ($) {
        $.extend({
            adamsOverload: function () {
                $('.navigation:eq(0)').remove();
                $("").attr("rel" , "external");
                $("a[rel='external'],a[rel='external nofollow']").attr("target","_blank");
                $("a.vi").attr("rel" , "");
                $.viewImage({
                    'target'  : 'img',
                    'exclude' : '.vsmile-icons img,.gallery img',
                    'delay'   : 300
                });
                $.lately({
                    'target' : '.commentmetadata a,.infos time,.post-list time'
                });
                prettyPrint();
                
                $('ul.links li a').each(function(){
                    if($(this).parent().find('.bg').length==0){
                        $(this).parent().append('<!---<div class="bg" style="background-image:url(https://c3.glgoo.top/s2/favicons?domain='+$(this).attr("href")+')"></div>--->')
                    }
                });
            }
        });
    })(jQuery);
    jQuery.adamsOverload();
</script>

</body>
</html>
