$date
	Tue Apr 12 10:31:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module partition_test $end
$var wire 1 ! complete $end
$var reg 1 " clk $end
$var reg 32 # i [31:0] $end
$var reg 1 $ init $end
$var reg 32 % j [31:0] $end
$var reg 32 & loc_in [31:0] $end
$var integer 32 ' c [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 32 ( i [31:0] $end
$var wire 1 $ init $end
$var wire 32 ) j [31:0] $end
$var wire 32 * loc_in [31:0] $end
$var reg 1 ! complete $end
$var reg 32 + left [31:0] $end
$var reg 32 , loc [31:0] $end
$var reg 32 - right [31:0] $end
$var reg 1 . set $end
$var reg 4 / state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
0.
bx -
bx ,
bx +
b0 *
b111 )
b0 (
b1000 '
b0 &
b111 %
0$
b0 #
0"
x!
$end
#2
1$
#5
b111 -
b0 +
b0 ,
0!
b1 /
1"
#10
0"
#15
b10 /
1"
#20
0"
#25
b110 -
1"
#30
0"
#35
b101 -
1"
#40
0"
#45
b101 ,
b100 /
1"
#50
0"
#55
b101 /
1"
#60
0"
#65
b1 +
1"
#70
0"
#75
b10 +
1"
#80
0"
#85
b11 +
1"
#90
0"
#95
b100 +
1"
#100
0"
#105
b101 +
1"
#110
0"
#115
b110 /
1"
#120
0"
#125
b1000 '
1!
1.
b0 /
1"
#130
0"
#135
b111 -
b0 +
b0 ,
0!
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
#405
1"
#410
0"
#415
1"
#420
0"
#425
1"
#430
0"
#435
1"
#440
0"
#445
1"
#450
0"
#455
1"
#460
0"
#465
1"
#470
0"
#475
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
#502
