(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NML (NN 6T) (NN SRAM)) (ADJP (NN cell) (HYPH -) (VBN based)) (NML (NML (NP (NN bit) (HYPH -) (NN parallel)) (PP (IN in) (HYPH -) (NP (NN memory) (NN computing)))) (-LRB- -LRB-) (NML (NN IMC)) (-RRB- -RRB-)) (NN architecture) (S (VP (TO to) (VP (VB support) (NP (JJ various) (NNS computations)) (PP (IN with) (NP (JJ reconfigurable) (NN bit) (HYPH -) (NN precision)))))))) (. .))
(S (PP (IN In) (NP (DT the) (VBN proposed) (NN technique))) (, ,) (NP (NML (NN bit) (HYPH -) (NN line)) (NN computation)) (VP (VBZ is) (VP (VBN performed) (PP (IN with) (NP (NP (DT a) (JJ short) (NNP WL)) (VP (VBN followed) (PP (IN by) (NP (NN BL))) (S (VP (VBG boosting) (NP (NP (NNS circuits)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (MD can) (VP (VB reduce) (NP (NML (NN BL) (NN computing)) (NNS delays)))))))))))))) (. .))
(S (PP (IN By) (S (VP (VBG performing) (NP (NP (NN carry) (HYPH -) (NN propagation)) (PP (IN between) (NP (DT each) (NML (PP (IN near) (HYPH -) (NP (NN memory)))) (NN circuit))))))) (, ,) (NP (ADJP (NN bit) (HYPH -) (JJ parallel)) (JJ complex) (NNS computations)) (VP (VBP are) (ADVP (RB also)) (VP (VBN enabled) (PP (IN by) (S (VP (VBG iterating) (NP (NNS operations)) (PP (IN with) (NP (JJ low) (NN latency)))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (JJ reconfigurable) (NN bit) (HYPH -) (NN precision)) (VP (VBZ is) (ADVP (RB also)) (VP (VBN supported) (PP (VBN based) (PP (IN on) (NP (NML (NN carry) (HYPH -) (NN propagation)) (NN size)))))) (. .))
(S (S (NP (NP (PRP$ Our) (NN 128KB)) (PP (IN in) (HYPH /) (NP (JJ near) (NN memory) (VBG computing) (NN architecture)))) (VP (VBZ has) (VP (VBN been) (VP (VBN implemented) (S (VP (VBG using) (NP (DT a) (JJ 28nm) (NN CMOS) (NN process)))))))) (, ,) (CC and) (S (NP (PRP it)) (VP (MD can) (VP (VB achieve) (NP (NP (CD 2.25) (NN GHz) (NN clock) (NN frequency)) (PP (IN at) (NP (CD 1.0) (NN V)))) (PP (IN with) (NP (NP (CD 5.2) (NN %)) (PP (IN of) (NP (NN area))))) (ADVP (RB overhead))))) (. .))
(S (NP (DT The) (VBN proposed) (NN architecture)) (ADVP (RB also)) (VP (VBZ achieves) (NP (NP (CD 0.68)) (, ,) (NP (NP (CD 8.09) (NN TOPS)) (PP (SYM /) (NP (NN W))))) (PP (IN for) (NP (NP (DT the) (JJ parallel) (NN addition)) (CC and) (NP (NN multiplication))) (, ,) (ADVP (RB respectively)))) (. .))
(FRAG (S (PP (IN In) (NP (NN addition))) (, ,) (NP (NP (DT the) (VBN proposed) (NN work)) (ADVP (RB also))) (VP (VBZ supports) (NP (NP (DT a) (JJ wide) (NN range)) (PP (IN of) (NP (NN supply) (NN voltage)))))) (, ,) (PP (IN from) (NP (CD 0.6) (CD V))) (PP (IN to) (NP (CD 1.1))) (NP (NNP V.)))
