
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/bcd.sv ../design/bin_to_bcd.sv ../design/deb.sv ../design/decoder.sv ../design/display_controller.sv ../design/divisor.sv ../design/divisor_secuencial.sv ../design/freq_divider.sv ../design/module_top_keyboard.sv ../design/scanner.sv ../design/teclado_decimal_input.sv ../design/tick_generator.sv ; synth_gowin -top module_top_keyboard -json proyecto_3_IIS2025.json' --

1. Executing Verilog-2005 frontend: ../design/bcd.sv
Parsing SystemVerilog input from `../design/bcd.sv' to AST representation.
Generating RTLIL representation for module `\bcd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/bin_to_bcd.sv
Parsing SystemVerilog input from `../design/bin_to_bcd.sv' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/deb.sv
Parsing SystemVerilog input from `../design/deb.sv' to AST representation.
Generating RTLIL representation for module `\deb'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/decoder.sv
Parsing SystemVerilog input from `../design/decoder.sv' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/display_controller.sv
Parsing SystemVerilog input from `../design/display_controller.sv' to AST representation.
Generating RTLIL representation for module `\display_controller'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/divisor.sv
Parsing SystemVerilog input from `../design/divisor.sv' to AST representation.
Generating RTLIL representation for module `\divisor'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/divisor_secuencial.sv
Parsing SystemVerilog input from `../design/divisor_secuencial.sv' to AST representation.
Generating RTLIL representation for module `\divisor_secuencial'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/freq_divider.sv
Parsing SystemVerilog input from `../design/freq_divider.sv' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_top_keyboard.sv
Parsing SystemVerilog input from `../design/module_top_keyboard.sv' to AST representation.
Generating RTLIL representation for module `\module_top_keyboard'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/scanner.sv
Parsing SystemVerilog input from `../design/scanner.sv' to AST representation.
Generating RTLIL representation for module `\scanner'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/teclado_decimal_input.sv
Parsing SystemVerilog input from `../design/teclado_decimal_input.sv' to AST representation.
Generating RTLIL representation for module `\teclado_decimal_input'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../design/tick_generator.sv
Parsing SystemVerilog input from `../design/tick_generator.sv' to AST representation.
Generating RTLIL representation for module `\tick_generator'.
Successfully finished Verilog frontend.

13. Executing SYNTH_GOWIN pass.

13.1. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \module_top_keyboard
Used module:     \display_controller
Used module:         \bcd
Used module:     \bin_to_bcd
Used module:     \divisor
Used module:     \teclado_decimal_input
Used module:     \decoder
Used module:     \scanner
Used module:     \deb
Used module:     \freq_divider
Used module:     \tick_generator
Parameter \N = 8

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\divisor'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\divisor\N=s32'00000000000000000000000000001000'.
Parameter \MAX_COUNT = 27000

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\tick_generator'.
Parameter \MAX_COUNT = 27000
Generating RTLIL representation for module `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000'.

13.2.4. Analyzing design hierarchy..
Top module:  \module_top_keyboard
Used module:     \display_controller
Used module:         \bcd
Used module:     \bin_to_bcd
Used module:     $paramod\divisor\N=s32'00000000000000000000000000001000
Used module:     \teclado_decimal_input
Used module:     \decoder
Used module:     \scanner
Used module:     \deb
Used module:     \freq_divider
Used module:     $paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000

13.2.5. Analyzing design hierarchy..
Top module:  \module_top_keyboard
Used module:     \display_controller
Used module:         \bcd
Used module:     \bin_to_bcd
Used module:     $paramod\divisor\N=s32'00000000000000000000000000001000
Used module:     \teclado_decimal_input
Used module:     \decoder
Used module:     \scanner
Used module:     \deb
Used module:     \freq_divider
Used module:     $paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000
Removing unused module `\tick_generator'.
Removing unused module `\divisor_secuencial'.
Removing unused module `\divisor'.
Removed 3 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$370'.
Cleaned up 1 empty switch.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$364 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$360 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$358 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$356 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$354 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$352 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$344 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$340 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$338 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$336 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$334 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$332 in module DFFS.
Marked 2 switch rules as full_case in process $proc$../design/tick_generator.sv:10$431 in module $paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.
Marked 1 switch rules as full_case in process $proc$../design/teclado_decimal_input.sv:43$131 in module teclado_decimal_input.
Marked 1 switch rules as full_case in process $proc$../design/teclado_decimal_input.sv:32$127 in module teclado_decimal_input.
Marked 1 switch rules as full_case in process $proc$../design/scanner.sv:9$123 in module scanner.
Marked 3 switch rules as full_case in process $proc$../design/module_top_keyboard.sv:102$121 in module module_top_keyboard.
Marked 2 switch rules as full_case in process $proc$../design/freq_divider.sv:23$116 in module freq_divider.
Marked 8 switch rules as full_case in process $proc$../design/divisor.sv:0$414 in module $paramod\divisor\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/display_controller.sv:0$75 in module display_controller.
Removed 1 dead cases from process $proc$../design/display_controller.sv:0$74 in module display_controller.
Marked 1 switch rules as full_case in process $proc$../design/display_controller.sv:0$74 in module display_controller.
Marked 1 switch rules as full_case in process $proc$../design/display_controller.sv:22$71 in module display_controller.
Marked 6 switch rules as full_case in process $proc$../design/decoder.sv:0$66 in module decoder.
Marked 3 switch rules as full_case in process $proc$../design/deb.sv:29$61 in module deb.
Marked 1 switch rules as full_case in process $proc$../design/deb.sv:19$59 in module deb.
Marked 27 switch rules as full_case in process $proc$../design/bin_to_bcd.sv:0$2 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/bcd.sv:0$1 in module bcd.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 53 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
  Set init value: \Q = 1'0

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$364'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$360'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$344'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$340'.
Found async reset \rst in `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
Found async reset \reset in `\deb.$proc$../design/deb.sv:29$61'.
Found async reset \reset in `\deb.$proc$../design/deb.sv:19$59'.

13.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~83 debug messages>

13.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$370'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$360'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$358'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Creating decoders for process `\DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$354'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Creating decoders for process `\DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$352'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Creating decoders for process `\DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Creating decoders for process `\DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$348'.
Creating decoders for process `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Creating decoders for process `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Creating decoders for process `\DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Creating decoders for process `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Creating decoders for process `\DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$340'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
Creating decoders for process `\DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$338'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
Creating decoders for process `\DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$336'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
Creating decoders for process `\DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$334'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
Creating decoders for process `\DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$332'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$330'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
Creating decoders for process `\DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$328'.
Creating decoders for process `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
     1/2: $0\tick[0:0]
     2/2: $0\count[14:0]
Creating decoders for process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
     1/8: $0\listo[0:0]
     2/8: $0\estado[2:0]
     3/8: $0\acumulador2[7:0]
     4/8: $0\acumulador1[7:0]
     5/8: $0\show_mult[0:0]
     6/8: $0\showB[0:0]
     7/8: $0\showA[0:0]
     8/8: $0\multi[0:0]
Creating decoders for process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:32$127'.
     1/1: $0\key_pressed_prev[0:0]
Creating decoders for process `\scanner.$proc$../design/scanner.sv:9$123'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\module_top_keyboard.$proc$../design/module_top_keyboard.sv:102$121'.
     1/1: $0\display_value[15:0]
Creating decoders for process `\freq_divider.$proc$../design/freq_divider.sv:23$116'.
     1/2: $0\counter[15:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
     1/16: $8\R_prev[8:0]
     2/16: $8\Q[0:0]
     3/16: $7\R_prev[8:0]
     4/16: $7\Q[1:1]
     5/16: $6\R_prev[8:0]
     6/16: $6\Q[2:2]
     7/16: $5\R_prev[8:0]
     8/16: $5\Q[3:3]
     9/16: $4\R_prev[8:0]
    10/16: $4\Q[4:4]
    11/16: $3\R_prev[8:0]
    12/16: $3\Q[5:5]
    13/16: $2\R_prev[8:0]
    14/16: $2\Q[6:6]
    15/16: $1\R_prev[8:0]
    16/16: $1\Q[7:7]
Creating decoders for process `\display_controller.$proc$../design/display_controller.sv:0$76'.
Creating decoders for process `\display_controller.$proc$../design/display_controller.sv:0$75'.
     1/1: $1\safe_digit[3:0]
Creating decoders for process `\display_controller.$proc$../design/display_controller.sv:0$74'.
     1/1: $1\current_digit[3:0]
Creating decoders for process `\display_controller.$proc$../design/display_controller.sv:22$71'.
     1/1: $0\digit_index[1:0]
Creating decoders for process `\decoder.$proc$../design/decoder.sv:0$66'.
     1/6: $1\key_pressed[0:0]
     2/6: $5\key_value[3:0]
     3/6: $4\key_value[3:0]
     4/6: $3\key_value[3:0]
     5/6: $2\key_value[3:0]
     6/6: $1\key_value[3:0]
Creating decoders for process `\deb.$proc$../design/deb.sv:29$61'.
     1/2: $0\counter[16:0]
     2/2: $0\stable[0:0]
Creating decoders for process `\deb.$proc$../design/deb.sv:19$59'.
     1/1: $0\sync_ff[1:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
     1/54: $27\temp[15:0]
     2/54: $9\bcd_tens[3:0]
     3/54: $26\temp[15:0]
     4/54: $8\bcd_tens[3:0]
     5/54: $25\temp[15:0]
     6/54: $7\bcd_tens[3:0]
     7/54: $24\temp[15:0]
     8/54: $6\bcd_tens[3:0]
     9/54: $23\temp[15:0]
    10/54: $5\bcd_tens[3:0]
    11/54: $22\temp[15:0]
    12/54: $4\bcd_tens[3:0]
    13/54: $21\temp[15:0]
    14/54: $3\bcd_tens[3:0]
    15/54: $20\temp[15:0]
    16/54: $2\bcd_tens[3:0]
    17/54: $19\temp[15:0]
    18/54: $1\bcd_tens[3:0]
    19/54: $18\temp[15:0]
    20/54: $9\bcd_hundreds[3:0]
    21/54: $17\temp[15:0]
    22/54: $8\bcd_hundreds[3:0]
    23/54: $16\temp[15:0]
    24/54: $7\bcd_hundreds[3:0]
    25/54: $15\temp[15:0]
    26/54: $6\bcd_hundreds[3:0]
    27/54: $14\temp[15:0]
    28/54: $5\bcd_hundreds[3:0]
    29/54: $13\temp[15:0]
    30/54: $4\bcd_hundreds[3:0]
    31/54: $12\temp[15:0]
    32/54: $3\bcd_hundreds[3:0]
    33/54: $11\temp[15:0]
    34/54: $2\bcd_hundreds[3:0]
    35/54: $10\temp[15:0]
    36/54: $1\bcd_hundreds[3:0]
    37/54: $9\temp[15:0]
    38/54: $9\bcd_thousands[3:0]
    39/54: $8\temp[15:0]
    40/54: $8\bcd_thousands[3:0]
    41/54: $7\temp[15:0]
    42/54: $7\bcd_thousands[3:0]
    43/54: $6\temp[15:0]
    44/54: $6\bcd_thousands[3:0]
    45/54: $5\temp[15:0]
    46/54: $5\bcd_thousands[3:0]
    47/54: $4\temp[15:0]
    48/54: $4\bcd_thousands[3:0]
    49/54: $3\temp[15:0]
    50/54: $3\bcd_thousands[3:0]
    51/54: $2\temp[15:0]
    52/54: $2\bcd_thousands[3:0]
    53/54: $1\temp[15:0]
    54/54: $1\bcd_thousands[3:0]
Creating decoders for process `\bcd.$proc$../design/bcd.sv:0$1'.
     1/1: $1\seg[6:0]

13.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\D' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\Q' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\R' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\R_prev' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\R_sig' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `$paramod\divisor\N=s32'00000000000000000000000000001000.\i' from process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
No latch inferred for signal `\display_controller.\an' from process `\display_controller.$proc$../design/display_controller.sv:0$76'.
No latch inferred for signal `\display_controller.$bitselwrite$mask$../design/display_controller.sv:60$68' from process `\display_controller.$proc$../design/display_controller.sv:0$76'.
No latch inferred for signal `\display_controller.$bitselwrite$data$../design/display_controller.sv:60$69' from process `\display_controller.$proc$../design/display_controller.sv:0$76'.
No latch inferred for signal `\display_controller.$bitselwrite$sel$../design/display_controller.sv:60$70' from process `\display_controller.$proc$../design/display_controller.sv:0$76'.
No latch inferred for signal `\display_controller.\safe_digit' from process `\display_controller.$proc$../design/display_controller.sv:0$75'.
No latch inferred for signal `\display_controller.\current_digit' from process `\display_controller.$proc$../design/display_controller.sv:0$74'.
No latch inferred for signal `\decoder.\key_value' from process `\decoder.$proc$../design/decoder.sv:0$66'.
No latch inferred for signal `\decoder.\key_pressed' from process `\decoder.$proc$../design/decoder.sv:0$66'.
No latch inferred for signal `\bin_to_bcd.\bcd_thousands' from process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
No latch inferred for signal `\bin_to_bcd.\bcd_hundreds' from process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
No latch inferred for signal `\bin_to_bcd.\bcd_tens' from process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
No latch inferred for signal `\bin_to_bcd.\bcd_ones' from process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
No latch inferred for signal `\bin_to_bcd.\temp' from process `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
No latch inferred for signal `\bcd.\seg' from process `\bcd.$proc$../design/bcd.sv:0$1'.

13.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$370'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$370'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366'.
  created $adff cell `$procdff$1576' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$364'.
  created $adff cell `$procdff$1577' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362'.
  created $adff cell `$procdff$1578' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$360'.
  created $adff cell `$procdff$1579' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$358'.
  created $dff cell `$procdff$1580' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$356'.
  created $dff cell `$procdff$1581' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$354'.
  created $dff cell `$procdff$1582' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$352'.
  created $dff cell `$procdff$1583' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$350'.
  created $dff cell `$procdff$1584' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$348'.
  created $dff cell `$procdff$1585' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346'.
  created $adff cell `$procdff$1586' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$344'.
  created $adff cell `$procdff$1587' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342'.
  created $adff cell `$procdff$1588' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$340'.
  created $adff cell `$procdff$1589' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$338'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$336'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$334'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$332'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$330'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$328'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.\tick' using process `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
  created $adff cell `$procdff$1596' with positive edge clock and negative level reset.
Creating register for signal `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.\count' using process `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
  created $adff cell `$procdff$1597' with positive edge clock and negative level reset.
Creating register for signal `\teclado_decimal_input.\listo' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\multi' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\showA' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\showB' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\show_mult' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\acumulador1' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\acumulador2' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\estado' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\teclado_decimal_input.\key_pressed_prev' using process `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:32$127'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\scanner.\col_shift_reg' using process `\scanner.$proc$../design/scanner.sv:9$123'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\scanner.\column_index' using process `\scanner.$proc$../design/scanner.sv:9$123'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\module_top_keyboard.\display_value' using process `\module_top_keyboard.$proc$../design/module_top_keyboard.sv:102$121'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\freq_divider.\counter' using process `\freq_divider.$proc$../design/freq_divider.sv:23$116'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/freq_divider.sv:23$116'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\display_controller.\digit_index' using process `\display_controller.$proc$../design/display_controller.sv:22$71'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\deb.\counter' using process `\deb.$proc$../design/deb.sv:29$61'.
  created $adff cell `$procdff$1613' with positive edge clock and negative level reset.
Creating register for signal `\deb.\stable' using process `\deb.$proc$../design/deb.sv:29$61'.
  created $adff cell `$procdff$1614' with positive edge clock and negative level reset.
Creating register for signal `\deb.\sync_ff' using process `\deb.$proc$../design/deb.sv:19$59'.
  created $adff cell `$procdff$1615' with positive edge clock and negative level reset.

13.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$370'.
Removing empty process `DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366'.
Removing empty process `DFFNCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$366'.
Removing empty process `DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Removing empty process `DFFNC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$364'.
Removing empty process `DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362'.
Removing empty process `DFFNPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$362'.
Removing empty process `DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Removing empty process `DFFNP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$360'.
Removing empty process `DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$358'.
Removing empty process `DFFNRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$358'.
Removing empty process `DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$356'.
Removing empty process `DFFNR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$356'.
Removing empty process `DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$354'.
Removing empty process `DFFNSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$354'.
Removing empty process `DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$352'.
Removing empty process `DFFNS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$352'.
Removing empty process `DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$350'.
Removing empty process `DFFNE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$350'.
Removing empty process `DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Removing empty process `DFFN.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$348'.
Removing empty process `DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346'.
Removing empty process `DFFCE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$346'.
Removing empty process `DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Removing empty process `DFFC.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$344'.
Removing empty process `DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342'.
Removing empty process `DFFPE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$342'.
Removing empty process `DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Removing empty process `DFFP.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$340'.
Removing empty process `DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$339'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$338'.
Removing empty process `DFFRE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$338'.
Removing empty process `DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$337'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$336'.
Removing empty process `DFFR.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$336'.
Removing empty process `DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$335'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$334'.
Removing empty process `DFFSE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$334'.
Removing empty process `DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$333'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$332'.
Removing empty process `DFFS.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$332'.
Removing empty process `DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$330'.
Removing empty process `DFFE.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$330'.
Removing empty process `DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$329'.
Removing empty process `DFF.$proc$C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$328'.
Found and cleaned up 1 empty switch in `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
Removing empty process `$paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.$proc$../design/tick_generator.sv:10$431'.
Found and cleaned up 9 empty switches in `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
Removing empty process `teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:43$131'.
Found and cleaned up 1 empty switch in `\teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:32$127'.
Removing empty process `teclado_decimal_input.$proc$../design/teclado_decimal_input.sv:32$127'.
Found and cleaned up 2 empty switches in `\scanner.$proc$../design/scanner.sv:9$123'.
Removing empty process `scanner.$proc$../design/scanner.sv:9$123'.
Found and cleaned up 4 empty switches in `\module_top_keyboard.$proc$../design/module_top_keyboard.sv:102$121'.
Removing empty process `module_top_keyboard.$proc$../design/module_top_keyboard.sv:102$121'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/freq_divider.sv:23$116'.
Removing empty process `freq_divider.$proc$../design/freq_divider.sv:23$116'.
Found and cleaned up 8 empty switches in `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
Removing empty process `$paramod\divisor\N=s32'00000000000000000000000000001000.$proc$../design/divisor.sv:0$414'.
Removing empty process `display_controller.$proc$../design/display_controller.sv:0$76'.
Found and cleaned up 1 empty switch in `\display_controller.$proc$../design/display_controller.sv:0$75'.
Removing empty process `display_controller.$proc$../design/display_controller.sv:0$75'.
Found and cleaned up 1 empty switch in `\display_controller.$proc$../design/display_controller.sv:0$74'.
Removing empty process `display_controller.$proc$../design/display_controller.sv:0$74'.
Found and cleaned up 2 empty switches in `\display_controller.$proc$../design/display_controller.sv:22$71'.
Removing empty process `display_controller.$proc$../design/display_controller.sv:22$71'.
Found and cleaned up 6 empty switches in `\decoder.$proc$../design/decoder.sv:0$66'.
Removing empty process `decoder.$proc$../design/decoder.sv:0$66'.
Found and cleaned up 2 empty switches in `\deb.$proc$../design/deb.sv:29$61'.
Removing empty process `deb.$proc$../design/deb.sv:29$61'.
Removing empty process `deb.$proc$../design/deb.sv:19$59'.
Found and cleaned up 27 empty switches in `\bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
Removing empty process `bin_to_bcd.$proc$../design/bin_to_bcd.sv:0$2'.
Found and cleaned up 1 empty switch in `\bcd.$proc$../design/bcd.sv:0$1'.
Removing empty process `bcd.$proc$../design/bcd.sv:0$1'.
Cleaned up 85 empty switches.

13.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.
Optimizing module teclado_decimal_input.
<suppressed ~14 debug messages>
Optimizing module scanner.
<suppressed ~4 debug messages>
Optimizing module module_top_keyboard.
<suppressed ~1 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module $paramod\divisor\N=s32'00000000000000000000000000001000.
<suppressed ~8 debug messages>
Optimizing module display_controller.
<suppressed ~4 debug messages>
Optimizing module decoder.
<suppressed ~1 debug messages>
Optimizing module deb.
Optimizing module bin_to_bcd.
Optimizing module bcd.

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\tick_generator\MAX_COUNT=s32'00000000000000000110100101111000.
Deleting now unused module teclado_decimal_input.
Deleting now unused module scanner.
Deleting now unused module freq_divider.
Deleting now unused module $paramod\divisor\N=s32'00000000000000000000000000001000.
Deleting now unused module display_controller.
Deleting now unused module decoder.
Deleting now unused module deb.
Deleting now unused module bin_to_bcd.
Deleting now unused module bcd.
<suppressed ~13 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing SYNTH pass.

13.7.1. Executing PROC pass (convert processes to netlists).

13.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

13.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

13.7.1.4. Executing PROC_INIT pass (extract init attributes).

13.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

13.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

13.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

13.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

13.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~4 debug messages>

13.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 32 unused cells and 540 unused wires.
<suppressed ~42 debug messages>

13.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top_keyboard...
Found and reported 0 problems.

13.7.5. Executing OPT pass (performing simple optimizations).

13.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

13.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$650: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$428_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$427_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$427_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$656: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$426_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$425_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$425_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$662: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$424_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$423_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$423_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$668: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$422_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$421_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$421_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$674: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$420_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$419_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$419_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$680: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$418_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$417_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$417_Y [7:0] }
      Replacing known input bits on port A of cell $flatten\divisor_inst.$procmux$686: { $flatten\divisor_inst.$eq$../design/divisor.sv:21$416_Y $flatten\divisor_inst.$sub$../design/divisor.sv:19$415_Y [7:0] } -> { 1'0 $flatten\divisor_inst.$sub$../design/divisor.sv:19$415_Y [7:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1132.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1135.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1141.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1144.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1147.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1150.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1153.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1156.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1162.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1165.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1168.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1171.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1174.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1177.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1183.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1186.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1189.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1192.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1195.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1201.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1204.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1207.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1210.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1213.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1219.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1222.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1225.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1228.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1234.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1237.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1240.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1243.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1249.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1252.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1255.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1261.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1264.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1267.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1273.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1276.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1282.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1285.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1291.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1297.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1309.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1312.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1315.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1318.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1321.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1324.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1327.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1330.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1336.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1339.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1342.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1345.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1348.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1351.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1354.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1357.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1363.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1366.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1369.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1372.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1375.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1378.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1381.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1387.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1390.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1393.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1396.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1399.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1402.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1405.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1411.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1414.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1417.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1420.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1423.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1426.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1432.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1435.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1438.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1441.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1444.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1447.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1453.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1456.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1459.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1462.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1465.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1471.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1474.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1477.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1480.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1483.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1489.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1492.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1495.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1498.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1504.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1507.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1510.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1513.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1519.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1522.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1525.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1531.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1534.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1537.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1543.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1546.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1552.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1555.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1561.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1567.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$769.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$772.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$775.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$778.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$781.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$784.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$787.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$790.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$796.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$799.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$802.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$805.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$808.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$811.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$814.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$817.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$823.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$826.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$829.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$832.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$835.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$838.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$841.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$847.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$850.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$853.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$856.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$859.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$862.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$865.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$871.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$874.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$877.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$880.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$883.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$886.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$892.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$895.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$898.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$901.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$904.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$907.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$913.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$916.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$919.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$922.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$925.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$931.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$934.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$937.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$940.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$943.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$949.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$952.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$955.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$958.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$964.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$967.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$970.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$973.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$979.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$982.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$985.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$991.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$994.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$997.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$712.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$722.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$733.
    dead port 2/2 on $mux $flatten\decoder_inst.$procmux$745.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1120.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1003.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1006.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1123.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1012.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1015.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1021.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1027.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1039.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1042.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1045.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1048.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1126.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1051.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1054.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1057.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1060.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1066.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1069.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1072.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1075.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1078.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1081.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1084.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1087.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1129.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1093.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1096.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1099.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1102.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1105.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1108.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1111.
    dead port 1/2 on $mux $flatten\bcd_converter.$procmux$1117.
Removed 220 multiplexer ports.
<suppressed ~36 debug messages>

13.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 256 unused wires.
<suppressed ~1 debug messages>

13.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

13.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

13.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.5.16. Finished OPT passes. (There is nothing left to do.)

13.7.6. Executing FSM pass (extract and optimize FSM).

13.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register module_top_keyboard.teclado_decimal_inst.estado.

13.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\teclado_decimal_inst.estado' from module `\module_top_keyboard'.
  found $dff cell for state register: $flatten\teclado_decimal_inst.$procdff$1605
  root of input selection tree: $flatten\teclado_decimal_inst.$0\estado[2:0]
  found reset state: 3'001 (guessed from mux tree)
  found ctrl input: \rst
  found state code: 3'001
  found ctrl input: \teclado_decimal_inst.key_valid
  found ctrl input: $flatten\teclado_decimal_inst.$procmux$508_CMP
  found ctrl input: $flatten\teclado_decimal_inst.$procmux$513_CMP
  found ctrl input: $flatten\teclado_decimal_inst.$procmux$510_CMP
  found ctrl input: $flatten\teclado_decimal_inst.$procmux$511_CMP
  found ctrl input: $flatten\teclado_decimal_inst.$procmux$512_CMP
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\teclado_decimal_inst.$procmux$512_CMP
  found ctrl output: $flatten\teclado_decimal_inst.$procmux$511_CMP
  found ctrl output: $flatten\teclado_decimal_inst.$procmux$510_CMP
  found ctrl output: $flatten\teclado_decimal_inst.$eq$../design/teclado_decimal_input.sv:112$139_Y
  ctrl inputs: { \teclado_decimal_inst.key_valid $flatten\teclado_decimal_inst.$procmux$508_CMP $flatten\teclado_decimal_inst.$procmux$513_CMP \rst }
  ctrl outputs: { $flatten\teclado_decimal_inst.$0\estado[2:0] $flatten\teclado_decimal_inst.$eq$../design/teclado_decimal_input.sv:112$139_Y $flatten\teclado_decimal_inst.$procmux$510_CMP $flatten\teclado_decimal_inst.$procmux$511_CMP $flatten\teclado_decimal_inst.$procmux$512_CMP }
  transition:      3'100 4'---0 ->      3'001 7'0011000
  transition:      3'100 4'0--1 ->      3'100 7'1001000
  transition:      3'100 4'1001 ->      3'100 7'1001000
  transition:      3'100 4'1-11 ->      3'100 7'1001000
  transition:      3'100 4'11-1 ->      3'001 7'0011000
  transition:      3'010 4'---0 ->      3'001 7'0010010
  transition:      3'010 4'0--1 ->      3'010 7'0100010
  transition:      3'010 4'1001 ->      3'010 7'0100010
  transition:      3'010 4'1-11 ->      3'011 7'0110010
  transition:      3'010 4'11-1 ->      3'001 7'0010010
  transition:      3'001 4'---0 ->      3'001 7'0010001
  transition:      3'001 4'0--1 ->      3'001 7'0010001
  transition:      3'001 4'1001 ->      3'001 7'0010001
  transition:      3'001 4'1-11 ->      3'010 7'0100001
  transition:      3'001 4'11-1 ->      3'001 7'0010001
  transition:      3'011 4'---0 ->      3'001 7'0010100
  transition:      3'011 4'0--1 ->      3'011 7'0110100
  transition:      3'011 4'1001 ->      3'011 7'0110100
  transition:      3'011 4'1-11 ->      3'100 7'1000100
  transition:      3'011 4'11-1 ->      3'001 7'0010100

13.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\teclado_decimal_inst.estado$1616' from module `\module_top_keyboard'.

13.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 9 unused cells and 9 unused wires.
<suppressed ~10 debug messages>

13.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\teclado_decimal_inst.estado$1616' from module `\module_top_keyboard'.
  Removing unused output signal $flatten\teclado_decimal_inst.$procmux$510_CMP.
  Removing unused output signal $flatten\teclado_decimal_inst.$0\estado[2:0] [0].
  Removing unused output signal $flatten\teclado_decimal_inst.$0\estado[2:0] [1].
  Removing unused output signal $flatten\teclado_decimal_inst.$0\estado[2:0] [2].

13.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\teclado_decimal_inst.estado$1616' from module `\module_top_keyboard' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  100 -> --1-
  010 -> -1--
  001 -> ---1
  011 -> 1---

13.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\teclado_decimal_inst.estado$1616' from module `module_top_keyboard':
-------------------------------------

  Information on FSM $fsm$\teclado_decimal_inst.estado$1616 (\teclado_decimal_inst.estado):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \rst
    1: $flatten\teclado_decimal_inst.$procmux$513_CMP
    2: $flatten\teclado_decimal_inst.$procmux$508_CMP
    3: \teclado_decimal_inst.key_valid

  Output signals:
    0: $flatten\teclado_decimal_inst.$procmux$512_CMP
    1: $flatten\teclado_decimal_inst.$procmux$511_CMP
    2: $flatten\teclado_decimal_inst.$eq$../design/teclado_decimal_input.sv:112$139_Y

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'---1  <RESET STATE>
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'1001   ->     0 3'100
      1:     0 4'1-11   ->     0 3'100
      2:     0 4'0--1   ->     0 3'100
      3:     0 4'---0   ->     2 3'100
      4:     0 4'11-1   ->     2 3'100
      5:     1 4'1001   ->     1 3'010
      6:     1 4'0--1   ->     1 3'010
      7:     1 4'---0   ->     2 3'010
      8:     1 4'11-1   ->     2 3'010
      9:     1 4'1-11   ->     3 3'010
     10:     2 4'1-11   ->     1 3'001
     11:     2 4'---0   ->     2 3'001
     12:     2 4'1001   ->     2 3'001
     13:     2 4'11-1   ->     2 3'001
     14:     2 4'0--1   ->     2 3'001
     15:     3 4'1-11   ->     0 3'000
     16:     3 4'---0   ->     2 3'000
     17:     3 4'11-1   ->     2 3'000
     18:     3 4'1001   ->     3 3'000
     19:     3 4'0--1   ->     3 3'000

-------------------------------------

13.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\teclado_decimal_inst.estado$1616' from module `\module_top_keyboard'.

13.7.7. Executing OPT pass (performing simple optimizations).

13.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~1 debug messages>

13.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

13.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

13.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1609 ($dff) from module module_top_keyboard (D = $procmux$626_Y [7:0], Q = \display_value [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$1609 ($dff) from module module_top_keyboard (D = $procmux$620_Y [15:8], Q = \display_value [15:8], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1681 ($sdff) from module module_top_keyboard (D = 8'00000000, Q = \display_value [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$1680 ($sdff) from module module_top_keyboard (D = $procmux$626_Y [7:0], Q = \display_value [7:0]).
Adding SRST signal on $flatten\teclado_decimal_inst.$procdff$1606 ($dff) from module module_top_keyboard (D = \scanner_inst.key_pressed, Q = \teclado_decimal_inst.key_pressed_prev, rval = 1'0).
Adding SRST signal on $flatten\teclado_decimal_inst.$procdff$1604 ($dff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$530_Y, Q = \teclado_decimal_inst.acumulador2, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1691 ($sdff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$520_Y, Q = \teclado_decimal_inst.acumulador2).
Adding SRST signal on $flatten\teclado_decimal_inst.$procdff$1603 ($dff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$548_Y, Q = \teclado_decimal_inst.acumulador1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1703 ($sdff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$536_Y, Q = \teclado_decimal_inst.acumulador1).
Adding EN signal on $flatten\teclado_decimal_inst.$procdff$1602 ($dff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$555_Y, Q = \teclado_decimal_inst.show_mult).
Adding EN signal on $flatten\teclado_decimal_inst.$procdff$1601 ($dff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$570_Y, Q = \teclado_decimal_inst.showB).
Adding EN signal on $flatten\teclado_decimal_inst.$procdff$1600 ($dff) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$585_Y, Q = \teclado_decimal_inst.showA).
Adding SRST signal on $flatten\scanner_inst.$procdff$1608 ($dff) from module module_top_keyboard (D = $flatten\scanner_inst.$procmux$610_Y, Q = \scanner_inst.column_index, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1750 ($sdff) from module module_top_keyboard (D = $flatten\scanner_inst.$add$../design/scanner.sv:16$126_Y [1:0], Q = \scanner_inst.column_index).
Adding SRST signal on $flatten\scanner_inst.$procdff$1607 ($dff) from module module_top_keyboard (D = $flatten\scanner_inst.$procmux$615_Y, Q = \scanner_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$1752 ($sdff) from module module_top_keyboard (D = { \scanner_inst.col_shift_reg [2:0] \scanner_inst.col_shift_reg [3] }, Q = \scanner_inst.col_shift_reg).
Adding SRST signal on $flatten\freq_divider_inst.$procdff$1611 ($dff) from module module_top_keyboard (D = $flatten\freq_divider_inst.$procmux$638_Y, Q = \freq_divider_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1754 ($sdff) from module module_top_keyboard (D = $flatten\freq_divider_inst.$not$../design/freq_divider.sv:29$119_Y, Q = \freq_divider_inst.slow_clk).
Adding SRST signal on $flatten\freq_divider_inst.$procdff$1610 ($dff) from module module_top_keyboard (D = $flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120_Y [15:0], Q = \freq_divider_inst.counter, rval = 16'0000000000000000).
Adding SRST signal on $flatten\disp_ctrl.$procdff$1612 ($dff) from module module_top_keyboard (D = $flatten\disp_ctrl.$procmux$697_Y, Q = \disp_ctrl.digit_index, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1761 ($sdff) from module module_top_keyboard (D = $flatten\disp_ctrl.$add$../design/display_controller.sv:26$73_Y [1:0], Q = \disp_ctrl.digit_index).
Adding EN signal on $flatten\debounce_4_inst.$procdff$1614 ($adff) from module module_top_keyboard (D = \debounce_4_inst.sync_ff [1], Q = \debounce_4_inst.stable).
Adding EN signal on $flatten\debounce_3_inst.$procdff$1614 ($adff) from module module_top_keyboard (D = \debounce_3_inst.sync_ff [1], Q = \debounce_3_inst.stable).
Adding EN signal on $flatten\debounce_2_inst.$procdff$1614 ($adff) from module module_top_keyboard (D = \debounce_2_inst.sync_ff [1], Q = \debounce_2_inst.stable).
Adding EN signal on $flatten\debounce_1_inst.$procdff$1614 ($adff) from module module_top_keyboard (D = \debounce_1_inst.sync_ff [1], Q = \debounce_1_inst.stable).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1686 ($sdffe) from module module_top_keyboard.

13.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 32 unused cells and 47 unused wires.
<suppressed ~33 debug messages>

13.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~6 debug messages>

13.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

13.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

13.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

13.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

13.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

13.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

13.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

13.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.7.23. Finished OPT passes. (There is nothing left to do.)

13.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top_keyboard.$flatten\disp_ctrl.$auto$mem.cc:319:emit$438 ($flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436).
Removed top 28 address bits (of 32) from memory init port module_top_keyboard.$flatten\disp_ctrl.\bcd_decoder.$auto$mem.cc:319:emit$442 ($flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440).
Removed top 31 bits (of 32) from port B of cell module_top_keyboard.$flatten\refresh_gen.$add$../design/tick_generator.sv:21$434 ($add).
Removed top 17 bits (of 32) from port Y of cell module_top_keyboard.$flatten\refresh_gen.$add$../design/tick_generator.sv:21$434 ($add).
Removed top 31 bits (of 32) from port B of cell module_top_keyboard.$flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120 ($add).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120 ($add).
Removed top 1 bits (of 16) from port B of cell module_top_keyboard.$flatten\freq_divider_inst.$eq$../design/freq_divider.sv:28$118 ($eq).
Removed top 8 bits (of 16) from mux cell module_top_keyboard.$procmux$620 ($mux).
Removed top 8 bits (of 16) from mux cell module_top_keyboard.$procmux$623 ($mux).
Removed top 8 bits (of 16) from mux cell module_top_keyboard.$procmux$626 ($mux).
Removed top 16 bits (of 17) from port B of cell module_top_keyboard.$flatten\debounce_1_inst.$add$../design/deb.sv:42$65 ($add).
Removed top 16 bits (of 17) from port B of cell module_top_keyboard.$flatten\debounce_2_inst.$add$../design/deb.sv:42$65 ($add).
Removed top 16 bits (of 17) from port B of cell module_top_keyboard.$flatten\debounce_3_inst.$add$../design/deb.sv:42$65 ($add).
Removed top 16 bits (of 17) from port B of cell module_top_keyboard.$flatten\debounce_4_inst.$add$../design/deb.sv:42$65 ($add).
Removed top 31 bits (of 32) from port B of cell module_top_keyboard.$flatten\scanner_inst.$add$../design/scanner.sv:16$126 ($add).
Removed top 30 bits (of 32) from port Y of cell module_top_keyboard.$flatten\scanner_inst.$add$../design/scanner.sv:16$126 ($add).
Removed top 3 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$746_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top_keyboard.$flatten\decoder_inst.$procmux$741 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$734_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$723_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$710_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$709_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell module_top_keyboard.$flatten\decoder_inst.$procmux$708_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP7 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP4 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP2 ($eq).
Removed top 3 bits (of 4) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$procmux$529_CMP1 ($eq).
Removed top 7 bits (of 16) from port Y of cell module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:131$140 ($add).
Removed top 24 bits (of 32) from port Y of cell module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138 ($add).
Removed top 24 bits (of 32) from port A of cell module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138 ($add).
Removed top 28 bits (of 31) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:69$137 ($mul).
Removed top 24 bits (of 31) from port Y of cell module_top_keyboard.$flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:69$137 ($mul).
Removed top 18 bits (of 32) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:68$136 ($lt).
Removed top 24 bits (of 32) from port Y of cell module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135 ($add).
Removed top 24 bits (of 32) from port A of cell module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135 ($add).
Removed top 28 bits (of 31) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:61$134 ($mul).
Removed top 24 bits (of 31) from port Y of cell module_top_keyboard.$flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:61$134 ($mul).
Removed top 18 bits (of 32) from port B of cell module_top_keyboard.$flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:60$133 ($lt).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$662 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$656 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$650 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$668 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$674 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$680 ($mux).
Removed top 1 bits (of 9) from mux cell module_top_keyboard.$flatten\divisor_inst.$procmux$686 ($mux).
Removed top 8 bits (of 9) from port A of cell module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$415 ($sub).
Removed top 2 bits (of 3) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1725 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1719 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1712 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1710 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1700 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$opt_dff.cc:195:make_patterns_logic$1698 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$auto$fsm_map.cc:77:implement_pattern_cache$1676 ($eq).
Removed top 3 bits (of 4) from mux cell module_top_keyboard.$flatten\bcd_converter.$procmux$1333 ($mux).
Removed top 3 bits (of 4) from mux cell module_top_keyboard.$flatten\bcd_converter.$procmux$1063 ($mux).
Removed top 3 bits (of 4) from mux cell module_top_keyboard.$flatten\bcd_converter.$procmux$793 ($mux).
Removed top 28 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$lt$../design/bin_to_bcd.sv:84$57 ($lt).
Removed top 28 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56 ($sub).
Removed top 28 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:76$55 ($ge).
Removed top 27 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54 ($sub).
Removed top 27 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:74$53 ($ge).
Removed top 27 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52 ($sub).
Removed top 27 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:72$51 ($ge).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50 ($sub).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:70$49 ($ge).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48 ($sub).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:68$47 ($ge).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46 ($sub).
Removed top 26 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:66$45 ($ge).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44 ($sub).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:64$43 ($ge).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42 ($sub).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:62$41 ($ge).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40 ($sub).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:60$39 ($ge).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38 ($sub).
Removed top 25 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:53$37 ($ge).
Removed top 24 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36 ($sub).
Removed top 24 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:51$35 ($ge).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34 ($sub).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:49$33 ($ge).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32 ($sub).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:47$31 ($ge).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30 ($sub).
Removed top 23 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:45$29 ($ge).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28 ($sub).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:43$27 ($ge).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26 ($sub).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:41$25 ($ge).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24 ($sub).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:39$23 ($ge).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22 ($sub).
Removed top 16 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22 ($sub).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:37$21 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20 ($sub).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20 ($sub).
Removed top 21 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:30$19 ($ge).
Removed top 22 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:30$19 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18 ($sub).
Removed top 21 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18 ($sub).
Removed top 20 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:28$17 ($ge).
Removed top 21 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:28$17 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16 ($sub).
Removed top 20 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16 ($sub).
Removed top 19 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:26$15 ($ge).
Removed top 20 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:26$15 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14 ($sub).
Removed top 20 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14 ($sub).
Removed top 19 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:24$13 ($ge).
Removed top 20 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:24$13 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12 ($sub).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12 ($sub).
Removed top 18 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:22$11 ($ge).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:22$11 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10 ($sub).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10 ($sub).
Removed top 18 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:20$9 ($ge).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:20$9 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8 ($sub).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8 ($sub).
Removed top 18 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:18$7 ($ge).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:18$7 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6 ($sub).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6 ($sub).
Removed top 18 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:16$5 ($ge).
Removed top 19 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:16$5 ($ge).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4 ($sub).
Removed top 18 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4 ($sub).
Removed top 17 bits (of 32) from port Y of cell module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4 ($sub).
Removed top 8 bits (of 16) from port A of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:14$3 ($ge).
Removed top 18 bits (of 32) from port B of cell module_top_keyboard.$flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:14$3 ($ge).
Removed top 1 bits (of 2) from port B of cell module_top_keyboard.$flatten\disp_ctrl.$procmux$695_CMP0 ($eq).
Removed top 29 bits (of 32) from port A of cell module_top_keyboard.$flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84 ($neg).
Converting cell module_top_keyboard.$flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell module_top_keyboard.$flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84 ($neg).
Removed top 31 bits (of 32) from port B of cell module_top_keyboard.$flatten\disp_ctrl.$add$../design/display_controller.sv:26$73 ($add).
Removed top 30 bits (of 32) from port Y of cell module_top_keyboard.$flatten\disp_ctrl.$add$../design/display_controller.sv:26$73 ($add).
Removed top 3 bits (of 4) from wire module_top_keyboard.$flatten\bcd_converter.$9\bcd_hundreds[3:0].
Removed top 3 bits (of 4) from wire module_top_keyboard.$flatten\bcd_converter.$9\bcd_tens[3:0].
Removed top 3 bits (of 4) from wire module_top_keyboard.$flatten\bcd_converter.$9\bcd_thousands[3:0].
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6_Y.
Removed top 25 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38_Y.
Removed top 21 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54_Y.
Removed top 1 bits (of 4) from wire module_top_keyboard.$flatten\decoder_inst.$2\key_value[3:0].
Removed top 30 bits (of 32) from wire module_top_keyboard.$flatten\disp_ctrl.$add$../design/display_controller.sv:26$73_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$1\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$2\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$3\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$4\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$5\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$6\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$7\R_prev[8:0].
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$415_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$417_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$419_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$421_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$423_Y.
Removed top 1 bits (of 9) from wire module_top_keyboard.$flatten\divisor_inst.$sub$../design/divisor.sv:19$425_Y.
Removed top 16 bits (of 32) from wire module_top_keyboard.$flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120_Y.
Removed top 17 bits (of 32) from wire module_top_keyboard.$flatten\refresh_gen.$add$../design/tick_generator.sv:21$434_Y.
Removed top 30 bits (of 32) from wire module_top_keyboard.$flatten\scanner_inst.$add$../design/scanner.sv:16$126_Y.
Removed top 24 bits (of 32) from wire module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135_Y.
Removed top 24 bits (of 32) from wire module_top_keyboard.$flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138_Y.
Removed top 24 bits (of 32) from wire module_top_keyboard.$flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:61$134_Y.
Removed top 8 bits (of 16) from wire module_top_keyboard.$procmux$620_Y.
Removed top 8 bits (of 16) from wire module_top_keyboard.$procmux$623_Y.
Removed top 8 bits (of 16) from wire module_top_keyboard.display_value.

13.7.9. Executing PEEPOPT pass (run peephole optimizers).

13.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 57 unused wires.
<suppressed ~1 debug messages>

13.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top_keyboard:
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54 ($sub).
  creating $macc model for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56 ($sub).
  creating $macc model for $flatten\debounce_1_inst.$add$../design/deb.sv:42$65 ($add).
  creating $macc model for $flatten\debounce_2_inst.$add$../design/deb.sv:42$65 ($add).
  creating $macc model for $flatten\debounce_3_inst.$add$../design/deb.sv:42$65 ($add).
  creating $macc model for $flatten\debounce_4_inst.$add$../design/deb.sv:42$65 ($add).
  creating $macc model for $flatten\disp_ctrl.$add$../design/display_controller.sv:26$73 ($add).
  creating $macc model for $flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84 ($neg).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$415 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$417 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$419 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$421 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$423 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$425 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$427 ($sub).
  creating $macc model for $flatten\divisor_inst.$sub$../design/divisor.sv:19$429 ($sub).
  creating $macc model for $flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120 ($add).
  creating $macc model for $flatten\refresh_gen.$add$../design/tick_generator.sv:21$434 ($add).
  creating $macc model for $flatten\scanner_inst.$add$../design/scanner.sv:16$126 ($add).
  creating $macc model for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:131$140 ($add).
  creating $macc model for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135 ($add).
  creating $macc model for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138 ($add).
  creating $macc model for $flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:61$134 ($mul).
  creating $macc model for $flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:69$137 ($mul).
  creating $alu model for $macc $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138.
  creating $alu model for $macc $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135.
  creating $alu model for $macc $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:131$140.
  creating $alu model for $macc $flatten\scanner_inst.$add$../design/scanner.sv:16$126.
  creating $alu model for $macc $flatten\refresh_gen.$add$../design/tick_generator.sv:21$434.
  creating $alu model for $macc $flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$429.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$427.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$425.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$423.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$421.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$419.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$417.
  creating $alu model for $macc $flatten\divisor_inst.$sub$../design/divisor.sv:19$415.
  creating $alu model for $macc $flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84.
  creating $alu model for $macc $flatten\disp_ctrl.$add$../design/display_controller.sv:26$73.
  creating $alu model for $macc $flatten\debounce_4_inst.$add$../design/deb.sv:42$65.
  creating $alu model for $macc $flatten\debounce_3_inst.$add$../design/deb.sv:42$65.
  creating $alu model for $macc $flatten\debounce_2_inst.$add$../design/deb.sv:42$65.
  creating $alu model for $macc $flatten\debounce_1_inst.$add$../design/deb.sv:42$65.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6.
  creating $alu model for $macc $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4.
  creating $macc cell for $flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:61$134: $auto$alumacc.cc:365:replace_macc$1825
  creating $macc cell for $flatten\teclado_decimal_inst.$mul$../design/teclado_decimal_input.sv:69$137: $auto$alumacc.cc:365:replace_macc$1826
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:14$3 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:16$5 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:18$7 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:20$9 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:22$11 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:24$13 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:26$15 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:28$17 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:30$19 ($ge): merged with $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20.
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:37$21 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:39$23 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:41$25 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:43$27 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:45$29 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:47$31 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:49$33 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:51$35 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:53$37 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:60$39 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:62$41 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:64$43 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:66$45 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:68$47 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:70$49 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:72$51 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:74$53 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:76$55 ($ge): new $alu
  creating $alu model for $flatten\bcd_converter.$lt$../design/bin_to_bcd.sv:84$57 ($lt): new $alu
  creating $alu model for $flatten\debounce_1_inst.$ge$../design/deb.sv:36$64 ($ge): new $alu
  creating $alu model for $flatten\debounce_2_inst.$ge$../design/deb.sv:36$64 ($ge): new $alu
  creating $alu model for $flatten\debounce_3_inst.$ge$../design/deb.sv:36$64 ($ge): new $alu
  creating $alu model for $flatten\debounce_4_inst.$ge$../design/deb.sv:36$64 ($ge): new $alu
  creating $alu model for $flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:60$133 ($lt): new $alu
  creating $alu model for $flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:68$136 ($lt): new $alu
  creating $alu cell for $flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:68$136: $auto$alumacc.cc:485:replace_alu$1852
  creating $alu cell for $flatten\teclado_decimal_inst.$lt$../design/teclado_decimal_input.sv:60$133: $auto$alumacc.cc:485:replace_alu$1857
  creating $alu cell for $flatten\debounce_4_inst.$ge$../design/deb.sv:36$64: $auto$alumacc.cc:485:replace_alu$1862
  creating $alu cell for $flatten\debounce_3_inst.$ge$../design/deb.sv:36$64: $auto$alumacc.cc:485:replace_alu$1875
  creating $alu cell for $flatten\debounce_2_inst.$ge$../design/deb.sv:36$64: $auto$alumacc.cc:485:replace_alu$1888
  creating $alu cell for $flatten\debounce_1_inst.$ge$../design/deb.sv:36$64: $auto$alumacc.cc:485:replace_alu$1901
  creating $alu cell for $flatten\bcd_converter.$lt$../design/bin_to_bcd.sv:84$57: $auto$alumacc.cc:485:replace_alu$1914
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:76$55: $auto$alumacc.cc:485:replace_alu$1925
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:74$53: $auto$alumacc.cc:485:replace_alu$1934
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:72$51: $auto$alumacc.cc:485:replace_alu$1943
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:70$49: $auto$alumacc.cc:485:replace_alu$1952
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:68$47: $auto$alumacc.cc:485:replace_alu$1961
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:66$45: $auto$alumacc.cc:485:replace_alu$1970
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:64$43: $auto$alumacc.cc:485:replace_alu$1979
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:62$41: $auto$alumacc.cc:485:replace_alu$1988
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:60$39: $auto$alumacc.cc:485:replace_alu$1997
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:53$37: $auto$alumacc.cc:485:replace_alu$2006
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:51$35: $auto$alumacc.cc:485:replace_alu$2015
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:49$33: $auto$alumacc.cc:485:replace_alu$2024
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:47$31: $auto$alumacc.cc:485:replace_alu$2033
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:45$29: $auto$alumacc.cc:485:replace_alu$2042
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:43$27: $auto$alumacc.cc:485:replace_alu$2051
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:41$25: $auto$alumacc.cc:485:replace_alu$2060
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:39$23: $auto$alumacc.cc:485:replace_alu$2069
  creating $alu cell for $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:37$21: $auto$alumacc.cc:485:replace_alu$2078
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:15$4, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:14$3: $auto$alumacc.cc:485:replace_alu$2087
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:17$6, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:16$5: $auto$alumacc.cc:485:replace_alu$2100
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:19$8, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:18$7: $auto$alumacc.cc:485:replace_alu$2113
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:21$10, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:20$9: $auto$alumacc.cc:485:replace_alu$2126
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:23$12, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:22$11: $auto$alumacc.cc:485:replace_alu$2139
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:25$14, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:24$13: $auto$alumacc.cc:485:replace_alu$2152
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:27$16, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:26$15: $auto$alumacc.cc:485:replace_alu$2165
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:29$18, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:28$17: $auto$alumacc.cc:485:replace_alu$2178
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:31$20, $flatten\bcd_converter.$ge$../design/bin_to_bcd.sv:30$19: $auto$alumacc.cc:485:replace_alu$2191
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:38$22: $auto$alumacc.cc:485:replace_alu$2204
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:40$24: $auto$alumacc.cc:485:replace_alu$2207
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:42$26: $auto$alumacc.cc:485:replace_alu$2210
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:44$28: $auto$alumacc.cc:485:replace_alu$2213
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:46$30: $auto$alumacc.cc:485:replace_alu$2216
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:48$32: $auto$alumacc.cc:485:replace_alu$2219
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:50$34: $auto$alumacc.cc:485:replace_alu$2222
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:52$36: $auto$alumacc.cc:485:replace_alu$2225
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:54$38: $auto$alumacc.cc:485:replace_alu$2228
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:61$40: $auto$alumacc.cc:485:replace_alu$2231
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:63$42: $auto$alumacc.cc:485:replace_alu$2234
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:65$44: $auto$alumacc.cc:485:replace_alu$2237
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:67$46: $auto$alumacc.cc:485:replace_alu$2240
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:69$48: $auto$alumacc.cc:485:replace_alu$2243
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:71$50: $auto$alumacc.cc:485:replace_alu$2246
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:73$52: $auto$alumacc.cc:485:replace_alu$2249
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:75$54: $auto$alumacc.cc:485:replace_alu$2252
  creating $alu cell for $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56: $auto$alumacc.cc:485:replace_alu$2255
  creating $alu cell for $flatten\debounce_1_inst.$add$../design/deb.sv:42$65: $auto$alumacc.cc:485:replace_alu$2258
  creating $alu cell for $flatten\debounce_2_inst.$add$../design/deb.sv:42$65: $auto$alumacc.cc:485:replace_alu$2261
  creating $alu cell for $flatten\debounce_3_inst.$add$../design/deb.sv:42$65: $auto$alumacc.cc:485:replace_alu$2264
  creating $alu cell for $flatten\debounce_4_inst.$add$../design/deb.sv:42$65: $auto$alumacc.cc:485:replace_alu$2267
  creating $alu cell for $flatten\disp_ctrl.$add$../design/display_controller.sv:26$73: $auto$alumacc.cc:485:replace_alu$2270
  creating $alu cell for $flatten\disp_ctrl.$neg$../design/display_controller.sv:0$84: $auto$alumacc.cc:485:replace_alu$2273
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$415: $auto$alumacc.cc:485:replace_alu$2276
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$417: $auto$alumacc.cc:485:replace_alu$2279
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$419: $auto$alumacc.cc:485:replace_alu$2282
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$421: $auto$alumacc.cc:485:replace_alu$2285
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$423: $auto$alumacc.cc:485:replace_alu$2288
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$425: $auto$alumacc.cc:485:replace_alu$2291
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$427: $auto$alumacc.cc:485:replace_alu$2294
  creating $alu cell for $flatten\divisor_inst.$sub$../design/divisor.sv:19$429: $auto$alumacc.cc:485:replace_alu$2297
  creating $alu cell for $flatten\freq_divider_inst.$add$../design/freq_divider.sv:32$120: $auto$alumacc.cc:485:replace_alu$2300
  creating $alu cell for $flatten\refresh_gen.$add$../design/tick_generator.sv:21$434: $auto$alumacc.cc:485:replace_alu$2303
  creating $alu cell for $flatten\scanner_inst.$add$../design/scanner.sv:16$126: $auto$alumacc.cc:485:replace_alu$2306
  creating $alu cell for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:131$140: $auto$alumacc.cc:485:replace_alu$2309
  creating $alu cell for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:61$135: $auto$alumacc.cc:485:replace_alu$2312
  creating $alu cell for $flatten\teclado_decimal_inst.$add$../design/teclado_decimal_input.sv:69$138: $auto$alumacc.cc:485:replace_alu$2315
  created 72 $alu and 2 $macc cells.

13.7.12. Executing SHARE pass (SAT-based resource sharing).

13.7.13. Executing OPT pass (performing simple optimizations).

13.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~7 debug messages>

13.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

13.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

13.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 1 unused cells and 35 unused wires.
<suppressed ~2 debug messages>

13.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

13.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.7.13.16. Finished OPT passes. (There is nothing left to do.)

13.7.14. Executing MEMORY pass.

13.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

13.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436'[0] in module `\module_top_keyboard': no output FF found.
Checking read port `$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440'[0] in module `\module_top_keyboard': no output FF found.
Checking read port address `$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436'[0] in module `\module_top_keyboard': no address FF found.
Checking read port address `$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440'[0] in module `\module_top_keyboard': no address FF found.

13.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

13.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top_keyboard.$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436
using FF mapping for memory module_top_keyboard.$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440
<suppressed ~12 debug messages>

13.9. Executing TECHMAP pass (map to technology primitives).

13.9.1. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

13.9.2. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

13.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~484 debug messages>

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~420 debug messages>
Removed a total of 110 cells.

13.10.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1739 ($dffe) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$589_Y, Q = \teclado_decimal_inst.showA, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1728 ($dffe) from module module_top_keyboard (D = $flatten\teclado_decimal_inst.$procmux$574_Y, Q = \teclado_decimal_inst.showB, rval = 1'0).

13.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 29 unused cells and 481 unused wires.
<suppressed ~30 debug messages>

13.10.5. Rerunning OPT passes. (Removed registers in this run.)

13.10.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~2 debug messages>

13.10.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.10.8. Executing OPT_DFF pass (perform DFF optimizations).

13.10.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

13.10.10. Finished fast OPT passes.

13.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436 in module \module_top_keyboard:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440 in module \module_top_keyboard:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~8 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][3][2]$3299:
      Old ports: A=7'1001100, B=7'0100100, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [3] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [6] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [4] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [2:0] } = { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][3][1]$3296:
      Old ports: A=7'0010010, B=7'0000110, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [4] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [2] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [6:5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [3] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [1:0] } = 5'00010
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][3][4]$3260:
      Old ports: A=4'1000, B=4'1001, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$a$3243
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$a$3243 [0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$a$3243 [3:1] = 3'100
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][3][3]$3257:
      Old ports: A=4'0110, B=4'0111, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$b$3241
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$b$3241 [0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$b$3241 [3:1] = 3'011
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][3][2]$3254:
      Old ports: A=4'0100, B=4'0101, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$a$3240
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$a$3240 [0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$a$3240 [3:1] = 3'010
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][3][1]$3251:
      Old ports: A=4'0010, B=4'0011, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$b$3238
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$b$3238 [0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$b$3238 [3:1] = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][3][0]$3248:
      Old ports: A=4'0000, B=4'0001, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][3][3]$3302:
      Old ports: A=7'0100000, B=7'0001111, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [6] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [4:1] } = { 2'00 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] }
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1036:
      Old ports: A={ 8'00000000 \display_value }, B={ $auto$wreduce.cc:455:run$1792 [15:2] \display_value [1:0] }, Y=$flatten\bcd_converter.$18\temp[15:0]
      New ports: A={ 8'00000000 \display_value [7:2] }, B=$auto$wreduce.cc:455:run$1792 [15:2], Y=$flatten\bcd_converter.$18\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$18\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1114:
      Old ports: A={ 3'000 $auto$rtlil.cc:2403:ReduceOr$2014 }, B=4'0010, Y=$flatten\bcd_converter.$8\bcd_hundreds[3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2403:ReduceOr$2014 }, B=2'10, Y=$flatten\bcd_converter.$8\bcd_hundreds[3:0] [1:0]
      New connections: $flatten\bcd_converter.$8\bcd_hundreds[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$766:
      Old ports: A={ $flatten\bcd_converter.$10\temp[15:0] [15:4] $auto$wreduce.cc:455:run$1794 [3:1] $auto$wreduce.cc:455:run$1793 [0] }, B={ $flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56_Y [15:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$27\temp[15:0]
      New ports: A={ $flatten\bcd_converter.$10\temp[15:0] [15:4] $auto$wreduce.cc:455:run$1794 [3:1] }, B=$flatten\bcd_converter.$sub$../design/bin_to_bcd.sv:77$56_Y [15:1], Y=$flatten\bcd_converter.$27\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$27\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$844:
      Old ports: A={ 3'000 $auto$rtlil.cc:2403:ReduceOr$1933 }, B=4'0010, Y=$flatten\bcd_converter.$8\bcd_tens[3:0]
      New ports: A={ 1'0 $auto$rtlil.cc:2403:ReduceOr$1933 }, B=2'10, Y=$flatten\bcd_converter.$8\bcd_tens[3:0] [1:0]
      New connections: $flatten\bcd_converter.$8\bcd_tens[3:0] [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\decoder_inst.$procmux$729:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\decoder_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\decoder_inst.$3\key_value[3:0] [3] $flatten\decoder_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\decoder_inst.$3\key_value[3:0] [2] = $flatten\decoder_inst.$3\key_value[3:0] [0]
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][3][4]$3305:
      Old ports: A=7'0000000, B=7'0000100, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288 [2]
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288 [6:3] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288 [1:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][3][0]$3293:
      Old ports: A=7'0000001, B=7'1001111, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1]
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [6:2] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [0] } = { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] 2'00 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\teclado_decimal_inst.$procmux$520: $auto$opt_reduce.cc:134:opt_pmux$3318
    New ctrl vector for $pmux cell $flatten\teclado_decimal_inst.$procmux$536: $auto$opt_reduce.cc:134:opt_pmux$3320
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$3287:
      Old ports: A=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288, B=7'1111111, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279
      New ports: A={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][2]$a$3288 [2] 1'0 }, B=2'11, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [2] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [6:3] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [1] } = { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$3284:
      Old ports: A=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285, B=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277
      New ports: A={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [3] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$a$3285 [3] 2'10 }, B={ 1'0 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][1]$b$3286 [0] }, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [6:5] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [3:2] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [0] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [4] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [1] } = { 1'0 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$b$3277 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$3281:
      Old ports: A=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282, B=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$a$3276
      New ports: A={ 1'0 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$a$3282 [1] 1'1 }, B={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [4] 1'0 $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][2][0]$b$3283 [2] 2'10 }, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$a$3276 [4:0]
      New connections: $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$a$3276 [6:5] = { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][0]$a$3276 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$3242:
      Old ports: A=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$a$3243, B=4'0000, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234
      New ports: A={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][2]$a$3243 [0] }, B=2'00, Y={ $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234 [3] $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234 [0] }
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$3239:
      Old ports: A=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$a$3240, B=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$b$3241, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$b$3232
      New ports: A={ 1'0 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$a$3240 [0] }, B={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$b$3241 [0] }, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$b$3232 [1:0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$b$3232 [3:2] = 2'01
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$3236:
      Old ports: A=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237, B=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$b$3238, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231
      New ports: A={ 1'0 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [0] }, B={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$b$3238 [0] }, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1090:
      Old ports: A=$flatten\bcd_converter.$18\temp[15:0], B={ $auto$wreduce.cc:455:run$1791 [15:3] \display_value [2:0] }, Y=$flatten\bcd_converter.$17\temp[15:0]
      New ports: A=$flatten\bcd_converter.$18\temp[15:0] [15:2], B={ $auto$wreduce.cc:455:run$1791 [15:3] \display_value [2] }, Y=$flatten\bcd_converter.$17\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$17\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1159:
      Old ports: A=$flatten\bcd_converter.$8\bcd_hundreds[3:0], B=4'0011, Y=$flatten\bcd_converter.$7\bcd_hundreds[3:0]
      New ports: A=$flatten\bcd_converter.$8\bcd_hundreds[3:0] [1:0], B=2'11, Y=$flatten\bcd_converter.$7\bcd_hundreds[3:0] [1:0]
      New connections: $flatten\bcd_converter.$7\bcd_hundreds[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$820:
      Old ports: A=$flatten\bcd_converter.$27\temp[15:0], B={ $auto$wreduce.cc:455:run$1800 [15:2] $auto$wreduce.cc:455:run$1794 [1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$26\temp[15:0]
      New ports: A=$flatten\bcd_converter.$27\temp[15:0] [15:1], B={ $auto$wreduce.cc:455:run$1800 [15:2] $auto$wreduce.cc:455:run$1794 [1] }, Y=$flatten\bcd_converter.$26\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$26\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$889:
      Old ports: A=$flatten\bcd_converter.$8\bcd_tens[3:0], B=4'0011, Y=$flatten\bcd_converter.$7\bcd_tens[3:0]
      New ports: A=$flatten\bcd_converter.$8\bcd_tens[3:0] [1:0], B=2'11, Y=$flatten\bcd_converter.$7\bcd_tens[3:0] [1:0]
      New connections: $flatten\bcd_converter.$7\bcd_tens[3:0] [3:2] = 2'00
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$3278:
      Old ports: A=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279, B=7'1111111, Y=$memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274
      New ports: A={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [2] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][1][1]$a$3279 [0] }, B=2'11, Y={ $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [2] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] }
      New connections: { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [6:3] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [1] } = { $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] $memory$flatten\disp_ctrl.\bcd_decoder.$auto$proc_rom.cc:150:do_switch$440$rdmux[0][0][0]$b$3274 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$3233:
      Old ports: A=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234, B=4'0000, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$b$3229
      New ports: A={ $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234 [3] $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][1]$a$3234 [0] }, B=2'00, Y={ $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$b$3229 [3] $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$b$3229 [0] }
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$b$3229 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$3230:
      Old ports: A=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231, B=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$b$3232, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228
      New ports: A={ 1'0 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0] }, B={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$b$3232 [1:0] }, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228 [2:0]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228 [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1138:
      Old ports: A=$flatten\bcd_converter.$17\temp[15:0], B={ 7'1111111 $auto$wreduce.cc:455:run$1790 [8:2] \display_value [1:0] }, Y=$flatten\bcd_converter.$16\temp[15:0]
      New ports: A=$flatten\bcd_converter.$17\temp[15:0] [15:2], B={ 7'1111111 $auto$wreduce.cc:455:run$1790 [8:2] }, Y=$flatten\bcd_converter.$16\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$16\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1198:
      Old ports: A=$flatten\bcd_converter.$7\bcd_hundreds[3:0], B=4'0100, Y=$flatten\bcd_converter.$6\bcd_hundreds[3:0]
      New ports: A={ 1'0 $flatten\bcd_converter.$7\bcd_hundreds[3:0] [1:0] }, B=3'100, Y=$flatten\bcd_converter.$6\bcd_hundreds[3:0] [2:0]
      New connections: $flatten\bcd_converter.$6\bcd_hundreds[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$868:
      Old ports: A=$flatten\bcd_converter.$26\temp[15:0], B={ $auto$wreduce.cc:455:run$1799 [15:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$25\temp[15:0]
      New ports: A=$flatten\bcd_converter.$26\temp[15:0] [15:1], B=$auto$wreduce.cc:455:run$1799 [15:1], Y=$flatten\bcd_converter.$25\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$25\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$928:
      Old ports: A=$flatten\bcd_converter.$7\bcd_tens[3:0], B=4'0100, Y=$flatten\bcd_converter.$6\bcd_tens[3:0]
      New ports: A={ 1'0 $flatten\bcd_converter.$7\bcd_tens[3:0] [1:0] }, B=3'100, Y=$flatten\bcd_converter.$6\bcd_tens[3:0] [2:0]
      New connections: $flatten\bcd_converter.$6\bcd_tens[3:0] [3] = 1'0
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1180:
      Old ports: A=$flatten\bcd_converter.$16\temp[15:0], B={ 7'1111111 $auto$wreduce.cc:455:run$1789 [8:4] \display_value [3:0] }, Y=$flatten\bcd_converter.$15\temp[15:0]
      New ports: A=$flatten\bcd_converter.$16\temp[15:0] [15:2], B={ 7'1111111 $auto$wreduce.cc:455:run$1789 [8:4] \display_value [3:2] }, Y=$flatten\bcd_converter.$15\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$15\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1231:
      Old ports: A=$flatten\bcd_converter.$6\bcd_hundreds[3:0], B=4'0101, Y=$flatten\bcd_converter.$5\bcd_hundreds[3:0]
      New ports: A=$flatten\bcd_converter.$6\bcd_hundreds[3:0] [2:0], B=3'101, Y=$flatten\bcd_converter.$5\bcd_hundreds[3:0] [2:0]
      New connections: $flatten\bcd_converter.$5\bcd_hundreds[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$910:
      Old ports: A=$flatten\bcd_converter.$25\temp[15:0], B={ $auto$wreduce.cc:455:run$1798 [15:3] $auto$wreduce.cc:455:run$1794 [2:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$24\temp[15:0]
      New ports: A=$flatten\bcd_converter.$25\temp[15:0] [15:1], B={ $auto$wreduce.cc:455:run$1798 [15:3] $auto$wreduce.cc:455:run$1794 [2:1] }, Y=$flatten\bcd_converter.$24\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$24\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$961:
      Old ports: A=$flatten\bcd_converter.$6\bcd_tens[3:0], B=4'0101, Y=$flatten\bcd_converter.$5\bcd_tens[3:0]
      New ports: A=$flatten\bcd_converter.$6\bcd_tens[3:0] [2:0], B=3'101, Y=$flatten\bcd_converter.$5\bcd_tens[3:0] [2:0]
      New connections: $flatten\bcd_converter.$5\bcd_tens[3:0] [3] = 1'0
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1216:
      Old ports: A=$flatten\bcd_converter.$15\temp[15:0], B={ 7'1111111 $auto$wreduce.cc:455:run$1788 [8:2] \display_value [1:0] }, Y=$flatten\bcd_converter.$14\temp[15:0]
      New ports: A=$flatten\bcd_converter.$15\temp[15:0] [15:2], B={ 7'1111111 $auto$wreduce.cc:455:run$1788 [8:2] }, Y=$flatten\bcd_converter.$14\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$14\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1258:
      Old ports: A=$flatten\bcd_converter.$5\bcd_hundreds[3:0], B=4'0110, Y=$flatten\bcd_converter.$4\bcd_hundreds[3:0]
      New ports: A=$flatten\bcd_converter.$5\bcd_hundreds[3:0] [2:0], B=3'110, Y=$flatten\bcd_converter.$4\bcd_hundreds[3:0] [2:0]
      New connections: $flatten\bcd_converter.$4\bcd_hundreds[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$946:
      Old ports: A=$flatten\bcd_converter.$24\temp[15:0], B={ $auto$wreduce.cc:455:run$1797 [15:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$23\temp[15:0]
      New ports: A=$flatten\bcd_converter.$24\temp[15:0] [15:1], B=$auto$wreduce.cc:455:run$1797 [15:1], Y=$flatten\bcd_converter.$23\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$23\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$988:
      Old ports: A=$flatten\bcd_converter.$5\bcd_tens[3:0], B=4'0110, Y=$flatten\bcd_converter.$4\bcd_tens[3:0]
      New ports: A=$flatten\bcd_converter.$5\bcd_tens[3:0] [2:0], B=3'110, Y=$flatten\bcd_converter.$4\bcd_tens[3:0] [2:0]
      New connections: $flatten\bcd_converter.$4\bcd_tens[3:0] [3] = 1'0
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1009:
      Old ports: A=$flatten\bcd_converter.$4\bcd_tens[3:0], B=4'0111, Y=$flatten\bcd_converter.$3\bcd_tens[3:0]
      New ports: A=$flatten\bcd_converter.$4\bcd_tens[3:0] [2:0], B=3'111, Y=$flatten\bcd_converter.$3\bcd_tens[3:0] [2:0]
      New connections: $flatten\bcd_converter.$3\bcd_tens[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1246:
      Old ports: A=$flatten\bcd_converter.$14\temp[15:0], B={ 6'111111 $auto$wreduce.cc:455:run$1787 [9:3] \display_value [2:0] }, Y=$flatten\bcd_converter.$13\temp[15:0]
      New ports: A=$flatten\bcd_converter.$14\temp[15:0] [15:2], B={ 6'111111 $auto$wreduce.cc:455:run$1787 [9:3] \display_value [2] }, Y=$flatten\bcd_converter.$13\temp[15:0] [15:2]
      New connections: $flatten\bcd_converter.$13\temp[15:0] [1:0] = \display_value [1:0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1279:
      Old ports: A=$flatten\bcd_converter.$4\bcd_hundreds[3:0], B=4'0111, Y=\disp_ctrl.bcd_hundreds
      New ports: A=$flatten\bcd_converter.$4\bcd_hundreds[3:0] [2:0], B=3'111, Y=\disp_ctrl.bcd_hundreds [2:0]
      New connections: \disp_ctrl.bcd_hundreds [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$976:
      Old ports: A=$flatten\bcd_converter.$23\temp[15:0], B={ $auto$wreduce.cc:455:run$1796 [15:2] $auto$wreduce.cc:455:run$1794 [1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$22\temp[15:0]
      New ports: A=$flatten\bcd_converter.$23\temp[15:0] [15:1], B={ $auto$wreduce.cc:455:run$1796 [15:2] $auto$wreduce.cc:455:run$1794 [1] }, Y=$flatten\bcd_converter.$22\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$22\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1000:
      Old ports: A=$flatten\bcd_converter.$22\temp[15:0], B={ $auto$wreduce.cc:455:run$1795 [15:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$21\temp[15:0]
      New ports: A=$flatten\bcd_converter.$22\temp[15:0] [15:1], B=$auto$wreduce.cc:455:run$1795 [15:1], Y=$flatten\bcd_converter.$21\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$21\temp[15:0] [0] = $auto$wreduce.cc:455:run$1793 [0]
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1270:
      Old ports: A=$flatten\bcd_converter.$13\temp[15:0], B={ 6'111111 $auto$wreduce.cc:455:run$1786 [9:2] \display_value [1:0] }, Y={ $flatten\bcd_converter.$10\temp[15:0] [15:4] $auto$wreduce.cc:455:run$1794 [3:1] $auto$wreduce.cc:455:run$1793 [0] }
      New ports: A=$flatten\bcd_converter.$13\temp[15:0] [15:2], B={ 6'111111 $auto$wreduce.cc:455:run$1786 [9:2] }, Y={ $flatten\bcd_converter.$10\temp[15:0] [15:4] $auto$wreduce.cc:455:run$1794 [3:2] }
      New connections: { $auto$wreduce.cc:455:run$1794 [1] $auto$wreduce.cc:455:run$1793 [0] } = \display_value [1:0]
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1018:
      Old ports: A=$flatten\bcd_converter.$21\temp[15:0], B={ $auto$wreduce.cc:455:run$1794 [15:1] $auto$wreduce.cc:455:run$1793 [0] }, Y=$flatten\bcd_converter.$20\temp[15:0]
      New ports: A=$flatten\bcd_converter.$21\temp[15:0] [15:1], B={ $auto$wreduce.cc:455:run$1794 [15:2] \display_value [1] }, Y=$flatten\bcd_converter.$20\temp[15:0] [15:1]
      New connections: $flatten\bcd_converter.$20\temp[15:0] [0] = \display_value [0]
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $flatten\bcd_converter.$procmux$1030:
      Old ports: A=$flatten\bcd_converter.$20\temp[15:0], B=$auto$wreduce.cc:455:run$1793 [15:0], Y=\bcd_converter.temp
      New ports: A=$flatten\bcd_converter.$20\temp[15:0] [15:1], B=$auto$wreduce.cc:455:run$1793 [15:1], Y=\bcd_converter.temp [15:1]
      New connections: \bcd_converter.temp [0] = \display_value [0]
  Optimizing cells in module \module_top_keyboard.
Performed a total of 50 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 48 unused wires.
<suppressed ~1 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$3230:
      Old ports: A={ 1'0 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0] }, B={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0] }, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228 [2:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228 [2]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][0][0]$a$3228 [1:0] = $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0]
    Consolidated identical input bits for $mux cell $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][1]$3239:
      Old ports: A={ 1'0 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [0] }, B={ 1'1 $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [0] }, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [1]
      New connections: $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][1][0]$a$3231 [0] = $memory$flatten\disp_ctrl.$auto$proc_rom.cc:150:do_switch$436$rdmux[0][2][0]$a$3237 [0]
  Optimizing cells in module \module_top_keyboard.
Performed a total of 2 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top_keyboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top_keyboard.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing TECHMAP pass (map to technology primitives).

13.13.1. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.13.2. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

13.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$9a7f8f842c7d15a8f6b6820db3daba71c00239a1\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_gw1n_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \teclado_decimal_inst.acumulador1 * 3'101 (8x3 bits, unsigned)
Using extmapper simplemap for cells of type $or.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_gw1n_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_80_gw1n_alu for cells of type $alu.
  add \teclado_decimal_inst.acumulador2 * 3'101 (8x3 bits, unsigned)
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$cd54e322aa4265ca236096fe4bb634aaec4e39b4\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$5168aae49e4c2f5be022b435d3f3df25f30776ec\_80_gw1n_alu for cells of type $alu.
Using template $paramod$e61f808441c14776646ccea05e0cf89bac53ccdb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$680bc57ce8b3d7fda2b446d0be16effb4fbc004f\_80_gw1n_alu for cells of type $alu.
Using template $paramod$e3082a227a414c744409c60c11d08bfbd82701c7\_80_gw1n_alu for cells of type $alu.
Using template $paramod$317a6a79e9d7aa2803796a8cb1dc88de54e5cb04\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b957c48287097f111f9044e1834e62991deb3c7c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$aa4d174a6a4017dbd0af54f2e2c1487444d1c1ae\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f5ef69b350eb4888d7fd5599e5525777232de9ee\_80_gw1n_alu for cells of type $alu.
Using template $paramod$403c17aef119cccdd585ba431bb1c77ec6e3c700\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1dda501884369e6c8420edc9e0f62aa522b2382a\_80_gw1n_alu for cells of type $alu.
Using template $paramod$889d15c67e859b20aac8a2b432eab9fb3af322ca\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_80_gw1n_alu for cells of type $alu.
Using template $paramod$91ac1c3d230da38959672caa04368801d488af78\_80_gw1n_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_gw1n_alu for cells of type $alu.
Using template $paramod$ada1b4e73b5ffc035f38b8d15dcbecc0107afaab\_80_gw1n_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_gw1n_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_gw1n_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_gw1n_alu for cells of type $alu.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~2404 debug messages>

13.14. Executing OPT pass (performing simple optimizations).

13.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.
<suppressed ~1862 debug messages>

13.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top_keyboard'.
<suppressed ~843 debug messages>
Removed a total of 281 cells.

13.14.3. Executing OPT_DFF pass (perform DFF optimizations).

13.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 164 unused cells and 2159 unused wires.
<suppressed ~165 debug messages>

13.14.5. Finished fast OPT passes.

13.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top_keyboard.a using OBUF.
Mapping port module_top_keyboard.anodo using OBUF.
Mapping port module_top_keyboard.b using OBUF.
Mapping port module_top_keyboard.c using OBUF.
Mapping port module_top_keyboard.clk using IBUF.
Mapping port module_top_keyboard.col_idx_dbg using OBUF.
Mapping port module_top_keyboard.col_reg_dbg using OBUF.
Mapping port module_top_keyboard.columnas using OBUF.
Mapping port module_top_keyboard.d using OBUF.
Mapping port module_top_keyboard.e using OBUF.
Mapping port module_top_keyboard.f using OBUF.
Mapping port module_top_keyboard.filas using IBUF.
Mapping port module_top_keyboard.g using OBUF.
Mapping port module_top_keyboard.led using OBUF.
Mapping port module_top_keyboard.rst using IBUF.
Mapping port module_top_keyboard.suma_out using OBUF.

13.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top_keyboard..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

13.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.18. Executing TECHMAP pass (map to technology primitives).

13.18.1. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.18.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~176 debug messages>

13.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top_keyboard.

13.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13.21. Executing ABC pass (technology mapping using ABC).

13.21.1. Extracting gate netlist of module `\module_top_keyboard' to `<abc-temp-dir>/input.blif'..
Extracted 1274 gates and 1808 wires to a netlist network with 532 inputs and 386 outputs.

13.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      691
ABC RESULTS:        internal signals:      890
ABC RESULTS:           input signals:      532
ABC RESULTS:          output signals:      386
Removing temp directory.
Removed 0 unused cells and 2014 unused wires.

13.22. Executing TECHMAP pass (map to technology primitives).

13.22.1. Executing Verilog-2005 frontend: C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\manue\DOWNLO~1\DISENO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod$3ac9bc2f89784a13aa5a8df4cbd9c60f0e527238\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$35492f7ebd488614934dd833b8d78af004e8100f\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$5fb0e6417d004c1c0ef8f8d3bdf78be4ff8ac31f\$lut for cells of type $lut.
Using template $paramod$7562591c3bc7c6604ad78ee509201bbf2678b52a\$lut for cells of type $lut.
Using template $paramod$3bfc247a5b00cae12bc8dc0f7db236ec7bf51954\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$b39e049496e527c6492fb41c0c72ed3e6e70d01d\$lut for cells of type $lut.
Using template $paramod$7940340131a6c1202ddbda7821121d77630a5cc2\$lut for cells of type $lut.
Using template $paramod$506ad6709a7c1655a46127d4cd1696572242bfc2\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$b913c930706f3b12e8cca7f74cb05622396551f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$eb453e5c4284f97a8ffea70cb552841f9d2d6223\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$8f88f0fe746c2cfe0dace3c64e6c8425f974c909\$lut for cells of type $lut.
Using template $paramod$fd71df446256db9a2e81330a96166266dc184c5e\$lut for cells of type $lut.
Using template $paramod$c8ae50d1c6b3877002e8f51afa75352056793582\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$99e8e978b22ef71f0dc5bc15b07fc355d272684f\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$057938597e8acd14e31d9a90dbdf446de6035936\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$24149061e5a5e5789dc55c3d816fb8cc25a7a264\$lut for cells of type $lut.
Using template $paramod$f967b8dbc8ffd4ec3bd6a7ae997665d9d1f25374\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$174b3aa25064b7a035d1b7d2618bb79f6b6143d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$38fbe6c1780b78bab92f7a69781a39e918aa91db\$lut for cells of type $lut.
Using template $paramod$c28567469ea66f93bb992c5b70c6e74beb4a0a83\$lut for cells of type $lut.
Using template $paramod$c142023275bbc4c7971bba9aec2a9e60fa983e68\$lut for cells of type $lut.
Using template $paramod$81802a22e5133f76ece279dc85162ccd868d7b8c\$lut for cells of type $lut.
Using template $paramod$a5a54e445f3317ec2e92d9edf8df791bede1add8\$lut for cells of type $lut.
Using template $paramod$403cb0d9463d591375244a23e5dd9fc0bbfd2a93\$lut for cells of type $lut.
Using template $paramod$322be3aa6bf11a15b04e587d7b852cc79441fca2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$3579a0725a9adac517df64ee3ed225d3dfcc63c4\$lut for cells of type $lut.
Using template $paramod$69e8420da010c68eedb694a8517bd80e4ad6a583\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$64e592358211c5566b3d52e3e8c4ade68d50c445\$lut for cells of type $lut.
Using template $paramod$23caaef48a95122a15f00a7547fe248a5e9bf2d8\$lut for cells of type $lut.
Using template $paramod$2086765a8cfbafdf25715c3804c51685e7aa5589\$lut for cells of type $lut.
Using template $paramod$39dce98119da7abdd534ce5c9c27ecd4b6ff8312\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$63dbe9ffd7d8ab8511205a876ce9fdff90d7ae9b\$lut for cells of type $lut.
Using template $paramod$49ac3d0d995318960b1f5c4c37940d5f3aa92baa\$lut for cells of type $lut.
Using template $paramod$3417e3d4df385d1af7fb459345c1cd73b30f5a8c\$lut for cells of type $lut.
Using template $paramod$06f3d502c4fd4c7786f1e0fbdf7954ae4c00fc9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$8d9d3c815408d0cbc086387b22692000192c1a51\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$d25dec69d8e68c29bc78dcfb738c7c5d85ce5459\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$279a3e9c0ff9ba17cac3c2880dfb6b8936dd46fc\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$a8e990da8a0cbb854222a8aa187718f9090863da\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$0736eed7c19ea673411395ef2924bd58a4db1745\$lut for cells of type $lut.
Using template $paramod$24ced899438e172604a424008974634c832673b7\$lut for cells of type $lut.
Using template $paramod$b1617bf5db1c34d37abe281234e8f3be6b6d6c19\$lut for cells of type $lut.
Using template $paramod$a77b247dc82afb0bad62a5bf71a80ce789a88d64\$lut for cells of type $lut.
Using template $paramod$ee9db0d6cc6c9283472a6c53f631fe3903e20f71\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$e144b215bcd18129bc79dba4ab66871fc4e63076\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$57b30c0318d69466ffa9607d539c64a853f08af3\$lut for cells of type $lut.
Using template $paramod$1f3d9e41b8852a046a8964629407ac2a74581a71\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$880ec89c588a134713661c7ca65a13a940af5275\$lut for cells of type $lut.
Using template $paramod$936e5e2eaba9ba96a30289157d098d15321d4185\$lut for cells of type $lut.
Using template $paramod$a7536523b3a5fbc33092732c102b3977adc13f46\$lut for cells of type $lut.
Using template $paramod$8f9df5f78689253601ffce03bdf088e63e08b4e7\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$1d5e6837d1dfdb476803729b9379cec09fa04da3\$lut for cells of type $lut.
Using template $paramod$25a689148147238ce5fdec8ea984a58b3468ab9e\$lut for cells of type $lut.
Using template $paramod$ae6e55cb6d4563c1c4d01455bfcc4d4685404071\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$b7c1733d1908339293523da19ab84a4df9ae2a92\$lut for cells of type $lut.
Using template $paramod$a87216ca91290a095293ee458f1dc7b2270b6e5f\$lut for cells of type $lut.
Using template $paramod$9138ef807365d15c4bbc1728624ab8c908a14921\$lut for cells of type $lut.
Using template $paramod$7238070bc6f66ed5c9bbf90797596827fc2d988f\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$bd8cf4359a1c5da524c809fe6a790bc872f1fd4a\$lut for cells of type $lut.
Using template $paramod$6c0d64faef7838a3c27e422b4aef4c472ec094d5\$lut for cells of type $lut.
Using template $paramod$afa5cc7ea02a0d78eb9b9c5845e7d58bfc9b0205\$lut for cells of type $lut.
Using template $paramod$2d9c1ed2fe68eda6e11e3f3b72fc777402afcd15\$lut for cells of type $lut.
Using template $paramod$d24475ff9882c268c2ecf61e0e6e851e3c19ae8f\$lut for cells of type $lut.
Using template $paramod$98e935a4e12e7a5d55c394d2636f6638ae253c04\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$a45c3327530614c6be31a6cc0aba1253c25b704a\$lut for cells of type $lut.
Using template $paramod$1ab56d92ee29ed289e9a173fc32921659ef74282\$lut for cells of type $lut.
Using template $paramod$8dde6f2fafa18acfc59793d377a7ea3af33db6e9\$lut for cells of type $lut.
Using template $paramod$d52628e64ffa67ff957547b97ccc475fbda916f1\$lut for cells of type $lut.
Using template $paramod$5b3c0a55206dad2970c6a666e3ee0c8ef16a519e\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$a2161e0ff63473b956f010bd464c962bfbfde455\$lut for cells of type $lut.
Using template $paramod$b54822a17a5f6fb9f932f8a3de8192c34a9aa7dd\$lut for cells of type $lut.
Using template $paramod$5754787260a6d9371bd532954fc01a3012794551\$lut for cells of type $lut.
Using template $paramod$1785d0ab73a1e768de601d1be765f7d90d0f96f5\$lut for cells of type $lut.
Using template $paramod$7716ea8355aa41539a2055811a6bd4543d20da92\$lut for cells of type $lut.
Using template $paramod$a52099cef019bbe114de53cfbdef9b6de0e07cac\$lut for cells of type $lut.
Using template $paramod$483181d59022ca685a3bd73c15d7d743003ec189\$lut for cells of type $lut.
Using template $paramod$a7078f2875424d2bf5dfe9d356efa72e9a486d8c\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$24b9f325f504bb0678f16a121c339c2928bf6913\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$bf1503e05a38a4c70a90306521bc18733fefd5c1\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$e6c7de781d2f639566b8051d834502d2c2b7e633\$lut for cells of type $lut.
Using template $paramod$a0abcc2b9cce90e238bdb102e2cf4bee318a4962\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$e7a7e1262ff7e860cca8e3450bcebb635ebae033\$lut for cells of type $lut.
Using template $paramod$0104c4defb4bf5e31e9eb981f16a66080b58f8a5\$lut for cells of type $lut.
Using template $paramod$100cd70517fa2981f21f27e832bd9ecc6c9059c5\$lut for cells of type $lut.
Using template $paramod$73121d2bdb36e9897e7bacce3433c53274ce9b5f\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$ba4daaf37ee1b50804d2d5231f11c4d25c39bc4a\$lut for cells of type $lut.
Using template $paramod$4d9ac1d39ecd269161d99798b635fba7e0dee1dd\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$89ba3deb74afe36cc61b296bcdb06230619634fd\$lut for cells of type $lut.
Using template $paramod$75a534c212718c5492bf30cb5a6c510913005269\$lut for cells of type $lut.
Using template $paramod$1415fd3015c326c35e564b78a21b6c938a9312e8\$lut for cells of type $lut.
Using template $paramod$b8aad024196d4f4f218a14b3e5429f819bff9874\$lut for cells of type $lut.
Using template $paramod$9e9720716112397f8240c4ba432d205c4281e02f\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$61c62f0b611adba9d7f2bfe94f3609797de606f5\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$105bf1bce290f4515116c2ad4ece14d0757c1b41\$lut for cells of type $lut.
Using template $paramod$3e29e82c412f37f5b16b7748499671200e9ffdd0\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$625bfcd75d77c6f0ec259db95a90e6676db5d854\$lut for cells of type $lut.
Using template $paramod$491b7f288c172d8f0d7fe103818d7c4ae2e8b60e\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$2e2aae22672678b58e3eaf513a2b3bab0d419bc5\$lut for cells of type $lut.
Using template $paramod$6ca385721ddc3fa7de8218aca56d8540f9d090d7\$lut for cells of type $lut.
Using template $paramod$175f565fe52dc68616eaa6c88643fd9c41616e45\$lut for cells of type $lut.
Using template $paramod$94dfadd068735e51718463c833656dcd186a67e3\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$bfc6ebde9180e74a1f161375de6565fed7a7c24d\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$17c8ac9b23ed3be0cd542bec30d6abced24a1f78\$lut for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$0648a9971338eb5e0ed691e2a77f7ac35ca33a48\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$19e13b907cd00217266218d7b3d19afa8296a46c\$lut for cells of type $lut.
Using template $paramod$103a22899897181e471b956a0a46471e7c6ac6a5\$lut for cells of type $lut.
Using template $paramod$d1680e4b7951b5d586e80250cb144fd9e8a1c813\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$ce2e40c067b6007b4412c506d38489c9a124693f\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$5256685f0631dcb7ac7f7270fe3822fefac41e01\$lut for cells of type $lut.
Using template $paramod$ca260995b172aa4c9c5dd2cfd96abcb790c4fdd6\$lut for cells of type $lut.
Using template $paramod$23d01b71e48dfbe5ce648735cf23fa97333955e5\$lut for cells of type $lut.
Using template $paramod$0b66a43d8f67f21aa51843ddac3320de734fcca4\$lut for cells of type $lut.
Using template $paramod$ab3b75a4df8efe74847b16b267bd40b83a6eabc9\$lut for cells of type $lut.
Using template $paramod$673a7c38667907302f447c9da167431dff9d1abd\$lut for cells of type $lut.
Using template $paramod$6d47b086c0c6751640fdcbc4ea002fa585a23b17\$lut for cells of type $lut.
Using template $paramod$afe79897def94e817de452210612cbae1dd7aa20\$lut for cells of type $lut.
Using template $paramod$535d46b503a5e8292e2060f411abd81cdd14df6a\$lut for cells of type $lut.
Using template $paramod$735a88bab5b1c161ef85629bc211904f329ae69d\$lut for cells of type $lut.
Using template $paramod$89b08be18cec3f99f56897d5bc6a3940aac3dd86\$lut for cells of type $lut.
Using template $paramod$81d0e26fb24dc65e95c345f421dbfb82c6b1df47\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$c12dc2fe863155794063da558bd8d0976198deac\$lut for cells of type $lut.
Using template $paramod$1ad01e4eb6eb88665d273717223f0891e659bf3f\$lut for cells of type $lut.
Using template $paramod$e961da90a771f5989ad3eb701bff5437ac65eaae\$lut for cells of type $lut.
Using template $paramod$8d53a4de7d183ca2af3719346c4436e2a5d86169\$lut for cells of type $lut.
Using template $paramod$9dd081c171f9db4b2ced8c92cf61abe4a18d3e74\$lut for cells of type $lut.
Using template $paramod$aab442e9f7664e3d6b451909f359c51075316c52\$lut for cells of type $lut.
Using template $paramod$62ef97f842587d3ec516d3a5fca9898e40c4ad26\$lut for cells of type $lut.
Using template $paramod$26418e4cc847f26c2ea3cf281110dcc7e350dcca\$lut for cells of type $lut.
Using template $paramod$324b618a7df37836ca5c6a312272575482ac6f82\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$67a166dab335d5bcae944646e1c6c33cd67f8f6e\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$f73861c8544f46823f0b3c84f17aadd5bb441928\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$15da76c52c6d108b70872a7ef8fd4279d6acf01a\$lut for cells of type $lut.
Using template $paramod$60dcf00e0c128bdd65488ca2d840e372c78684bf\$lut for cells of type $lut.
Using template $paramod$5566896163f0f727a6f1722ef2357e71aec6b28b\$lut for cells of type $lut.
Using template $paramod$81d683bab4513279a5dfe4aabb49e9aea89716a5\$lut for cells of type $lut.
Using template $paramod$8f6bec787a3337fac89493b032dcc42ab6787b76\$lut for cells of type $lut.
Using template $paramod$2c3c775f0c8dcd191ea3e48758ad5fb401ecdd56\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$5de74dba8a6c8386e57f350e307c841012fe0a19\$lut for cells of type $lut.
Using template $paramod$71de6f83f5811e221ec6b5aebe948222eeaabee3\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$71a96c621bf23b139038ce199a04f47b853774b7\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$d027015c3b6fa7f86e7f38559ac1e2dbba9e4af6\$lut for cells of type $lut.
Using template $paramod$0bc3344efa879e43bbea9e5ccb5d0395a0244f07\$lut for cells of type $lut.
Using template $paramod$f6d0e7bd2b32efde5b2d3368396c9c72ea7025ae\$lut for cells of type $lut.
Using template $paramod$9b7fa5e63ba68a947bcc417ea2bfd6005dd885d5\$lut for cells of type $lut.
Using template $paramod$ac93a91704506b99e110103c9b19e9b67bcd77a0\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$2a2ef4b0012bb1e699110cb2bd03775845253066\$lut for cells of type $lut.
Using template $paramod$66502606ae8598f68756b24d42b7d98939276536\$lut for cells of type $lut.
Using template $paramod$641765d19b07224ee3905d13b3845bf933f6c51d\$lut for cells of type $lut.
Using template $paramod$f2d3248682939c8229ccb049e73aa61f7c752de2\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$1ec2b37b390128eff942245bdaffc234c0d268fb\$lut for cells of type $lut.
Using template $paramod$b07cfb4bd0106c6323e1e348100453f1eae6a804\$lut for cells of type $lut.
Using template $paramod$f12f5c320f33b032a5d8e9643b181e1c187aab62\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$bba9e284540093b40fdf34dd9922166c36de39d6\$lut for cells of type $lut.
Using template $paramod$e6197a5e543ebf944598378b59598d3f9f1b57f8\$lut for cells of type $lut.
Using template $paramod$aa22e94246b36e2cf01c175bbd947110b378bc83\$lut for cells of type $lut.
Using template $paramod$7125b224d5920c893c2dd3de98a266451c2ebe7d\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5982 debug messages>

13.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top_keyboard.
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9162.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8728.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8743.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8939.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8943.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8836.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$9203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$8680$auto$blifparse.cc:525:parse_blif$8919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

13.24. Executing SETUNDEF pass (replace undef values with defined constants).

13.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 5361 unused wires.

13.26. Executing AUTONAME pass.
Renamed 137673 objects in module module_top_keyboard (157 iterations).
<suppressed ~5957 debug messages>

13.27. Executing HIERARCHY pass (managing design hierarchy).

13.27.1. Analyzing design hierarchy..
Top module:  \module_top_keyboard

13.27.2. Analyzing design hierarchy..
Top module:  \module_top_keyboard
Removed 0 unused modules.

13.28. Printing statistics.

=== module_top_keyboard ===

   Number of wires:               2615
   Number of wire bits:           5438
   Number of public wires:        2615
   Number of public wire bits:    5438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3461
     ALU                           654
     DFF                             4
     DFFC                           92
     DFFCE                           4
     DFFE                            1
     DFFR                           17
     DFFRE                          34
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                         1037
     LUT2                          196
     LUT3                          160
     LUT4                          252
     MUX2_LUT5                     550
     MUX2_LUT6                     254
     MUX2_LUT7                     121
     MUX2_LUT8                      35
     OBUF                           41
     VCC                             1

13.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top_keyboard...
Found and reported 0 problems.

13.30. Executing JSON backend.

End of script. Logfile hash: 5e39540b34
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 25x opt_expr (0 sec), 1% 21x read_verilog (0 sec), ...
