Warning (10268): Verilog HDL information at MESSAGE_INTERPRETER.v(374): always construct contains both blocking and non-blocking assignments File: C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/FPGA-robot-copia17b/RTL_COMPONENTS/MESSAGE_INTERPRETER.v Line: 374
