{"files":[{"patch":"@@ -5143,7 +5143,7 @@\n-    Register nmax  = x29; \/\/ t4\n-    Register base  = x30; \/\/ t5\n-    Register count = x31; \/\/ t6\n-    Register temp0 = c_rarg4;\n-    Register temp1 = c_rarg5;\n-    Register temp2 = c_rarg6;\n-    Register temp3 = x28; \/\/ t3\n+    Register nmax  = c_rarg4;\n+    Register base  = c_rarg5;\n+    Register count = c_rarg6;\n+    Register temp0 = x28; \/\/ t3\n+    Register temp1 = x29; \/\/ t4\n+    Register temp2 = x30; \/\/ t5\n+    Register temp3 = x31; \/\/ t6\n@@ -5156,2 +5156,2 @@\n-    VectorRegister vtable_32 = (MaxVectorSize == 16) ? v26 : v4; \/\/ group: v4, v5\n-    VectorRegister vtable_16 = (MaxVectorSize == 16) ? v27 : v30;\n+    VectorRegister vtable_32 = v4; \/\/ group: v4, v5\n+    VectorRegister vtable_16 = v30;\n@@ -5182,8 +5182,6 @@\n-    if (MaxVectorSize > 16) {\n-      \/\/ Need to generate vtable_32 explicitly\n-      __ mv(temp1, 32);\n-      __ vsetvli(temp0, temp1, Assembler::e8, Assembler::m2);\n-      __ vid_v(vtemp1);\n-      __ vrsub_vx(vtable_32, vtemp1, temp1);\n-      \/\/ vtable_32 group now contains { 0x20, 0x1f, 0x1e, ..., 0x3, 0x2, 0x1 }\n-    }\n+    \/\/ vtable_32:\n+    __ mv(temp1, 32);\n+    __ vsetvli(temp0, temp1, Assembler::e8, Assembler::m2);\n+    __ vid_v(vtemp1);\n+    __ vrsub_vx(vtable_32, vtemp1, temp1);\n+    \/\/ vtable_32 group now contains { 0x20, 0x1f, 0x1e, ..., 0x3, 0x2, 0x1 }\n@@ -5192,7 +5190,5 @@\n-    if (MaxVectorSize > 16) {\n-      \/\/ Need to generate vtable_16 explicitly\n-      __ mv(temp1, 16);\n-      __ vid_v(vtemp1);\n-      __ vrsub_vx(vtable_16, vtemp1, temp1);\n-      \/\/ vtable_16 group now contains { 0x10, 0xf, 0xe, ..., 0x3, 0x2, 0x1 }\n-    }\n+    \/\/ vtable_16:\n+    __ mv(temp1, 16);\n+    __ vid_v(vtemp1);\n+    __ vrsub_vx(vtable_16, vtemp1, temp1);\n+    \/\/ vtable_16 now contains { 0x10, 0xf, 0xe, ..., 0x3, 0x2, 0x1 }\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":20,"deletions":24,"binary":false,"changes":44,"status":"modified"}]}