VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
rst_n input std_input
start input std_input
frame_start_addr[31:0] input std_input
mb_x_pos[31:0] input std_input
mb_y_pos[31:0] input std_input
mem_rdata[7:0] input std_input
ref_start_addr[31:0] input std_input
