// Seed: 1404346587
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2,
    output logic id_3
);
  initial begin : LABEL_0
    wait (1);
    id_3 = -1;
  end
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output uwire id_2,
    input supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    output wor id_6,
    output supply0 id_7,
    output logic id_8,
    output supply1 id_9
);
  wire id_11 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_8
  );
  assign modCall_1.id_3 = 0;
  always id_8 = #1 id_3;
endmodule
