0.6
2018.2
Jun 14 2018
20:41:02
D:/Subject/Chip_Chip/BTL_241/code and mo phong/Add_Mux.v,1743866227,verilog,,D:/Subject/Chip_Chip/BTL_241/code and mo phong/Add_Mux_tb.v,,ACC;ALU;Address_Mux;Controller;IR;Memory;PC;RISC_CPU,,,,,,,,
D:/Subject/Chip_Chip/BTL_241/code and mo phong/Add_Mux_tb.v,1743864623,verilog,,,,RISC_CPU_TB,,,,,,,,
D:/Subject/Chip_Chip/BTL_241/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
