# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:44 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs_valid

.latch        n94 Memory[0][0]  2
.latch        n99 Memory[0][1]  2
.latch       n104 Memory[0][2]  2
.latch       n109 Memory[0][3]  2
.latch       n114 Memory[0][4]  2
.latch       n119 Memory[0][5]  2
.latch       n124 Memory[0][6]  2
.latch       n129 Memory[0][7]  2
.latch       n134 Memory[0][8]  2
.latch       n139 Memory[0][9]  2
.latch       n144 Memory[0][10]  2
.latch       n149 Memory[0][11]  2
.latch       n154 Memory[0][12]  2
.latch       n159 Memory[0][13]  2
.latch       n164 Memory[0][14]  2
.latch       n169 Memory[0][15]  2
.latch       n174 Memory[0][16]  2
.latch       n179 Memory[0][17]  2
.latch       n184 Memory[0][18]  2
.latch       n189 Memory[0][19]  2
.latch       n194 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n111
10 1
.names ins[0] ins_ready new_n112
11 1
.names new_n111 new_n112 n94
00 0
.names Memory[0][1] ins_ready new_n114_1
10 1
.names ins[1] ins_ready new_n115
11 1
.names new_n114_1 new_n115 n99
00 0
.names Memory[0][2] ins_ready new_n117
10 1
.names ins[2] ins_ready new_n118
11 1
.names new_n117 new_n118 n104
00 0
.names Memory[0][3] ins_ready new_n120
10 1
.names ins[3] ins_ready new_n121
11 1
.names new_n120 new_n121 n109
00 0
.names Memory[0][4] ins_ready new_n123
10 1
.names ins[4] ins_ready new_n124_1
11 1
.names new_n123 new_n124_1 n114
00 0
.names Memory[0][5] ins_ready new_n126
10 1
.names ins[5] ins_ready new_n127
11 1
.names new_n126 new_n127 n119
00 0
.names Memory[0][6] ins_ready new_n129_1
10 1
.names ins[6] ins_ready new_n130
11 1
.names new_n129_1 new_n130 n124
00 0
.names Memory[0][7] ins_ready new_n132
10 1
.names ins[7] ins_ready new_n133
11 1
.names new_n132 new_n133 n129
00 0
.names Memory[0][8] ins_ready new_n135
10 1
.names ins[8] ins_ready new_n136
11 1
.names new_n135 new_n136 n134
00 0
.names Memory[0][9] ins_ready new_n138
10 1
.names ins[9] ins_ready new_n139_1
11 1
.names new_n138 new_n139_1 n139
00 0
.names Memory[0][10] ins_ready new_n141
10 1
.names ins[10] ins_ready new_n142
11 1
.names new_n141 new_n142 n144
00 0
.names Memory[0][11] ins_ready new_n144_1
10 1
.names ins[11] ins_ready new_n145
11 1
.names new_n144_1 new_n145 n149
00 0
.names Memory[0][12] ins_ready new_n147
10 1
.names ins[12] ins_ready new_n148
11 1
.names new_n147 new_n148 n154
00 0
.names Memory[0][13] ins_ready new_n150
10 1
.names ins[13] ins_ready new_n151
11 1
.names new_n150 new_n151 n159
00 0
.names Memory[0][14] ins_ready new_n153
10 1
.names ins[14] ins_ready new_n154_1
11 1
.names new_n153 new_n154_1 n164
00 0
.names Memory[0][15] ins_ready new_n156
10 1
.names ins[15] ins_ready new_n157
11 1
.names new_n156 new_n157 n169
00 0
.names Memory[0][16] ins_ready new_n159_1
10 1
.names ins[16] ins_ready new_n160
11 1
.names new_n159_1 new_n160 n174
00 0
.names Memory[0][17] ins_ready new_n162
10 1
.names ins[17] ins_ready new_n163
11 1
.names new_n162 new_n163 n179
00 0
.names Memory[0][18] ins_ready new_n165
10 1
.names ins[18] ins_ready new_n166
11 1
.names new_n165 new_n166 n184
00 0
.names Memory[0][19] ins_ready new_n168
10 1
.names ins[19] ins_ready new_n169_1
11 1
.names new_n168 new_n169_1 n189
00 0
.names ins_valid ins_ready new_n171
01 1
.names rst new_n171 n194
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names control.valid_reg outs_valid
1 1
.end
