//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace MSP430 {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    ADC16mi	= 15,
    ADC16mm	= 16,
    ADC16mr	= 17,
    ADC16ri	= 18,
    ADC16rm	= 19,
    ADC16rr	= 20,
    ADC8mi	= 21,
    ADC8mm	= 22,
    ADC8mr	= 23,
    ADC8ri	= 24,
    ADC8rm	= 25,
    ADC8rr	= 26,
    ADD16mi	= 27,
    ADD16mm	= 28,
    ADD16mr	= 29,
    ADD16ri	= 30,
    ADD16rm	= 31,
    ADD16rm_POST	= 32,
    ADD16rr	= 33,
    ADD8mi	= 34,
    ADD8mm	= 35,
    ADD8mr	= 36,
    ADD8ri	= 37,
    ADD8rm	= 38,
    ADD8rm_POST	= 39,
    ADD8rr	= 40,
    ADJCALLSTACKDOWN	= 41,
    ADJCALLSTACKUP	= 42,
    AND16mi	= 43,
    AND16mm	= 44,
    AND16mr	= 45,
    AND16ri	= 46,
    AND16rm	= 47,
    AND16rm_POST	= 48,
    AND16rr	= 49,
    AND8mi	= 50,
    AND8mm	= 51,
    AND8mr	= 52,
    AND8ri	= 53,
    AND8rm	= 54,
    AND8rm_POST	= 55,
    AND8rr	= 56,
    BIC16mm	= 57,
    BIC16mr	= 58,
    BIC16rm	= 59,
    BIC16rr	= 60,
    BIC8mm	= 61,
    BIC8mr	= 62,
    BIC8rm	= 63,
    BIC8rr	= 64,
    BIT16mi	= 65,
    BIT16mm	= 66,
    BIT16mr	= 67,
    BIT16ri	= 68,
    BIT16rm	= 69,
    BIT16rr	= 70,
    BIT8mi	= 71,
    BIT8mm	= 72,
    BIT8mr	= 73,
    BIT8ri	= 74,
    BIT8rm	= 75,
    BIT8rr	= 76,
    Bi	= 77,
    Bm	= 78,
    Br	= 79,
    CALLi	= 80,
    CALLm	= 81,
    CALLr	= 82,
    CMP16mi	= 83,
    CMP16mr	= 84,
    CMP16ri	= 85,
    CMP16rm	= 86,
    CMP16rr	= 87,
    CMP8mi	= 88,
    CMP8mr	= 89,
    CMP8ri	= 90,
    CMP8rm	= 91,
    CMP8rr	= 92,
    JCC	= 93,
    JMP	= 94,
    MOV16mi	= 95,
    MOV16mm	= 96,
    MOV16mr	= 97,
    MOV16ri	= 98,
    MOV16rm	= 99,
    MOV16rm_POST	= 100,
    MOV16rr	= 101,
    MOV8mi	= 102,
    MOV8mm	= 103,
    MOV8mr	= 104,
    MOV8ri	= 105,
    MOV8rm	= 106,
    MOV8rm_POST	= 107,
    MOV8rr	= 108,
    MOVZX16rm8	= 109,
    MOVZX16rr8	= 110,
    NOP	= 111,
    OR16mi	= 112,
    OR16mm	= 113,
    OR16mr	= 114,
    OR16ri	= 115,
    OR16rm	= 116,
    OR16rm_POST	= 117,
    OR16rr	= 118,
    OR8mi	= 119,
    OR8mm	= 120,
    OR8mr	= 121,
    OR8ri	= 122,
    OR8rm	= 123,
    OR8rm_POST	= 124,
    OR8rr	= 125,
    POP16r	= 126,
    PUSH16r	= 127,
    RET	= 128,
    RETI	= 129,
    SAR16r1	= 130,
    SAR16r1c	= 131,
    SAR8r1	= 132,
    SAR8r1c	= 133,
    SBC16mi	= 134,
    SBC16mm	= 135,
    SBC16mr	= 136,
    SBC16ri	= 137,
    SBC16rm	= 138,
    SBC16rr	= 139,
    SBC8mi	= 140,
    SBC8mm	= 141,
    SBC8mr	= 142,
    SBC8ri	= 143,
    SBC8rm	= 144,
    SBC8rr	= 145,
    SEXT16r	= 146,
    SHL16r1	= 147,
    SHL8r1	= 148,
    SUB16mi	= 149,
    SUB16mm	= 150,
    SUB16mr	= 151,
    SUB16ri	= 152,
    SUB16rm	= 153,
    SUB16rm_POST	= 154,
    SUB16rr	= 155,
    SUB8mi	= 156,
    SUB8mm	= 157,
    SUB8mr	= 158,
    SUB8ri	= 159,
    SUB8rm	= 160,
    SUB8rm_POST	= 161,
    SUB8rr	= 162,
    SWPB16r	= 163,
    Select16	= 164,
    Select8	= 165,
    Shl16	= 166,
    Shl8	= 167,
    Sra16	= 168,
    Sra8	= 169,
    Srl16	= 170,
    Srl8	= 171,
    XOR16mi	= 172,
    XOR16mm	= 173,
    XOR16mr	= 174,
    XOR16ri	= 175,
    XOR16rm	= 176,
    XOR16rm_POST	= 177,
    XOR16rr	= 178,
    XOR8mi	= 179,
    XOR8mm	= 180,
    XOR8mr	= 181,
    XOR8ri	= 182,
    XOR8rm	= 183,
    XOR8rm_POST	= 184,
    XOR8rr	= 185,
    ZEXT16r	= 186,
    INSTRUCTION_LIST_END = 187
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { MSP430::SRW, 0 };
static const unsigned ImplicitList2[] = { MSP430::SPW, 0 };
static const unsigned ImplicitList3[] = { MSP430::SPW, MSP430::SRW, 0 };
static const unsigned ImplicitList4[] = { MSP430::R12W, MSP430::R13W, MSP430::R14W, MSP430::R15W, MSP430::SRW, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo9[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo10[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo11[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo12[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo13[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo14[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo15[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo16[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo17[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo18[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo19[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo21[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo22[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo23[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo24[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo25[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo26[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo27[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo29[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo30[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo31[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo32[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo33[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo34[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo35[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo36[] = { { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo37[] = { { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { MSP430::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };

extern const MCInstrDesc MSP430Insts[] = {
  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	"BUNDLE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	3,	0,	0,	0,	"ADC16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #15 = ADC16mi
  { 16,	4,	0,	0,	0,	"ADC16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #16 = ADC16mm
  { 17,	3,	0,	0,	0,	"ADC16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo10 },  // Inst #17 = ADC16mr
  { 18,	3,	1,	0,	0,	"ADC16ri", 0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #18 = ADC16ri
  { 19,	4,	1,	0,	0,	"ADC16rm", 0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #19 = ADC16rm
  { 20,	3,	1,	0,	0,	"ADC16rr", 0|(1<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #20 = ADC16rr
  { 21,	3,	0,	0,	0,	"ADC8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #21 = ADC8mi
  { 22,	4,	0,	0,	0,	"ADC8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #22 = ADC8mm
  { 23,	3,	0,	0,	0,	"ADC8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #23 = ADC8mr
  { 24,	3,	1,	0,	0,	"ADC8ri", 0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #24 = ADC8ri
  { 25,	4,	1,	0,	0,	"ADC8rm", 0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #25 = ADC8rm
  { 26,	3,	1,	0,	0,	"ADC8rr", 0|(1<<MCID::Commutable), 0xaULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #26 = ADC8rr
  { 27,	3,	0,	0,	0,	"ADD16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #27 = ADD16mi
  { 28,	4,	0,	0,	0,	"ADD16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #28 = ADD16mm
  { 29,	3,	0,	0,	0,	"ADD16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #29 = ADD16mr
  { 30,	3,	1,	0,	0,	"ADD16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #30 = ADD16ri
  { 31,	4,	1,	0,	0,	"ADD16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #31 = ADD16rm
  { 32,	4,	2,	0,	0,	"ADD16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #32 = ADD16rm_POST
  { 33,	3,	1,	0,	0,	"ADD16rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #33 = ADD16rr
  { 34,	3,	0,	0,	0,	"ADD8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #34 = ADD8mi
  { 35,	4,	0,	0,	0,	"ADD8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #35 = ADD8mm
  { 36,	3,	0,	0,	0,	"ADD8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #36 = ADD8mr
  { 37,	3,	1,	0,	0,	"ADD8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #37 = ADD8ri
  { 38,	4,	1,	0,	0,	"ADD8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #38 = ADD8rm
  { 39,	4,	2,	0,	0,	"ADD8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #39 = ADD8rm_POST
  { 40,	3,	1,	0,	0,	"ADD8rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #40 = ADD8rr
  { 41,	1,	0,	0,	0,	"ADJCALLSTACKDOWN", 0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo2 },  // Inst #41 = ADJCALLSTACKDOWN
  { 42,	2,	0,	0,	0,	"ADJCALLSTACKUP", 0, 0x4ULL, ImplicitList2, ImplicitList3, OperandInfo20 },  // Inst #42 = ADJCALLSTACKUP
  { 43,	3,	0,	0,	0,	"AND16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #43 = AND16mi
  { 44,	4,	0,	0,	0,	"AND16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #44 = AND16mm
  { 45,	3,	0,	0,	0,	"AND16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #45 = AND16mr
  { 46,	3,	1,	0,	0,	"AND16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #46 = AND16ri
  { 47,	4,	1,	0,	0,	"AND16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #47 = AND16rm
  { 48,	4,	2,	0,	0,	"AND16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #48 = AND16rm_POST
  { 49,	3,	1,	0,	0,	"AND16rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #49 = AND16rr
  { 50,	3,	0,	0,	0,	"AND8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #50 = AND8mi
  { 51,	4,	0,	0,	0,	"AND8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #51 = AND8mm
  { 52,	3,	0,	0,	0,	"AND8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #52 = AND8mr
  { 53,	3,	1,	0,	0,	"AND8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #53 = AND8ri
  { 54,	4,	1,	0,	0,	"AND8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #54 = AND8rm
  { 55,	4,	2,	0,	0,	"AND8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #55 = AND8rm_POST
  { 56,	3,	1,	0,	0,	"AND8rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #56 = AND8rr
  { 57,	4,	0,	0,	0,	"BIC16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #57 = BIC16mm
  { 58,	3,	0,	0,	0,	"BIC16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #58 = BIC16mr
  { 59,	4,	1,	0,	0,	"BIC16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #59 = BIC16rm
  { 60,	3,	1,	0,	0,	"BIC16rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #60 = BIC16rr
  { 61,	4,	0,	0,	0,	"BIC8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #61 = BIC8mm
  { 62,	3,	0,	0,	0,	"BIC8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #62 = BIC8mr
  { 63,	4,	1,	0,	0,	"BIC8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #63 = BIC8rm
  { 64,	3,	1,	0,	0,	"BIC8rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #64 = BIC8rr
  { 65,	3,	0,	0,	0,	"BIT16mi", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #65 = BIT16mi
  { 66,	4,	0,	0,	0,	"BIT16mm", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #66 = BIT16mm
  { 67,	3,	0,	0,	0,	"BIT16mr", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #67 = BIT16mr
  { 68,	2,	0,	0,	0,	"BIT16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #68 = BIT16ri
  { 69,	3,	0,	0,	0,	"BIT16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #69 = BIT16rm
  { 70,	2,	0,	0,	0,	"BIT16rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #70 = BIT16rr
  { 71,	3,	0,	0,	0,	"BIT8mi", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #71 = BIT8mi
  { 72,	4,	0,	0,	0,	"BIT8mm", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #72 = BIT8mm
  { 73,	3,	0,	0,	0,	"BIT8mr", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #73 = BIT8mr
  { 74,	2,	0,	0,	0,	"BIT8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #74 = BIT8ri
  { 75,	3,	0,	0,	0,	"BIT8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #75 = BIT8rm
  { 76,	2,	0,	0,	0,	"BIT8rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #76 = BIT8rr
  { 77,	1,	0,	0,	0,	"Bi", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xeULL, NULL, NULL, OperandInfo2 },  // Inst #77 = Bi
  { 78,	2,	0,	0,	0,	"Bm", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0xeULL, NULL, NULL, OperandInfo27 },  // Inst #78 = Bm
  { 79,	1,	0,	0,	0,	"Br", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xaULL, NULL, NULL, OperandInfo28 },  // Inst #79 = Br
  { 80,	1,	0,	0,	0,	"CALLi", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo2 },  // Inst #80 = CALLi
  { 81,	2,	0,	0,	0,	"CALLm", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0xdULL, ImplicitList2, ImplicitList4, OperandInfo27 },  // Inst #81 = CALLm
  { 82,	1,	0,	0,	0,	"CALLr", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x9ULL, ImplicitList2, ImplicitList4, OperandInfo28 },  // Inst #82 = CALLr
  { 83,	3,	0,	0,	0,	"CMP16mi", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #83 = CMP16mi
  { 84,	3,	0,	0,	0,	"CMP16mr", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #84 = CMP16mr
  { 85,	2,	0,	0,	0,	"CMP16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #85 = CMP16ri
  { 86,	3,	0,	0,	0,	"CMP16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #86 = CMP16rm
  { 87,	2,	0,	0,	0,	"CMP16rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #87 = CMP16rr
  { 88,	3,	0,	0,	0,	"CMP8mi", 0|(1<<MCID::MayLoad), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #88 = CMP8mi
  { 89,	3,	0,	0,	0,	"CMP8mr", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #89 = CMP8mr
  { 90,	2,	0,	0,	0,	"CMP8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #90 = CMP8ri
  { 91,	3,	0,	0,	0,	"CMP8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #91 = CMP8rm
  { 92,	2,	0,	0,	0,	"CMP8rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #92 = CMP8rr
  { 93,	2,	0,	0,	0,	"JCC", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0xbULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #93 = JCC
  { 94,	1,	0,	0,	0,	"JMP", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xbULL, NULL, NULL, OperandInfo5 },  // Inst #94 = JMP
  { 95,	3,	0,	0,	0,	"MOV16mi", 0|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo8 },  // Inst #95 = MOV16mi
  { 96,	4,	0,	0,	0,	"MOV16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo9 },  // Inst #96 = MOV16mm
  { 97,	3,	0,	0,	0,	"MOV16mr", 0|(1<<MCID::MayStore), 0xeULL, NULL, NULL, OperandInfo10 },  // Inst #97 = MOV16mr
  { 98,	2,	1,	0,	0,	"MOV16ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xeULL, NULL, NULL, OperandInfo21 },  // Inst #98 = MOV16ri
  { 99,	3,	1,	0,	0,	"MOV16rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0xeULL, NULL, NULL, OperandInfo22 },  // Inst #99 = MOV16rm
  { 100,	3,	2,	0,	0,	"MOV16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, NULL, OperandInfo29 },  // Inst #100 = MOV16rm_POST
  { 101,	2,	1,	0,	0,	"MOV16rr", 0, 0xaULL, NULL, NULL, OperandInfo23 },  // Inst #101 = MOV16rr
  { 102,	3,	0,	0,	0,	"MOV8mi", 0|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo8 },  // Inst #102 = MOV8mi
  { 103,	4,	0,	0,	0,	"MOV8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, NULL, OperandInfo9 },  // Inst #103 = MOV8mm
  { 104,	3,	0,	0,	0,	"MOV8mr", 0|(1<<MCID::MayStore), 0xeULL, NULL, NULL, OperandInfo14 },  // Inst #104 = MOV8mr
  { 105,	2,	1,	0,	0,	"MOV8ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xeULL, NULL, NULL, OperandInfo24 },  // Inst #105 = MOV8ri
  { 106,	3,	1,	0,	0,	"MOV8rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0xeULL, NULL, NULL, OperandInfo25 },  // Inst #106 = MOV8rm
  { 107,	3,	2,	0,	0,	"MOV8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, NULL, OperandInfo30 },  // Inst #107 = MOV8rm_POST
  { 108,	2,	1,	0,	0,	"MOV8rr", 0, 0xaULL, NULL, NULL, OperandInfo26 },  // Inst #108 = MOV8rr
  { 109,	3,	1,	0,	0,	"MOVZX16rm8", 0|(1<<MCID::MayLoad), 0xeULL, NULL, NULL, OperandInfo22 },  // Inst #109 = MOVZX16rm8
  { 110,	2,	1,	0,	0,	"MOVZX16rr8", 0, 0xaULL, NULL, NULL, OperandInfo31 },  // Inst #110 = MOVZX16rr8
  { 111,	0,	0,	0,	0,	"NOP", 0, 0x4ULL, NULL, NULL, 0 },  // Inst #111 = NOP
  { 112,	3,	0,	0,	0,	"OR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #112 = OR16mi
  { 113,	4,	0,	0,	0,	"OR16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #113 = OR16mm
  { 114,	3,	0,	0,	0,	"OR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #114 = OR16mr
  { 115,	3,	1,	0,	0,	"OR16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #115 = OR16ri
  { 116,	4,	1,	0,	0,	"OR16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #116 = OR16rm
  { 117,	4,	2,	0,	0,	"OR16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #117 = OR16rm_POST
  { 118,	3,	1,	0,	0,	"OR16rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #118 = OR16rr
  { 119,	3,	0,	0,	0,	"OR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #119 = OR8mi
  { 120,	4,	0,	0,	0,	"OR8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #120 = OR8mm
  { 121,	3,	0,	0,	0,	"OR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #121 = OR8mr
  { 122,	3,	1,	0,	0,	"OR8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #122 = OR8ri
  { 123,	4,	1,	0,	0,	"OR8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #123 = OR8rm
  { 124,	4,	2,	0,	0,	"OR8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #124 = OR8rm_POST
  { 125,	3,	1,	0,	0,	"OR8rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #125 = OR8rr
  { 126,	1,	1,	0,	0,	"POP16r", 0|(1<<MCID::MayLoad), 0xaULL, ImplicitList2, ImplicitList2, OperandInfo28 },  // Inst #126 = POP16r
  { 127,	1,	0,	0,	0,	"PUSH16r", 0|(1<<MCID::MayStore), 0x9ULL, ImplicitList2, ImplicitList2, OperandInfo28 },  // Inst #127 = PUSH16r
  { 128,	0,	0,	0,	0,	"RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0xaULL, NULL, NULL, 0 },  // Inst #128 = RET
  { 129,	0,	0,	0,	0,	"RETI", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x9ULL, NULL, NULL, 0 },  // Inst #129 = RETI
  { 130,	2,	1,	0,	0,	"SAR16r1", 0, 0x9ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #130 = SAR16r1
  { 131,	2,	1,	0,	0,	"SAR16r1c", 0, 0x4ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #131 = SAR16r1c
  { 132,	2,	1,	0,	0,	"SAR8r1", 0, 0x9ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #132 = SAR8r1
  { 133,	2,	1,	0,	0,	"SAR8r1c", 0, 0x4ULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #133 = SAR8r1c
  { 134,	3,	0,	0,	0,	"SBC16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #134 = SBC16mi
  { 135,	4,	0,	0,	0,	"SBC16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #135 = SBC16mm
  { 136,	3,	0,	0,	0,	"SBC16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo10 },  // Inst #136 = SBC16mr
  { 137,	3,	1,	0,	0,	"SBC16ri", 0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo11 },  // Inst #137 = SBC16ri
  { 138,	4,	1,	0,	0,	"SBC16rm", 0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #138 = SBC16rm
  { 139,	3,	1,	0,	0,	"SBC16rr", 0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #139 = SBC16rr
  { 140,	3,	0,	0,	0,	"SBC8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #140 = SBC8mi
  { 141,	4,	0,	0,	0,	"SBC8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #141 = SBC8mm
  { 142,	3,	0,	0,	0,	"SBC8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo14 },  // Inst #142 = SBC8mr
  { 143,	3,	1,	0,	0,	"SBC8ri", 0, 0xeULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #143 = SBC8ri
  { 144,	4,	1,	0,	0,	"SBC8rm", 0|(1<<MCID::MayLoad), 0xeULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #144 = SBC8rm
  { 145,	3,	1,	0,	0,	"SBC8rr", 0, 0xaULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #145 = SBC8rr
  { 146,	2,	1,	0,	0,	"SEXT16r", 0, 0x9ULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #146 = SEXT16r
  { 147,	2,	1,	0,	0,	"SHL16r1", 0, 0xaULL, NULL, ImplicitList1, OperandInfo32 },  // Inst #147 = SHL16r1
  { 148,	2,	1,	0,	0,	"SHL8r1", 0, 0xaULL, NULL, ImplicitList1, OperandInfo33 },  // Inst #148 = SHL8r1
  { 149,	3,	0,	0,	0,	"SUB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #149 = SUB16mi
  { 150,	4,	0,	0,	0,	"SUB16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #150 = SUB16mm
  { 151,	3,	0,	0,	0,	"SUB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #151 = SUB16mr
  { 152,	3,	1,	0,	0,	"SUB16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #152 = SUB16ri
  { 153,	4,	1,	0,	0,	"SUB16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #153 = SUB16rm
  { 154,	4,	2,	0,	0,	"SUB16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #154 = SUB16rm_POST
  { 155,	3,	1,	0,	0,	"SUB16rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #155 = SUB16rr
  { 156,	3,	0,	0,	0,	"SUB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #156 = SUB8mi
  { 157,	4,	0,	0,	0,	"SUB8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #157 = SUB8mm
  { 158,	3,	0,	0,	0,	"SUB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #158 = SUB8mr
  { 159,	3,	1,	0,	0,	"SUB8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #159 = SUB8ri
  { 160,	4,	1,	0,	0,	"SUB8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #160 = SUB8rm
  { 161,	4,	2,	0,	0,	"SUB8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #161 = SUB8rm_POST
  { 162,	3,	1,	0,	0,	"SUB8rr", 0, 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #162 = SUB8rr
  { 163,	2,	1,	0,	0,	"SWPB16r", 0, 0x9ULL, NULL, NULL, OperandInfo32 },  // Inst #163 = SWPB16r
  { 164,	4,	1,	0,	0,	"Select16", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, NULL, OperandInfo34 },  // Inst #164 = Select16
  { 165,	4,	1,	0,	0,	"Select8", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, NULL, OperandInfo35 },  // Inst #165 = Select8
  { 166,	3,	1,	0,	0,	"Shl16", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #166 = Shl16
  { 167,	3,	1,	0,	0,	"Shl8", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #167 = Shl8
  { 168,	3,	1,	0,	0,	"Sra16", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #168 = Sra16
  { 169,	3,	1,	0,	0,	"Sra8", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #169 = Sra8
  { 170,	3,	1,	0,	0,	"Srl16", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo36 },  // Inst #170 = Srl16
  { 171,	3,	1,	0,	0,	"Srl8", 0|(1<<MCID::UsesCustomInserter), 0x4ULL, NULL, ImplicitList1, OperandInfo37 },  // Inst #171 = Srl8
  { 172,	3,	0,	0,	0,	"XOR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #172 = XOR16mi
  { 173,	4,	0,	0,	0,	"XOR16mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #173 = XOR16mm
  { 174,	3,	0,	0,	0,	"XOR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #174 = XOR16mr
  { 175,	3,	1,	0,	0,	"XOR16ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #175 = XOR16ri
  { 176,	4,	1,	0,	0,	"XOR16rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #176 = XOR16rm
  { 177,	4,	2,	0,	0,	"XOR16rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #177 = XOR16rm_POST
  { 178,	3,	1,	0,	0,	"XOR16rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #178 = XOR16rr
  { 179,	3,	0,	0,	0,	"XOR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #179 = XOR8mi
  { 180,	4,	0,	0,	0,	"XOR8mm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #180 = XOR8mm
  { 181,	3,	0,	0,	0,	"XOR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xeULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #181 = XOR8mr
  { 182,	3,	1,	0,	0,	"XOR8ri", 0, 0xeULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #182 = XOR8ri
  { 183,	4,	1,	0,	0,	"XOR8rm", 0|(1<<MCID::MayLoad), 0xeULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #183 = XOR8rm
  { 184,	4,	2,	0,	0,	"XOR8rm_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xaULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #184 = XOR8rm_POST
  { 185,	3,	1,	0,	0,	"XOR8rr", 0|(1<<MCID::Commutable), 0xaULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #185 = XOR8rr
  { 186,	2,	1,	0,	0,	"ZEXT16r", 0, 0xaULL, NULL, NULL, OperandInfo32 },  // Inst #186 = ZEXT16r
};

static inline void InitMSP430MCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(MSP430Insts, 187);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct MSP430GenInstrInfo : public TargetInstrInfoImpl {
  explicit MSP430GenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc MSP430Insts[];
MSP430GenInstrInfo::MSP430GenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(MSP430Insts, 187);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

