vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/registro8Bits/registro8bits.vhd
source_file = 1, registro8Bits_wd.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/registro8Bits/db/registro8bits.cbx.xml
design_name = hard_block
design_name = registro8Bits
instance = comp, \data_out[0]~output\, data_out[0]~output, registro8Bits, 1
instance = comp, \data_out[1]~output\, data_out[1]~output, registro8Bits, 1
instance = comp, \data_out[2]~output\, data_out[2]~output, registro8Bits, 1
instance = comp, \data_out[3]~output\, data_out[3]~output, registro8Bits, 1
instance = comp, \data_out[4]~output\, data_out[4]~output, registro8Bits, 1
instance = comp, \data_out[5]~output\, data_out[5]~output, registro8Bits, 1
instance = comp, \data_out[6]~output\, data_out[6]~output, registro8Bits, 1
instance = comp, \data_out[7]~output\, data_out[7]~output, registro8Bits, 1
instance = comp, \clk~input\, clk~input, registro8Bits, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, registro8Bits, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, registro8Bits, 1
instance = comp, \reg_data[0]~feeder\, reg_data[0]~feeder, registro8Bits, 1
instance = comp, \en~input\, en~input, registro8Bits, 1
instance = comp, \reset~input\, reset~input, registro8Bits, 1
instance = comp, \reg_data[7]~0\, reg_data[7]~0, registro8Bits, 1
instance = comp, \reg_data[7]~0clkctrl\, reg_data[7]~0clkctrl, registro8Bits, 1
instance = comp, \reg_data[0]\, reg_data[0], registro8Bits, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, registro8Bits, 1
instance = comp, \reg_data[1]~feeder\, reg_data[1]~feeder, registro8Bits, 1
instance = comp, \reg_data[1]\, reg_data[1], registro8Bits, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, registro8Bits, 1
instance = comp, \reg_data[2]~feeder\, reg_data[2]~feeder, registro8Bits, 1
instance = comp, \reg_data[2]\, reg_data[2], registro8Bits, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, registro8Bits, 1
instance = comp, \reg_data[3]~feeder\, reg_data[3]~feeder, registro8Bits, 1
instance = comp, \reg_data[3]\, reg_data[3], registro8Bits, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, registro8Bits, 1
instance = comp, \reg_data[4]~feeder\, reg_data[4]~feeder, registro8Bits, 1
instance = comp, \reg_data[4]\, reg_data[4], registro8Bits, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, registro8Bits, 1
instance = comp, \reg_data[5]~feeder\, reg_data[5]~feeder, registro8Bits, 1
instance = comp, \reg_data[5]\, reg_data[5], registro8Bits, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, registro8Bits, 1
instance = comp, \reg_data[6]~feeder\, reg_data[6]~feeder, registro8Bits, 1
instance = comp, \reg_data[6]\, reg_data[6], registro8Bits, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, registro8Bits, 1
instance = comp, \reg_data[7]\, reg_data[7], registro8Bits, 1
