//                                                                             
// File:            hqm_qed_pipe_bridge_regs.svh                               
// Nebulon version: d22ww21.1                                                  
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
// Copyright (C) 2022 Intel Corp. All rights reserved                          
// THIS FILE IS AUTOMATICALLY GENERATED BY INTEL RDL GENERATOR, DO NOT EDIT    
//                                                                             


//RAL code compatible with Saola versions: 16.2.06 and newer 

`ifndef RAL_HQM_QED_PIPE_BRIDGE_FILE
`define RAL_HQM_QED_PIPE_BRIDGE_FILE

class hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field INT_COR_ALARM_DIS;
  sla_ral_field INT_COR_SYND_DIS;
  sla_ral_field INT_UNCR_ALARM_DIS;
  sla_ral_field INT_UNC_SYND_DIS;
  sla_ral_field INT_INF0_ALARM_DIS;
  sla_ral_field INT_INF0_SYND_DIS;
  sla_ral_field INT_INF1_ALARM_DIS;
  sla_ral_field INT_INF1_SYND_DIS;
  sla_ral_field INT_INF2_ALARM_DIS;
  sla_ral_field INT_INF2_SYND_DIS;
  sla_ral_field INT_INF3_ALARM_DIS;
  sla_ral_field INT_INF3_SYND_DIS;
  sla_ral_field INT_INF4_ALARM_DIS;
  sla_ral_field INT_INF4_SYND_DIS;
  sla_ral_field INT_INF5_ALARM_DIS;
  sla_ral_field INT_INF5_SYND_DIS;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_COR_SYND_DIS, INT_COR_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_COR_SYND_DIS, INT_COR_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_COR_SYND_DIS, INT_COR_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_COR_SYND_DIS, INT_COR_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    INT_COR_ALARM_DIS = new("INT_COR_ALARM_DIS", "RW", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[0:0]"});
    INT_COR_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_COR_ALARM_DIS.set_rand_mode(0);
   INT_COR_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_COR_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_COR_ALARM_DIS ));

    INT_COR_SYND_DIS = new("INT_COR_SYND_DIS", "RW", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[1:1]"});
    INT_COR_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_COR_SYND_DIS.set_rand_mode(0);
   INT_COR_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_COR_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_COR_SYND_DIS ));

    INT_UNCR_ALARM_DIS = new("INT_UNCR_ALARM_DIS", "RW", 1, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[2:2]"});
    INT_UNCR_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_UNCR_ALARM_DIS.set_rand_mode(0);
   INT_UNCR_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_UNCR_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_UNCR_ALARM_DIS ));

    INT_UNC_SYND_DIS = new("INT_UNC_SYND_DIS", "RW", 1, 3, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[3:3]"});
    INT_UNC_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_UNC_SYND_DIS.set_rand_mode(0);
   INT_UNC_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_UNC_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_UNC_SYND_DIS ));

    INT_INF0_ALARM_DIS = new("INT_INF0_ALARM_DIS", "RW", 1, 4, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[4:4]"});
    INT_INF0_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF0_ALARM_DIS.set_rand_mode(0);
   INT_INF0_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF0_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF0_ALARM_DIS ));

    INT_INF0_SYND_DIS = new("INT_INF0_SYND_DIS", "RW", 1, 5, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[5:5]"});
    INT_INF0_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF0_SYND_DIS.set_rand_mode(0);
   INT_INF0_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF0_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF0_SYND_DIS ));

    INT_INF1_ALARM_DIS = new("INT_INF1_ALARM_DIS", "RW", 1, 6, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[6:6]"});
    INT_INF1_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF1_ALARM_DIS.set_rand_mode(0);
   INT_INF1_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF1_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF1_ALARM_DIS ));

    INT_INF1_SYND_DIS = new("INT_INF1_SYND_DIS", "RW", 1, 7, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[7:7]"});
    INT_INF1_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF1_SYND_DIS.set_rand_mode(0);
   INT_INF1_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF1_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF1_SYND_DIS ));

    INT_INF2_ALARM_DIS = new("INT_INF2_ALARM_DIS", "RW", 1, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[8:8]"});
    INT_INF2_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF2_ALARM_DIS.set_rand_mode(0);
   INT_INF2_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF2_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF2_ALARM_DIS ));

    INT_INF2_SYND_DIS = new("INT_INF2_SYND_DIS", "RW", 1, 9, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[9:9]"});
    INT_INF2_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF2_SYND_DIS.set_rand_mode(0);
   INT_INF2_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF2_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF2_SYND_DIS ));

    INT_INF3_ALARM_DIS = new("INT_INF3_ALARM_DIS", "RW", 1, 10, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[10:10]"});
    INT_INF3_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF3_ALARM_DIS.set_rand_mode(0);
   INT_INF3_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF3_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF3_ALARM_DIS ));

    INT_INF3_SYND_DIS = new("INT_INF3_SYND_DIS", "RW", 1, 11, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[11:11]"});
    INT_INF3_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF3_SYND_DIS.set_rand_mode(0);
   INT_INF3_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF3_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF3_SYND_DIS ));

    INT_INF4_ALARM_DIS = new("INT_INF4_ALARM_DIS", "RW", 1, 12, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[12:12]"});
    INT_INF4_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF4_ALARM_DIS.set_rand_mode(0);
   INT_INF4_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF4_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF4_ALARM_DIS ));

    INT_INF4_SYND_DIS = new("INT_INF4_SYND_DIS", "RW", 1, 13, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[13:13]"});
    INT_INF4_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF4_SYND_DIS.set_rand_mode(0);
   INT_INF4_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF4_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF4_SYND_DIS ));

    INT_INF5_ALARM_DIS = new("INT_INF5_ALARM_DIS", "RW", 1, 14, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[14:14]"});
    INT_INF5_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF5_ALARM_DIS.set_rand_mode(0);
   INT_INF5_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF5_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF5_ALARM_DIS ));

    INT_INF5_SYND_DIS = new("INT_INF5_SYND_DIS", "RW", 1, 15, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[15:15]"});
    INT_INF5_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF5_SYND_DIS.set_rand_mode(0);
   INT_INF5_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF5_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF5_SYND_DIS ));

    RSVZ0 = new("RSVZ0", "RW", 16, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[31:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg) 
endclass : hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field UNIT_VERSION;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(UNIT_VERSION, UNIT_VERSION.desired)
     `RAL_FIELD_CP_8(UNIT_VERSION, UNIT_VERSION.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(UNIT_VERSION, UNIT_VERSION.actual)
     `RAL_FIELD_CP_8(UNIT_VERSION, UNIT_VERSION.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    UNIT_VERSION = new("UNIT_VERSION", "RO", 8, 24, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_version.status[31:24]"});
    UNIT_VERSION.set_powerwell("vcccfn_gated");
    UNIT_VERSION.set_rand_mode(0);
   UNIT_VERSION.set_reset_signame("hqm_inp_gated_rst_n");
    UNIT_VERSION.set_logical_path("HQMID");
    void'(add_field( UNIT_VERSION ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg) 
endclass : hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[31:0]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg) 
endclass : hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[63:32]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg) 
endclass : hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[31:0]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg) 
endclass : hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[63:32]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg) 
endclass : hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[31:0]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg) 
endclass : hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[63:32]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg) 
endclass : hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[31:0]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg) 
endclass : hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNT;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.desired)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNT, COUNT.actual)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNT, COUNT.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNT = new("COUNT", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[63:32]"});
    COUNT.set_powerwell("vcccfn_gated");
    COUNT.set_rand_mode(0);
   COUNT.set_reset_signame("hqm_inp_gated_rst_n");
    COUNT.set_logical_path("HQMID");
    void'(add_field( COUNT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg) 
endclass : hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CHICKEN_SIM;
  sla_ral_field CHICKEN_STRICT;
  sla_ral_field RSVZ0;
  sla_ral_field RSVZ1;
  sla_ral_field RSVZ2;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CHICKEN_SIM, CHICKEN_SIM.desired)
     `RAL_FIELD_CP_1(CHICKEN_SIM, CHICKEN_SIM.desired, 0)
     `RAL_FIELD_CP(CHICKEN_STRICT, CHICKEN_STRICT.desired)
     `RAL_FIELD_CP_1(CHICKEN_STRICT, CHICKEN_STRICT.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_6(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.desired, 0)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.desired)
     `RAL_FIELD_CP_16(RSVZ2, RSVZ2.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_7(RSVZ2, RSVZ2.desired, 16,17,18,19,20,21,22)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CHICKEN_SIM, CHICKEN_SIM.actual)
     `RAL_FIELD_CP_1(CHICKEN_SIM, CHICKEN_SIM.actual, 0)
     `RAL_FIELD_CP(CHICKEN_STRICT, CHICKEN_STRICT.actual)
     `RAL_FIELD_CP_1(CHICKEN_STRICT, CHICKEN_STRICT.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_6(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.actual, 0)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.actual)
     `RAL_FIELD_CP_16(RSVZ2, RSVZ2.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_7(RSVZ2, RSVZ2.actual, 16,17,18,19,20,21,22)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CHICKEN_SIM = new("CHICKEN_SIM", "RW", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[0:0]"});
    CHICKEN_SIM.set_powerwell("vcccfn_gated");
    CHICKEN_SIM.set_rand_mode(0);
   CHICKEN_SIM.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_SIM.set_logical_path("HQMID");
    void'(add_field( CHICKEN_SIM ));

    CHICKEN_STRICT = new("CHICKEN_STRICT", "RW", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[1:1]"});
    CHICKEN_STRICT.set_powerwell("vcccfn_gated");
    CHICKEN_STRICT.set_rand_mode(0);
   CHICKEN_STRICT.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_STRICT.set_logical_path("HQMID");
    void'(add_field( CHICKEN_STRICT ));

    RSVZ0 = new("RSVZ0", "RW", 6, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[7:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    RSVZ1 = new("RSVZ1", "RW", 1, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[8:8]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    RSVZ2 = new("RSVZ2", "RW", 23, 9, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[31:9]"});
    RSVZ2.set_powerwell("vcccfn_gated");
    RSVZ2.set_rand_mode(0);
   RSVZ2.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ2.set_logical_path("HQMID");
    void'(add_field( RSVZ2 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg) 
endclass : hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field LCREDITS;
  sla_ral_field DCREDITS;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(LCREDITS, LCREDITS.desired)
     `RAL_FIELD_CP_4(LCREDITS, LCREDITS.desired, 0,1,2,3)
     `RAL_FIELD_CP(DCREDITS, DCREDITS.desired)
     `RAL_FIELD_CP_4(DCREDITS, DCREDITS.desired, 0,1,2,3)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_8(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(LCREDITS, LCREDITS.actual)
     `RAL_FIELD_CP_4(LCREDITS, LCREDITS.actual, 0,1,2,3)
     `RAL_FIELD_CP(DCREDITS, DCREDITS.actual)
     `RAL_FIELD_CP_4(DCREDITS, DCREDITS.actual, 0,1,2,3)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_8(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    LCREDITS = new("LCREDITS", "RW", 4, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[3:0]"});
    LCREDITS.set_powerwell("vcccfn_gated");
    LCREDITS.set_rand_mode(0);
   LCREDITS.set_reset_signame("hqm_inp_gated_rst_n");
    LCREDITS.set_logical_path("HQMID");
    void'(add_field( LCREDITS ));

    DCREDITS = new("DCREDITS", "RW", 4, 4, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[7:4]"});
    DCREDITS.set_powerwell("vcccfn_gated");
    DCREDITS.set_rand_mode(0);
   DCREDITS.set_reset_signame("hqm_inp_gated_rst_n");
    DCREDITS.set_logical_path("HQMID");
    void'(add_field( DCREDITS ));

    RSVZ0 = new("RSVZ0", "RW", 24, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[31:8]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg) 
endclass : hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field INT_STATUS;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_STATUS, INT_STATUS.desired)
     `RAL_FIELD_CP_16(INT_STATUS, INT_STATUS.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(INT_STATUS, INT_STATUS.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_STATUS, INT_STATUS.actual)
     `RAL_FIELD_CP_16(INT_STATUS, INT_STATUS.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(INT_STATUS, INT_STATUS.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    INT_STATUS = new("INT_STATUS", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_diagnostic_aw_status.status[31:0]"});
    INT_STATUS.set_powerwell("vcccfn_gated");
    INT_STATUS.set_rand_mode(0);
   INT_STATUS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_STATUS.set_logical_path("HQMID");
    void'(add_field( INT_STATUS ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg) 
endclass : hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field NALB_QED;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(NALB_QED, NALB_QED.desired)
     `RAL_FIELD_CP_1(NALB_QED, NALB_QED.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(NALB_QED, NALB_QED.actual)
     `RAL_FIELD_CP_1(NALB_QED, NALB_QED.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    NALB_QED = new("NALB_QED", "RW", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[0:0]"});
    NALB_QED.set_powerwell("vcccfn_gated");
    NALB_QED.set_rand_mode(0);
   NALB_QED.set_reset_signame("hqm_inp_gated_rst_n");
    NALB_QED.set_logical_path("HQMID");
    void'(add_field( NALB_QED ));

    RSVZ0 = new("RSVZ0", "RW", 31, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[31:1]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg) 
endclass : hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MODE;
  sla_ral_field DUTY;
  sla_ral_field PERIOD;
  sla_ral_field PROB1ST;
  sla_ral_field PROB2ND;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE, MODE.desired)
     `RAL_FIELD_CP_2(MODE, MODE.desired, 0,1)
     `RAL_FIELD_CP(DUTY, DUTY.desired)
     `RAL_FIELD_CP_3(DUTY, DUTY.desired, 0,1,2)
     `RAL_FIELD_CP(PERIOD, PERIOD.desired)
     `RAL_FIELD_CP_11(PERIOD, PERIOD.desired, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(PROB1ST, PROB1ST.desired)
     `RAL_FIELD_CP_8(PROB1ST, PROB1ST.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(PROB2ND, PROB2ND.desired)
     `RAL_FIELD_CP_8(PROB2ND, PROB2ND.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE, MODE.actual)
     `RAL_FIELD_CP_2(MODE, MODE.actual, 0,1)
     `RAL_FIELD_CP(DUTY, DUTY.actual)
     `RAL_FIELD_CP_3(DUTY, DUTY.actual, 0,1,2)
     `RAL_FIELD_CP(PERIOD, PERIOD.actual)
     `RAL_FIELD_CP_11(PERIOD, PERIOD.actual, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(PROB1ST, PROB1ST.actual)
     `RAL_FIELD_CP_8(PROB1ST, PROB1ST.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(PROB2ND, PROB2ND.actual)
     `RAL_FIELD_CP_8(PROB2ND, PROB2ND.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MODE = new("MODE", "RW", 2, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[1:0]"});
    MODE.set_powerwell("vcccfn_gated");
    MODE.set_rand_mode(0);
   MODE.set_reset_signame("hqm_inp_gated_rst_n");
    MODE.set_logical_path("HQMID");
    void'(add_field( MODE ));

    DUTY = new("DUTY", "RW", 3, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[4:2]"});
    DUTY.set_powerwell("vcccfn_gated");
    DUTY.set_rand_mode(0);
   DUTY.set_reset_signame("hqm_inp_gated_rst_n");
    DUTY.set_logical_path("HQMID");
    void'(add_field( DUTY ));

    PERIOD = new("PERIOD", "RW", 11, 5, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[15:5]"});
    PERIOD.set_powerwell("vcccfn_gated");
    PERIOD.set_rand_mode(0);
   PERIOD.set_reset_signame("hqm_inp_gated_rst_n");
    PERIOD.set_logical_path("HQMID");
    void'(add_field( PERIOD ));

    PROB1ST = new("PROB1ST", "RW", 8, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[23:16]"});
    PROB1ST.set_powerwell("vcccfn_gated");
    PROB1ST.set_rand_mode(0);
   PROB1ST.set_reset_signame("hqm_inp_gated_rst_n");
    PROB1ST.set_logical_path("HQMID");
    void'(add_field( PROB1ST ));

    PROB2ND = new("PROB2ND", "RW", 8, 24, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[31:24]"});
    PROB2ND.set_powerwell("vcccfn_gated");
    PROB2ND.set_rand_mode(0);
   PROB2ND.set_reset_signame("hqm_inp_gated_rst_n");
    PROB2ND.set_logical_path("HQMID");
    void'(add_field( PROB2ND ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg) 
endclass : hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field AGG_IF_00;
  sla_ral_field AGG_IF_01;
  sla_ral_field AGG_IF_02;
  sla_ral_field AGG_IF_03;
  sla_ral_field AGG_IF_04;
  sla_ral_field AGG_IF_05;
  sla_ral_field AGG_IF_06;
  sla_ral_field AGG_IF_07;
  sla_ral_field AGG_IF_08;
  sla_ral_field AGG_IF_09;
  sla_ral_field AGG_IF_10;
  sla_ral_field AGG_IF_11;
  sla_ral_field AGG_IF_12;
  sla_ral_field AGG_IF_13;
  sla_ral_field AGG_IF_14;
  sla_ral_field AGG_IF_15;
  sla_ral_field RSVZ;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AGG_IF_00, AGG_IF_00.desired)
     `RAL_FIELD_CP_1(AGG_IF_00, AGG_IF_00.desired, 0)
     `RAL_FIELD_CP(AGG_IF_01, AGG_IF_01.desired)
     `RAL_FIELD_CP_1(AGG_IF_01, AGG_IF_01.desired, 0)
     `RAL_FIELD_CP(AGG_IF_02, AGG_IF_02.desired)
     `RAL_FIELD_CP_1(AGG_IF_02, AGG_IF_02.desired, 0)
     `RAL_FIELD_CP(AGG_IF_03, AGG_IF_03.desired)
     `RAL_FIELD_CP_1(AGG_IF_03, AGG_IF_03.desired, 0)
     `RAL_FIELD_CP(AGG_IF_04, AGG_IF_04.desired)
     `RAL_FIELD_CP_1(AGG_IF_04, AGG_IF_04.desired, 0)
     `RAL_FIELD_CP(AGG_IF_05, AGG_IF_05.desired)
     `RAL_FIELD_CP_1(AGG_IF_05, AGG_IF_05.desired, 0)
     `RAL_FIELD_CP(AGG_IF_06, AGG_IF_06.desired)
     `RAL_FIELD_CP_1(AGG_IF_06, AGG_IF_06.desired, 0)
     `RAL_FIELD_CP(AGG_IF_07, AGG_IF_07.desired)
     `RAL_FIELD_CP_1(AGG_IF_07, AGG_IF_07.desired, 0)
     `RAL_FIELD_CP(AGG_IF_08, AGG_IF_08.desired)
     `RAL_FIELD_CP_1(AGG_IF_08, AGG_IF_08.desired, 0)
     `RAL_FIELD_CP(AGG_IF_09, AGG_IF_09.desired)
     `RAL_FIELD_CP_1(AGG_IF_09, AGG_IF_09.desired, 0)
     `RAL_FIELD_CP(AGG_IF_10, AGG_IF_10.desired)
     `RAL_FIELD_CP_1(AGG_IF_10, AGG_IF_10.desired, 0)
     `RAL_FIELD_CP(AGG_IF_11, AGG_IF_11.desired)
     `RAL_FIELD_CP_1(AGG_IF_11, AGG_IF_11.desired, 0)
     `RAL_FIELD_CP(AGG_IF_12, AGG_IF_12.desired)
     `RAL_FIELD_CP_1(AGG_IF_12, AGG_IF_12.desired, 0)
     `RAL_FIELD_CP(AGG_IF_13, AGG_IF_13.desired)
     `RAL_FIELD_CP_1(AGG_IF_13, AGG_IF_13.desired, 0)
     `RAL_FIELD_CP(AGG_IF_14, AGG_IF_14.desired)
     `RAL_FIELD_CP_1(AGG_IF_14, AGG_IF_14.desired, 0)
     `RAL_FIELD_CP(AGG_IF_15, AGG_IF_15.desired)
     `RAL_FIELD_CP_1(AGG_IF_15, AGG_IF_15.desired, 0)
     `RAL_FIELD_CP(RSVZ, RSVZ.desired)
     `RAL_FIELD_CP_16(RSVZ, RSVZ.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AGG_IF_00, AGG_IF_00.actual)
     `RAL_FIELD_CP_1(AGG_IF_00, AGG_IF_00.actual, 0)
     `RAL_FIELD_CP(AGG_IF_01, AGG_IF_01.actual)
     `RAL_FIELD_CP_1(AGG_IF_01, AGG_IF_01.actual, 0)
     `RAL_FIELD_CP(AGG_IF_02, AGG_IF_02.actual)
     `RAL_FIELD_CP_1(AGG_IF_02, AGG_IF_02.actual, 0)
     `RAL_FIELD_CP(AGG_IF_03, AGG_IF_03.actual)
     `RAL_FIELD_CP_1(AGG_IF_03, AGG_IF_03.actual, 0)
     `RAL_FIELD_CP(AGG_IF_04, AGG_IF_04.actual)
     `RAL_FIELD_CP_1(AGG_IF_04, AGG_IF_04.actual, 0)
     `RAL_FIELD_CP(AGG_IF_05, AGG_IF_05.actual)
     `RAL_FIELD_CP_1(AGG_IF_05, AGG_IF_05.actual, 0)
     `RAL_FIELD_CP(AGG_IF_06, AGG_IF_06.actual)
     `RAL_FIELD_CP_1(AGG_IF_06, AGG_IF_06.actual, 0)
     `RAL_FIELD_CP(AGG_IF_07, AGG_IF_07.actual)
     `RAL_FIELD_CP_1(AGG_IF_07, AGG_IF_07.actual, 0)
     `RAL_FIELD_CP(AGG_IF_08, AGG_IF_08.actual)
     `RAL_FIELD_CP_1(AGG_IF_08, AGG_IF_08.actual, 0)
     `RAL_FIELD_CP(AGG_IF_09, AGG_IF_09.actual)
     `RAL_FIELD_CP_1(AGG_IF_09, AGG_IF_09.actual, 0)
     `RAL_FIELD_CP(AGG_IF_10, AGG_IF_10.actual)
     `RAL_FIELD_CP_1(AGG_IF_10, AGG_IF_10.actual, 0)
     `RAL_FIELD_CP(AGG_IF_11, AGG_IF_11.actual)
     `RAL_FIELD_CP_1(AGG_IF_11, AGG_IF_11.actual, 0)
     `RAL_FIELD_CP(AGG_IF_12, AGG_IF_12.actual)
     `RAL_FIELD_CP_1(AGG_IF_12, AGG_IF_12.actual, 0)
     `RAL_FIELD_CP(AGG_IF_13, AGG_IF_13.actual)
     `RAL_FIELD_CP_1(AGG_IF_13, AGG_IF_13.actual, 0)
     `RAL_FIELD_CP(AGG_IF_14, AGG_IF_14.actual)
     `RAL_FIELD_CP_1(AGG_IF_14, AGG_IF_14.actual, 0)
     `RAL_FIELD_CP(AGG_IF_15, AGG_IF_15.actual)
     `RAL_FIELD_CP_1(AGG_IF_15, AGG_IF_15.actual, 0)
     `RAL_FIELD_CP(RSVZ, RSVZ.actual)
     `RAL_FIELD_CP_16(RSVZ, RSVZ.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    AGG_IF_00 = new("AGG_IF_00", "RW", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[0:0]"});
    AGG_IF_00.set_powerwell("vcccfn_gated");
    AGG_IF_00.set_rand_mode(0);
   AGG_IF_00.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_00.set_logical_path("HQMID");
    void'(add_field( AGG_IF_00 ));

    AGG_IF_01 = new("AGG_IF_01", "RW", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[1:1]"});
    AGG_IF_01.set_powerwell("vcccfn_gated");
    AGG_IF_01.set_rand_mode(0);
   AGG_IF_01.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_01.set_logical_path("HQMID");
    void'(add_field( AGG_IF_01 ));

    AGG_IF_02 = new("AGG_IF_02", "RW", 1, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[2:2]"});
    AGG_IF_02.set_powerwell("vcccfn_gated");
    AGG_IF_02.set_rand_mode(0);
   AGG_IF_02.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_02.set_logical_path("HQMID");
    void'(add_field( AGG_IF_02 ));

    AGG_IF_03 = new("AGG_IF_03", "RW", 1, 3, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[3:3]"});
    AGG_IF_03.set_powerwell("vcccfn_gated");
    AGG_IF_03.set_rand_mode(0);
   AGG_IF_03.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_03.set_logical_path("HQMID");
    void'(add_field( AGG_IF_03 ));

    AGG_IF_04 = new("AGG_IF_04", "RW", 1, 4, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[4:4]"});
    AGG_IF_04.set_powerwell("vcccfn_gated");
    AGG_IF_04.set_rand_mode(0);
   AGG_IF_04.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_04.set_logical_path("HQMID");
    void'(add_field( AGG_IF_04 ));

    AGG_IF_05 = new("AGG_IF_05", "RW", 1, 5, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[5:5]"});
    AGG_IF_05.set_powerwell("vcccfn_gated");
    AGG_IF_05.set_rand_mode(0);
   AGG_IF_05.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_05.set_logical_path("HQMID");
    void'(add_field( AGG_IF_05 ));

    AGG_IF_06 = new("AGG_IF_06", "RW", 1, 6, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[6:6]"});
    AGG_IF_06.set_powerwell("vcccfn_gated");
    AGG_IF_06.set_rand_mode(0);
   AGG_IF_06.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_06.set_logical_path("HQMID");
    void'(add_field( AGG_IF_06 ));

    AGG_IF_07 = new("AGG_IF_07", "RW", 1, 7, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[7:7]"});
    AGG_IF_07.set_powerwell("vcccfn_gated");
    AGG_IF_07.set_rand_mode(0);
   AGG_IF_07.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_07.set_logical_path("HQMID");
    void'(add_field( AGG_IF_07 ));

    AGG_IF_08 = new("AGG_IF_08", "RW", 1, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[8:8]"});
    AGG_IF_08.set_powerwell("vcccfn_gated");
    AGG_IF_08.set_rand_mode(0);
   AGG_IF_08.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_08.set_logical_path("HQMID");
    void'(add_field( AGG_IF_08 ));

    AGG_IF_09 = new("AGG_IF_09", "RW", 1, 9, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[9:9]"});
    AGG_IF_09.set_powerwell("vcccfn_gated");
    AGG_IF_09.set_rand_mode(0);
   AGG_IF_09.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_09.set_logical_path("HQMID");
    void'(add_field( AGG_IF_09 ));

    AGG_IF_10 = new("AGG_IF_10", "RW", 1, 10, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[10:10]"});
    AGG_IF_10.set_powerwell("vcccfn_gated");
    AGG_IF_10.set_rand_mode(0);
   AGG_IF_10.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_10.set_logical_path("HQMID");
    void'(add_field( AGG_IF_10 ));

    AGG_IF_11 = new("AGG_IF_11", "RW", 1, 11, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[11:11]"});
    AGG_IF_11.set_powerwell("vcccfn_gated");
    AGG_IF_11.set_rand_mode(0);
   AGG_IF_11.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_11.set_logical_path("HQMID");
    void'(add_field( AGG_IF_11 ));

    AGG_IF_12 = new("AGG_IF_12", "RW", 1, 12, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[12:12]"});
    AGG_IF_12.set_powerwell("vcccfn_gated");
    AGG_IF_12.set_rand_mode(0);
   AGG_IF_12.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_12.set_logical_path("HQMID");
    void'(add_field( AGG_IF_12 ));

    AGG_IF_13 = new("AGG_IF_13", "RW", 1, 13, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[13:13]"});
    AGG_IF_13.set_powerwell("vcccfn_gated");
    AGG_IF_13.set_rand_mode(0);
   AGG_IF_13.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_13.set_logical_path("HQMID");
    void'(add_field( AGG_IF_13 ));

    AGG_IF_14 = new("AGG_IF_14", "RW", 1, 14, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[14:14]"});
    AGG_IF_14.set_powerwell("vcccfn_gated");
    AGG_IF_14.set_rand_mode(0);
   AGG_IF_14.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_14.set_logical_path("HQMID");
    void'(add_field( AGG_IF_14 ));

    AGG_IF_15 = new("AGG_IF_15", "RW", 1, 15, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[15:15]"});
    AGG_IF_15.set_powerwell("vcccfn_gated");
    AGG_IF_15.set_rand_mode(0);
   AGG_IF_15.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_15.set_logical_path("HQMID");
    void'(add_field( AGG_IF_15 ));

    RSVZ = new("RSVZ", "RW", 16, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[31:16]"});
    RSVZ.set_powerwell("vcccfn_gated");
    RSVZ.set_rand_mode(0);
   RSVZ.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ.set_logical_path("HQMID");
    void'(add_field( RSVZ ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg) 
endclass : hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field NALB_LSP_ENQ_RORPLY_READY;
  sla_ral_field NALB_LSP_ENQ_RORPLY_V;
  sla_ral_field NALB_LSP_ENQ_LB_READY;
  sla_ral_field NALB_LSP_ENQ_LB_V;
  sla_ral_field LSP_NALB_SCH_ATQ_READY;
  sla_ral_field LSP_NALB_SCH_ATQ_V;
  sla_ral_field LSP_NALB_SCH_RORPLY_READY;
  sla_ral_field LSP_NALB_SCH_RORPLY_V;
  sla_ral_field LSP_NALB_SCH_UNOORD_READY;
  sla_ral_field LSP_NALB_SCH_UNOORD_V;
  sla_ral_field ROP_NALB_ENQ_READY;
  sla_ral_field ROP_NALB_ENQ_V;
  sla_ral_field DP_LSP_ENQ_RORPLY_READY;
  sla_ral_field DP_LSP_ENQ_RORPLY_V;
  sla_ral_field DP_LSP_ENQ_DIR_READY;
  sla_ral_field DP_LSP_ENQ_DIR_V;
  sla_ral_field LSP_DP_SCH_RORPLY_READY;
  sla_ral_field LSP_DP_SCH_RORPLY_V;
  sla_ral_field LSP_DP_SCH_DIR_READY;
  sla_ral_field LSP_DP_SCH_DIR_V;
  sla_ral_field ROP_DP_ENQ_READY;
  sla_ral_field ROP_DP_ENQ_V;
  sla_ral_field DQED_CHP_SCH_READY;
  sla_ral_field DQED_CHP_SCH_V;
  sla_ral_field QED_AQED_ENQ_READY;
  sla_ral_field QED_AQED_ENQ_V;
  sla_ral_field QED_CHP_SCH_READY;
  sla_ral_field QED_CHP_SCH_V;
  sla_ral_field ROP_QED_ENQ_READY;
  sla_ral_field ROP_QED_DQED_ENQ_V;
  sla_ral_field INT_IDLE;
  sla_ral_field RSVD0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(NALB_LSP_ENQ_RORPLY_READY, NALB_LSP_ENQ_RORPLY_READY.desired)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_RORPLY_READY, NALB_LSP_ENQ_RORPLY_READY.desired, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_RORPLY_V, NALB_LSP_ENQ_RORPLY_V.desired)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_RORPLY_V, NALB_LSP_ENQ_RORPLY_V.desired, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_LB_READY, NALB_LSP_ENQ_LB_READY.desired)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_LB_READY, NALB_LSP_ENQ_LB_READY.desired, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_LB_V, NALB_LSP_ENQ_LB_V.desired)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_LB_V, NALB_LSP_ENQ_LB_V.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_ATQ_READY, LSP_NALB_SCH_ATQ_READY.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_ATQ_READY, LSP_NALB_SCH_ATQ_READY.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_ATQ_V, LSP_NALB_SCH_ATQ_V.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_ATQ_V, LSP_NALB_SCH_ATQ_V.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_RORPLY_READY, LSP_NALB_SCH_RORPLY_READY.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_RORPLY_READY, LSP_NALB_SCH_RORPLY_READY.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_RORPLY_V, LSP_NALB_SCH_RORPLY_V.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_RORPLY_V, LSP_NALB_SCH_RORPLY_V.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_UNOORD_READY, LSP_NALB_SCH_UNOORD_READY.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_UNOORD_READY, LSP_NALB_SCH_UNOORD_READY.desired, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_UNOORD_V, LSP_NALB_SCH_UNOORD_V.desired)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_UNOORD_V, LSP_NALB_SCH_UNOORD_V.desired, 0)
     `RAL_FIELD_CP(ROP_NALB_ENQ_READY, ROP_NALB_ENQ_READY.desired)
     `RAL_FIELD_CP_1(ROP_NALB_ENQ_READY, ROP_NALB_ENQ_READY.desired, 0)
     `RAL_FIELD_CP(ROP_NALB_ENQ_V, ROP_NALB_ENQ_V.desired)
     `RAL_FIELD_CP_1(ROP_NALB_ENQ_V, ROP_NALB_ENQ_V.desired, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_RORPLY_READY, DP_LSP_ENQ_RORPLY_READY.desired)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_RORPLY_READY, DP_LSP_ENQ_RORPLY_READY.desired, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_RORPLY_V, DP_LSP_ENQ_RORPLY_V.desired)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_RORPLY_V, DP_LSP_ENQ_RORPLY_V.desired, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_DIR_READY, DP_LSP_ENQ_DIR_READY.desired)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_DIR_READY, DP_LSP_ENQ_DIR_READY.desired, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_DIR_V, DP_LSP_ENQ_DIR_V.desired)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_DIR_V, DP_LSP_ENQ_DIR_V.desired, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_RORPLY_READY, LSP_DP_SCH_RORPLY_READY.desired)
     `RAL_FIELD_CP_1(LSP_DP_SCH_RORPLY_READY, LSP_DP_SCH_RORPLY_READY.desired, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_RORPLY_V, LSP_DP_SCH_RORPLY_V.desired)
     `RAL_FIELD_CP_1(LSP_DP_SCH_RORPLY_V, LSP_DP_SCH_RORPLY_V.desired, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_DIR_READY, LSP_DP_SCH_DIR_READY.desired)
     `RAL_FIELD_CP_1(LSP_DP_SCH_DIR_READY, LSP_DP_SCH_DIR_READY.desired, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_DIR_V, LSP_DP_SCH_DIR_V.desired)
     `RAL_FIELD_CP_1(LSP_DP_SCH_DIR_V, LSP_DP_SCH_DIR_V.desired, 0)
     `RAL_FIELD_CP(ROP_DP_ENQ_READY, ROP_DP_ENQ_READY.desired)
     `RAL_FIELD_CP_1(ROP_DP_ENQ_READY, ROP_DP_ENQ_READY.desired, 0)
     `RAL_FIELD_CP(ROP_DP_ENQ_V, ROP_DP_ENQ_V.desired)
     `RAL_FIELD_CP_1(ROP_DP_ENQ_V, ROP_DP_ENQ_V.desired, 0)
     `RAL_FIELD_CP(DQED_CHP_SCH_READY, DQED_CHP_SCH_READY.desired)
     `RAL_FIELD_CP_1(DQED_CHP_SCH_READY, DQED_CHP_SCH_READY.desired, 0)
     `RAL_FIELD_CP(DQED_CHP_SCH_V, DQED_CHP_SCH_V.desired)
     `RAL_FIELD_CP_1(DQED_CHP_SCH_V, DQED_CHP_SCH_V.desired, 0)
     `RAL_FIELD_CP(QED_AQED_ENQ_READY, QED_AQED_ENQ_READY.desired)
     `RAL_FIELD_CP_1(QED_AQED_ENQ_READY, QED_AQED_ENQ_READY.desired, 0)
     `RAL_FIELD_CP(QED_AQED_ENQ_V, QED_AQED_ENQ_V.desired)
     `RAL_FIELD_CP_1(QED_AQED_ENQ_V, QED_AQED_ENQ_V.desired, 0)
     `RAL_FIELD_CP(QED_CHP_SCH_READY, QED_CHP_SCH_READY.desired)
     `RAL_FIELD_CP_1(QED_CHP_SCH_READY, QED_CHP_SCH_READY.desired, 0)
     `RAL_FIELD_CP(QED_CHP_SCH_V, QED_CHP_SCH_V.desired)
     `RAL_FIELD_CP_1(QED_CHP_SCH_V, QED_CHP_SCH_V.desired, 0)
     `RAL_FIELD_CP(ROP_QED_ENQ_READY, ROP_QED_ENQ_READY.desired)
     `RAL_FIELD_CP_1(ROP_QED_ENQ_READY, ROP_QED_ENQ_READY.desired, 0)
     `RAL_FIELD_CP(ROP_QED_DQED_ENQ_V, ROP_QED_DQED_ENQ_V.desired)
     `RAL_FIELD_CP_1(ROP_QED_DQED_ENQ_V, ROP_QED_DQED_ENQ_V.desired, 0)
     `RAL_FIELD_CP(INT_IDLE, INT_IDLE.desired)
     `RAL_FIELD_CP_1(INT_IDLE, INT_IDLE.desired, 0)
     `RAL_FIELD_CP(RSVD0, RSVD0.desired)
     `RAL_FIELD_CP_1(RSVD0, RSVD0.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(NALB_LSP_ENQ_RORPLY_READY, NALB_LSP_ENQ_RORPLY_READY.actual)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_RORPLY_READY, NALB_LSP_ENQ_RORPLY_READY.actual, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_RORPLY_V, NALB_LSP_ENQ_RORPLY_V.actual)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_RORPLY_V, NALB_LSP_ENQ_RORPLY_V.actual, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_LB_READY, NALB_LSP_ENQ_LB_READY.actual)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_LB_READY, NALB_LSP_ENQ_LB_READY.actual, 0)
     `RAL_FIELD_CP(NALB_LSP_ENQ_LB_V, NALB_LSP_ENQ_LB_V.actual)
     `RAL_FIELD_CP_1(NALB_LSP_ENQ_LB_V, NALB_LSP_ENQ_LB_V.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_ATQ_READY, LSP_NALB_SCH_ATQ_READY.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_ATQ_READY, LSP_NALB_SCH_ATQ_READY.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_ATQ_V, LSP_NALB_SCH_ATQ_V.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_ATQ_V, LSP_NALB_SCH_ATQ_V.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_RORPLY_READY, LSP_NALB_SCH_RORPLY_READY.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_RORPLY_READY, LSP_NALB_SCH_RORPLY_READY.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_RORPLY_V, LSP_NALB_SCH_RORPLY_V.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_RORPLY_V, LSP_NALB_SCH_RORPLY_V.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_UNOORD_READY, LSP_NALB_SCH_UNOORD_READY.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_UNOORD_READY, LSP_NALB_SCH_UNOORD_READY.actual, 0)
     `RAL_FIELD_CP(LSP_NALB_SCH_UNOORD_V, LSP_NALB_SCH_UNOORD_V.actual)
     `RAL_FIELD_CP_1(LSP_NALB_SCH_UNOORD_V, LSP_NALB_SCH_UNOORD_V.actual, 0)
     `RAL_FIELD_CP(ROP_NALB_ENQ_READY, ROP_NALB_ENQ_READY.actual)
     `RAL_FIELD_CP_1(ROP_NALB_ENQ_READY, ROP_NALB_ENQ_READY.actual, 0)
     `RAL_FIELD_CP(ROP_NALB_ENQ_V, ROP_NALB_ENQ_V.actual)
     `RAL_FIELD_CP_1(ROP_NALB_ENQ_V, ROP_NALB_ENQ_V.actual, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_RORPLY_READY, DP_LSP_ENQ_RORPLY_READY.actual)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_RORPLY_READY, DP_LSP_ENQ_RORPLY_READY.actual, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_RORPLY_V, DP_LSP_ENQ_RORPLY_V.actual)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_RORPLY_V, DP_LSP_ENQ_RORPLY_V.actual, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_DIR_READY, DP_LSP_ENQ_DIR_READY.actual)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_DIR_READY, DP_LSP_ENQ_DIR_READY.actual, 0)
     `RAL_FIELD_CP(DP_LSP_ENQ_DIR_V, DP_LSP_ENQ_DIR_V.actual)
     `RAL_FIELD_CP_1(DP_LSP_ENQ_DIR_V, DP_LSP_ENQ_DIR_V.actual, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_RORPLY_READY, LSP_DP_SCH_RORPLY_READY.actual)
     `RAL_FIELD_CP_1(LSP_DP_SCH_RORPLY_READY, LSP_DP_SCH_RORPLY_READY.actual, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_RORPLY_V, LSP_DP_SCH_RORPLY_V.actual)
     `RAL_FIELD_CP_1(LSP_DP_SCH_RORPLY_V, LSP_DP_SCH_RORPLY_V.actual, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_DIR_READY, LSP_DP_SCH_DIR_READY.actual)
     `RAL_FIELD_CP_1(LSP_DP_SCH_DIR_READY, LSP_DP_SCH_DIR_READY.actual, 0)
     `RAL_FIELD_CP(LSP_DP_SCH_DIR_V, LSP_DP_SCH_DIR_V.actual)
     `RAL_FIELD_CP_1(LSP_DP_SCH_DIR_V, LSP_DP_SCH_DIR_V.actual, 0)
     `RAL_FIELD_CP(ROP_DP_ENQ_READY, ROP_DP_ENQ_READY.actual)
     `RAL_FIELD_CP_1(ROP_DP_ENQ_READY, ROP_DP_ENQ_READY.actual, 0)
     `RAL_FIELD_CP(ROP_DP_ENQ_V, ROP_DP_ENQ_V.actual)
     `RAL_FIELD_CP_1(ROP_DP_ENQ_V, ROP_DP_ENQ_V.actual, 0)
     `RAL_FIELD_CP(DQED_CHP_SCH_READY, DQED_CHP_SCH_READY.actual)
     `RAL_FIELD_CP_1(DQED_CHP_SCH_READY, DQED_CHP_SCH_READY.actual, 0)
     `RAL_FIELD_CP(DQED_CHP_SCH_V, DQED_CHP_SCH_V.actual)
     `RAL_FIELD_CP_1(DQED_CHP_SCH_V, DQED_CHP_SCH_V.actual, 0)
     `RAL_FIELD_CP(QED_AQED_ENQ_READY, QED_AQED_ENQ_READY.actual)
     `RAL_FIELD_CP_1(QED_AQED_ENQ_READY, QED_AQED_ENQ_READY.actual, 0)
     `RAL_FIELD_CP(QED_AQED_ENQ_V, QED_AQED_ENQ_V.actual)
     `RAL_FIELD_CP_1(QED_AQED_ENQ_V, QED_AQED_ENQ_V.actual, 0)
     `RAL_FIELD_CP(QED_CHP_SCH_READY, QED_CHP_SCH_READY.actual)
     `RAL_FIELD_CP_1(QED_CHP_SCH_READY, QED_CHP_SCH_READY.actual, 0)
     `RAL_FIELD_CP(QED_CHP_SCH_V, QED_CHP_SCH_V.actual)
     `RAL_FIELD_CP_1(QED_CHP_SCH_V, QED_CHP_SCH_V.actual, 0)
     `RAL_FIELD_CP(ROP_QED_ENQ_READY, ROP_QED_ENQ_READY.actual)
     `RAL_FIELD_CP_1(ROP_QED_ENQ_READY, ROP_QED_ENQ_READY.actual, 0)
     `RAL_FIELD_CP(ROP_QED_DQED_ENQ_V, ROP_QED_DQED_ENQ_V.actual)
     `RAL_FIELD_CP_1(ROP_QED_DQED_ENQ_V, ROP_QED_DQED_ENQ_V.actual, 0)
     `RAL_FIELD_CP(INT_IDLE, INT_IDLE.actual)
     `RAL_FIELD_CP_1(INT_IDLE, INT_IDLE.actual, 0)
     `RAL_FIELD_CP(RSVD0, RSVD0.actual)
     `RAL_FIELD_CP_1(RSVD0, RSVD0.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    NALB_LSP_ENQ_RORPLY_READY = new("NALB_LSP_ENQ_RORPLY_READY", "RO/V", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[0:0]"});
    NALB_LSP_ENQ_RORPLY_READY.set_powerwell("vcccfn_gated");
    NALB_LSP_ENQ_RORPLY_READY.set_rand_mode(0);
   NALB_LSP_ENQ_RORPLY_READY.set_reset_signame("hqm_inp_gated_rst_n");
    NALB_LSP_ENQ_RORPLY_READY.set_logical_path("HQMID");
    void'(add_field( NALB_LSP_ENQ_RORPLY_READY ));

    NALB_LSP_ENQ_RORPLY_V = new("NALB_LSP_ENQ_RORPLY_V", "RO/V", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[1:1]"});
    NALB_LSP_ENQ_RORPLY_V.set_powerwell("vcccfn_gated");
    NALB_LSP_ENQ_RORPLY_V.set_rand_mode(0);
   NALB_LSP_ENQ_RORPLY_V.set_reset_signame("hqm_inp_gated_rst_n");
    NALB_LSP_ENQ_RORPLY_V.set_logical_path("HQMID");
    void'(add_field( NALB_LSP_ENQ_RORPLY_V ));

    NALB_LSP_ENQ_LB_READY = new("NALB_LSP_ENQ_LB_READY", "RO/V", 1, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[2:2]"});
    NALB_LSP_ENQ_LB_READY.set_powerwell("vcccfn_gated");
    NALB_LSP_ENQ_LB_READY.set_rand_mode(0);
   NALB_LSP_ENQ_LB_READY.set_reset_signame("hqm_inp_gated_rst_n");
    NALB_LSP_ENQ_LB_READY.set_logical_path("HQMID");
    void'(add_field( NALB_LSP_ENQ_LB_READY ));

    NALB_LSP_ENQ_LB_V = new("NALB_LSP_ENQ_LB_V", "RO/V", 1, 3, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[3:3]"});
    NALB_LSP_ENQ_LB_V.set_powerwell("vcccfn_gated");
    NALB_LSP_ENQ_LB_V.set_rand_mode(0);
   NALB_LSP_ENQ_LB_V.set_reset_signame("hqm_inp_gated_rst_n");
    NALB_LSP_ENQ_LB_V.set_logical_path("HQMID");
    void'(add_field( NALB_LSP_ENQ_LB_V ));

    LSP_NALB_SCH_ATQ_READY = new("LSP_NALB_SCH_ATQ_READY", "RO/V", 1, 4, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[4:4]"});
    LSP_NALB_SCH_ATQ_READY.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_ATQ_READY.set_rand_mode(0);
   LSP_NALB_SCH_ATQ_READY.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_ATQ_READY.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_ATQ_READY ));

    LSP_NALB_SCH_ATQ_V = new("LSP_NALB_SCH_ATQ_V", "RO/V", 1, 5, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[5:5]"});
    LSP_NALB_SCH_ATQ_V.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_ATQ_V.set_rand_mode(0);
   LSP_NALB_SCH_ATQ_V.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_ATQ_V.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_ATQ_V ));

    LSP_NALB_SCH_RORPLY_READY = new("LSP_NALB_SCH_RORPLY_READY", "RO/V", 1, 6, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[6:6]"});
    LSP_NALB_SCH_RORPLY_READY.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_RORPLY_READY.set_rand_mode(0);
   LSP_NALB_SCH_RORPLY_READY.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_RORPLY_READY.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_RORPLY_READY ));

    LSP_NALB_SCH_RORPLY_V = new("LSP_NALB_SCH_RORPLY_V", "RO/V", 1, 7, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[7:7]"});
    LSP_NALB_SCH_RORPLY_V.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_RORPLY_V.set_rand_mode(0);
   LSP_NALB_SCH_RORPLY_V.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_RORPLY_V.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_RORPLY_V ));

    LSP_NALB_SCH_UNOORD_READY = new("LSP_NALB_SCH_UNOORD_READY", "RO/V", 1, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[8:8]"});
    LSP_NALB_SCH_UNOORD_READY.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_UNOORD_READY.set_rand_mode(0);
   LSP_NALB_SCH_UNOORD_READY.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_UNOORD_READY.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_UNOORD_READY ));

    LSP_NALB_SCH_UNOORD_V = new("LSP_NALB_SCH_UNOORD_V", "RO/V", 1, 9, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[9:9]"});
    LSP_NALB_SCH_UNOORD_V.set_powerwell("vcccfn_gated");
    LSP_NALB_SCH_UNOORD_V.set_rand_mode(0);
   LSP_NALB_SCH_UNOORD_V.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_NALB_SCH_UNOORD_V.set_logical_path("HQMID");
    void'(add_field( LSP_NALB_SCH_UNOORD_V ));

    ROP_NALB_ENQ_READY = new("ROP_NALB_ENQ_READY", "RO/V", 1, 10, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[10:10]"});
    ROP_NALB_ENQ_READY.set_powerwell("vcccfn_gated");
    ROP_NALB_ENQ_READY.set_rand_mode(0);
   ROP_NALB_ENQ_READY.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_NALB_ENQ_READY.set_logical_path("HQMID");
    void'(add_field( ROP_NALB_ENQ_READY ));

    ROP_NALB_ENQ_V = new("ROP_NALB_ENQ_V", "RO/V", 1, 11, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[11:11]"});
    ROP_NALB_ENQ_V.set_powerwell("vcccfn_gated");
    ROP_NALB_ENQ_V.set_rand_mode(0);
   ROP_NALB_ENQ_V.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_NALB_ENQ_V.set_logical_path("HQMID");
    void'(add_field( ROP_NALB_ENQ_V ));

    DP_LSP_ENQ_RORPLY_READY = new("DP_LSP_ENQ_RORPLY_READY", "RO/V", 1, 12, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[12:12]"});
    DP_LSP_ENQ_RORPLY_READY.set_powerwell("vcccfn_gated");
    DP_LSP_ENQ_RORPLY_READY.set_rand_mode(0);
   DP_LSP_ENQ_RORPLY_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DP_LSP_ENQ_RORPLY_READY.set_logical_path("HQMID");
    void'(add_field( DP_LSP_ENQ_RORPLY_READY ));

    DP_LSP_ENQ_RORPLY_V = new("DP_LSP_ENQ_RORPLY_V", "RO/V", 1, 13, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[13:13]"});
    DP_LSP_ENQ_RORPLY_V.set_powerwell("vcccfn_gated");
    DP_LSP_ENQ_RORPLY_V.set_rand_mode(0);
   DP_LSP_ENQ_RORPLY_V.set_reset_signame("hqm_inp_gated_rst_n");
    DP_LSP_ENQ_RORPLY_V.set_logical_path("HQMID");
    void'(add_field( DP_LSP_ENQ_RORPLY_V ));

    DP_LSP_ENQ_DIR_READY = new("DP_LSP_ENQ_DIR_READY", "RO/V", 1, 14, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[14:14]"});
    DP_LSP_ENQ_DIR_READY.set_powerwell("vcccfn_gated");
    DP_LSP_ENQ_DIR_READY.set_rand_mode(0);
   DP_LSP_ENQ_DIR_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DP_LSP_ENQ_DIR_READY.set_logical_path("HQMID");
    void'(add_field( DP_LSP_ENQ_DIR_READY ));

    DP_LSP_ENQ_DIR_V = new("DP_LSP_ENQ_DIR_V", "RO/V", 1, 15, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[15:15]"});
    DP_LSP_ENQ_DIR_V.set_powerwell("vcccfn_gated");
    DP_LSP_ENQ_DIR_V.set_rand_mode(0);
   DP_LSP_ENQ_DIR_V.set_reset_signame("hqm_inp_gated_rst_n");
    DP_LSP_ENQ_DIR_V.set_logical_path("HQMID");
    void'(add_field( DP_LSP_ENQ_DIR_V ));

    LSP_DP_SCH_RORPLY_READY = new("LSP_DP_SCH_RORPLY_READY", "RO/V", 1, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[16:16]"});
    LSP_DP_SCH_RORPLY_READY.set_powerwell("vcccfn_gated");
    LSP_DP_SCH_RORPLY_READY.set_rand_mode(0);
   LSP_DP_SCH_RORPLY_READY.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_DP_SCH_RORPLY_READY.set_logical_path("HQMID");
    void'(add_field( LSP_DP_SCH_RORPLY_READY ));

    LSP_DP_SCH_RORPLY_V = new("LSP_DP_SCH_RORPLY_V", "RO/V", 1, 17, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[17:17]"});
    LSP_DP_SCH_RORPLY_V.set_powerwell("vcccfn_gated");
    LSP_DP_SCH_RORPLY_V.set_rand_mode(0);
   LSP_DP_SCH_RORPLY_V.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_DP_SCH_RORPLY_V.set_logical_path("HQMID");
    void'(add_field( LSP_DP_SCH_RORPLY_V ));

    LSP_DP_SCH_DIR_READY = new("LSP_DP_SCH_DIR_READY", "RO/V", 1, 18, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[18:18]"});
    LSP_DP_SCH_DIR_READY.set_powerwell("vcccfn_gated");
    LSP_DP_SCH_DIR_READY.set_rand_mode(0);
   LSP_DP_SCH_DIR_READY.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_DP_SCH_DIR_READY.set_logical_path("HQMID");
    void'(add_field( LSP_DP_SCH_DIR_READY ));

    LSP_DP_SCH_DIR_V = new("LSP_DP_SCH_DIR_V", "RO/V", 1, 19, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[19:19]"});
    LSP_DP_SCH_DIR_V.set_powerwell("vcccfn_gated");
    LSP_DP_SCH_DIR_V.set_rand_mode(0);
   LSP_DP_SCH_DIR_V.set_reset_signame("hqm_inp_gated_rst_n");
    LSP_DP_SCH_DIR_V.set_logical_path("HQMID");
    void'(add_field( LSP_DP_SCH_DIR_V ));

    ROP_DP_ENQ_READY = new("ROP_DP_ENQ_READY", "RO/V", 1, 20, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[20:20]"});
    ROP_DP_ENQ_READY.set_powerwell("vcccfn_gated");
    ROP_DP_ENQ_READY.set_rand_mode(0);
   ROP_DP_ENQ_READY.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_DP_ENQ_READY.set_logical_path("HQMID");
    void'(add_field( ROP_DP_ENQ_READY ));

    ROP_DP_ENQ_V = new("ROP_DP_ENQ_V", "RO/V", 1, 21, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[21:21]"});
    ROP_DP_ENQ_V.set_powerwell("vcccfn_gated");
    ROP_DP_ENQ_V.set_rand_mode(0);
   ROP_DP_ENQ_V.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_DP_ENQ_V.set_logical_path("HQMID");
    void'(add_field( ROP_DP_ENQ_V ));

    DQED_CHP_SCH_READY = new("DQED_CHP_SCH_READY", "RO/V", 1, 22, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[22:22]"});
    DQED_CHP_SCH_READY.set_powerwell("vcccfn_gated");
    DQED_CHP_SCH_READY.set_rand_mode(0);
   DQED_CHP_SCH_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DQED_CHP_SCH_READY.set_logical_path("HQMID");
    void'(add_field( DQED_CHP_SCH_READY ));

    DQED_CHP_SCH_V = new("DQED_CHP_SCH_V", "RO/V", 1, 23, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[23:23]"});
    DQED_CHP_SCH_V.set_powerwell("vcccfn_gated");
    DQED_CHP_SCH_V.set_rand_mode(0);
   DQED_CHP_SCH_V.set_reset_signame("hqm_inp_gated_rst_n");
    DQED_CHP_SCH_V.set_logical_path("HQMID");
    void'(add_field( DQED_CHP_SCH_V ));

    QED_AQED_ENQ_READY = new("QED_AQED_ENQ_READY", "RO/V", 1, 24, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[24:24]"});
    QED_AQED_ENQ_READY.set_powerwell("vcccfn_gated");
    QED_AQED_ENQ_READY.set_rand_mode(0);
   QED_AQED_ENQ_READY.set_reset_signame("hqm_inp_gated_rst_n");
    QED_AQED_ENQ_READY.set_logical_path("HQMID");
    void'(add_field( QED_AQED_ENQ_READY ));

    QED_AQED_ENQ_V = new("QED_AQED_ENQ_V", "RO/V", 1, 25, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[25:25]"});
    QED_AQED_ENQ_V.set_powerwell("vcccfn_gated");
    QED_AQED_ENQ_V.set_rand_mode(0);
   QED_AQED_ENQ_V.set_reset_signame("hqm_inp_gated_rst_n");
    QED_AQED_ENQ_V.set_logical_path("HQMID");
    void'(add_field( QED_AQED_ENQ_V ));

    QED_CHP_SCH_READY = new("QED_CHP_SCH_READY", "RO/V", 1, 26, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[26:26]"});
    QED_CHP_SCH_READY.set_powerwell("vcccfn_gated");
    QED_CHP_SCH_READY.set_rand_mode(0);
   QED_CHP_SCH_READY.set_reset_signame("hqm_inp_gated_rst_n");
    QED_CHP_SCH_READY.set_logical_path("HQMID");
    void'(add_field( QED_CHP_SCH_READY ));

    QED_CHP_SCH_V = new("QED_CHP_SCH_V", "RO/V", 1, 27, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[27:27]"});
    QED_CHP_SCH_V.set_powerwell("vcccfn_gated");
    QED_CHP_SCH_V.set_rand_mode(0);
   QED_CHP_SCH_V.set_reset_signame("hqm_inp_gated_rst_n");
    QED_CHP_SCH_V.set_logical_path("HQMID");
    void'(add_field( QED_CHP_SCH_V ));

    ROP_QED_ENQ_READY = new("ROP_QED_ENQ_READY", "RO/V", 1, 28, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[28:28]"});
    ROP_QED_ENQ_READY.set_powerwell("vcccfn_gated");
    ROP_QED_ENQ_READY.set_rand_mode(0);
   ROP_QED_ENQ_READY.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_QED_ENQ_READY.set_logical_path("HQMID");
    void'(add_field( ROP_QED_ENQ_READY ));

    ROP_QED_DQED_ENQ_V = new("ROP_QED_DQED_ENQ_V", "RO/V", 1, 29, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[29:29]"});
    ROP_QED_DQED_ENQ_V.set_powerwell("vcccfn_gated");
    ROP_QED_DQED_ENQ_V.set_rand_mode(0);
   ROP_QED_DQED_ENQ_V.set_reset_signame("hqm_inp_gated_rst_n");
    ROP_QED_DQED_ENQ_V.set_logical_path("HQMID");
    void'(add_field( ROP_QED_DQED_ENQ_V ));

    INT_IDLE = new("INT_IDLE", "RO/V", 1, 30, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[30:30]"});
    INT_IDLE.set_powerwell("vcccfn_gated");
    INT_IDLE.set_rand_mode(0);
   INT_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    INT_IDLE.set_logical_path("HQMID");
    void'(add_field( INT_IDLE ));

    RSVD0 = new("RSVD0", "RO/V", 1, 31, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[31:31]"});
    RSVD0.set_powerwell("vcccfn_gated");
    RSVD0.set_rand_mode(0);
   RSVD0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVD0.set_logical_path("HQMID");
    void'(add_field( RSVD0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg) 
endclass : hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field HOLD;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(HOLD, HOLD.desired)
     `RAL_FIELD_CP_16(HOLD, HOLD.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(HOLD, HOLD.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(HOLD, HOLD.actual)
     `RAL_FIELD_CP_16(HOLD, HOLD.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(HOLD, HOLD.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    HOLD = new("HOLD", "RO/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_hold.internal_f[31:0]"});
    HOLD.set_powerwell("vcccfn_gated");
    HOLD.set_rand_mode(0);
   HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    HOLD.set_logical_path("HQMID");
    void'(add_field( HOLD ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg) 
endclass : hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field QED_IDLE;
  sla_ral_field VALID;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(QED_IDLE, QED_IDLE.desired)
     `RAL_FIELD_CP_1(QED_IDLE, QED_IDLE.desired, 0)
     `RAL_FIELD_CP(VALID, VALID.desired)
     `RAL_FIELD_CP_16(VALID, VALID.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_15(VALID, VALID.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(QED_IDLE, QED_IDLE.actual)
     `RAL_FIELD_CP_1(QED_IDLE, QED_IDLE.actual, 0)
     `RAL_FIELD_CP(VALID, VALID.actual)
     `RAL_FIELD_CP_16(VALID, VALID.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_15(VALID, VALID.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    QED_IDLE = new("QED_IDLE", "RO/V", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[0:0]"});
    QED_IDLE.set_powerwell("vcccfn_gated");
    QED_IDLE.set_rand_mode(0);
   QED_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    QED_IDLE.set_logical_path("HQMID");
    void'(add_field( QED_IDLE ));

    VALID = new("VALID", "RO/V", 31, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[31:1]"});
    VALID.set_powerwell("vcccfn_gated");
    VALID.set_rand_mode(0);
   VALID.set_reset_signame("hqm_inp_gated_rst_n");
    VALID.set_logical_path("HQMID");
    void'(add_field( VALID ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg) 
endclass : hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNTER0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER0, COUNTER0.desired)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER0, COUNTER0.actual)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNTER0 = new("COUNTER0", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]"});
    COUNTER0.set_powerwell("vcccfn_gated");
    COUNTER0.set_rand_mode(0);
   COUNTER0.set_reset_signame("hqm_inp_gated_rst_n");
    COUNTER0.set_logical_path("HQMID");
    void'(add_field( COUNTER0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNTER1;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER1, COUNTER1.desired)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER1, COUNTER1.actual)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNTER1 = new("COUNTER1", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]"});
    COUNTER1.set_powerwell("vcccfn_gated");
    COUNTER1.set_rand_mode(0);
   COUNTER1.set_reset_signame("hqm_inp_gated_rst_n");
    COUNTER1.set_logical_path("HQMID");
    void'(add_field( COUNTER1 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COMPARE0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE0, COMPARE0.desired)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE0, COMPARE0.actual)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COMPARE0 = new("COMPARE0", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]"});
    COMPARE0.set_powerwell("vcccfn_gated");
    COMPARE0.set_rand_mode(0);
   COMPARE0.set_reset_signame("hqm_inp_gated_rst_n");
    COMPARE0.set_logical_path("HQMID");
    void'(add_field( COMPARE0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COMPARE1;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE1, COMPARE1.desired)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE1, COMPARE1.actual)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COMPARE1 = new("COMPARE1", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]"});
    COMPARE1.set_powerwell("vcccfn_gated");
    COMPARE1.set_rand_mode(0);
   COMPARE1.set_reset_signame("hqm_inp_gated_rst_n");
    COMPARE1.set_logical_path("HQMID");
    void'(add_field( COMPARE1 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field SMON_ENABLE;
  sla_ral_field SMON_0TRIGGER_ENABLE;
  sla_ral_field RSVZ0;
  sla_ral_field SMON0_FUNCTION;
  sla_ral_field SMON0_FUNCTION_COMPARE;
  sla_ral_field SMON1_FUNCTION;
  sla_ral_field SMON1_FUNCTION_COMPARE;
  sla_ral_field SMON_MODE;
  sla_ral_field STOPCOUNTEROVFL;
  sla_ral_field INTCOUNTEROVFL;
  sla_ral_field STATCOUNTER0OVFL;
  sla_ral_field STATCOUNTER1OVFL;
  sla_ral_field STOPTIMEROVFL;
  sla_ral_field INTTIMEROVFL;
  sla_ral_field STATTIMEROVFL;
  sla_ral_field RSVZ1;
  sla_ral_field TIMER_PRESCALE;
  sla_ral_field RSVZ2;
  sla_ral_field VERSION;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SMON_ENABLE, SMON_ENABLE.desired)
     `RAL_FIELD_CP_1(SMON_ENABLE, SMON_ENABLE.desired, 0)
     `RAL_FIELD_CP(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.desired)
     `RAL_FIELD_CP_1(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_2(RSVZ0, RSVZ0.desired, 0,1)
     `RAL_FIELD_CP(SMON0_FUNCTION, SMON0_FUNCTION.desired)
     `RAL_FIELD_CP_3(SMON0_FUNCTION, SMON0_FUNCTION.desired, 0,1,2)
     `RAL_FIELD_CP(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.desired)
     `RAL_FIELD_CP_1(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.desired, 0)
     `RAL_FIELD_CP(SMON1_FUNCTION, SMON1_FUNCTION.desired)
     `RAL_FIELD_CP_3(SMON1_FUNCTION, SMON1_FUNCTION.desired, 0,1,2)
     `RAL_FIELD_CP(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.desired)
     `RAL_FIELD_CP_1(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.desired, 0)
     `RAL_FIELD_CP(SMON_MODE, SMON_MODE.desired)
     `RAL_FIELD_CP_4(SMON_MODE, SMON_MODE.desired, 0,1,2,3)
     `RAL_FIELD_CP(STOPCOUNTEROVFL, STOPCOUNTEROVFL.desired)
     `RAL_FIELD_CP_1(STOPCOUNTEROVFL, STOPCOUNTEROVFL.desired, 0)
     `RAL_FIELD_CP(INTCOUNTEROVFL, INTCOUNTEROVFL.desired)
     `RAL_FIELD_CP_1(INTCOUNTEROVFL, INTCOUNTEROVFL.desired, 0)
     `RAL_FIELD_CP(STATCOUNTER0OVFL, STATCOUNTER0OVFL.desired)
     `RAL_FIELD_CP_1(STATCOUNTER0OVFL, STATCOUNTER0OVFL.desired, 0)
     `RAL_FIELD_CP(STATCOUNTER1OVFL, STATCOUNTER1OVFL.desired)
     `RAL_FIELD_CP_1(STATCOUNTER1OVFL, STATCOUNTER1OVFL.desired, 0)
     `RAL_FIELD_CP(STOPTIMEROVFL, STOPTIMEROVFL.desired)
     `RAL_FIELD_CP_1(STOPTIMEROVFL, STOPTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(INTTIMEROVFL, INTTIMEROVFL.desired)
     `RAL_FIELD_CP_1(INTTIMEROVFL, INTTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(STATTIMEROVFL, STATTIMEROVFL.desired)
     `RAL_FIELD_CP_1(STATTIMEROVFL, STATTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.desired, 0)
     `RAL_FIELD_CP(TIMER_PRESCALE, TIMER_PRESCALE.desired)
     `RAL_FIELD_CP_5(TIMER_PRESCALE, TIMER_PRESCALE.desired, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.desired)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.desired, 0)
     `RAL_FIELD_CP(VERSION, VERSION.desired)
     `RAL_FIELD_CP_2(VERSION, VERSION.desired, 0,1)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SMON_ENABLE, SMON_ENABLE.actual)
     `RAL_FIELD_CP_1(SMON_ENABLE, SMON_ENABLE.actual, 0)
     `RAL_FIELD_CP(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.actual)
     `RAL_FIELD_CP_1(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_2(RSVZ0, RSVZ0.actual, 0,1)
     `RAL_FIELD_CP(SMON0_FUNCTION, SMON0_FUNCTION.actual)
     `RAL_FIELD_CP_3(SMON0_FUNCTION, SMON0_FUNCTION.actual, 0,1,2)
     `RAL_FIELD_CP(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.actual)
     `RAL_FIELD_CP_1(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.actual, 0)
     `RAL_FIELD_CP(SMON1_FUNCTION, SMON1_FUNCTION.actual)
     `RAL_FIELD_CP_3(SMON1_FUNCTION, SMON1_FUNCTION.actual, 0,1,2)
     `RAL_FIELD_CP(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.actual)
     `RAL_FIELD_CP_1(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.actual, 0)
     `RAL_FIELD_CP(SMON_MODE, SMON_MODE.actual)
     `RAL_FIELD_CP_4(SMON_MODE, SMON_MODE.actual, 0,1,2,3)
     `RAL_FIELD_CP(STOPCOUNTEROVFL, STOPCOUNTEROVFL.actual)
     `RAL_FIELD_CP_1(STOPCOUNTEROVFL, STOPCOUNTEROVFL.actual, 0)
     `RAL_FIELD_CP(INTCOUNTEROVFL, INTCOUNTEROVFL.actual)
     `RAL_FIELD_CP_1(INTCOUNTEROVFL, INTCOUNTEROVFL.actual, 0)
     `RAL_FIELD_CP(STATCOUNTER0OVFL, STATCOUNTER0OVFL.actual)
     `RAL_FIELD_CP_1(STATCOUNTER0OVFL, STATCOUNTER0OVFL.actual, 0)
     `RAL_FIELD_CP(STATCOUNTER1OVFL, STATCOUNTER1OVFL.actual)
     `RAL_FIELD_CP_1(STATCOUNTER1OVFL, STATCOUNTER1OVFL.actual, 0)
     `RAL_FIELD_CP(STOPTIMEROVFL, STOPTIMEROVFL.actual)
     `RAL_FIELD_CP_1(STOPTIMEROVFL, STOPTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(INTTIMEROVFL, INTTIMEROVFL.actual)
     `RAL_FIELD_CP_1(INTTIMEROVFL, INTTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(STATTIMEROVFL, STATTIMEROVFL.actual)
     `RAL_FIELD_CP_1(STATTIMEROVFL, STATTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.actual, 0)
     `RAL_FIELD_CP(TIMER_PRESCALE, TIMER_PRESCALE.actual)
     `RAL_FIELD_CP_5(TIMER_PRESCALE, TIMER_PRESCALE.actual, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.actual)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.actual, 0)
     `RAL_FIELD_CP(VERSION, VERSION.actual)
     `RAL_FIELD_CP_2(VERSION, VERSION.actual, 0,1)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    SMON_ENABLE = new("SMON_ENABLE", "RW/V", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]"});
    SMON_ENABLE.set_powerwell("vcccfn_gated");
    SMON_ENABLE.set_rand_mode(0);
   SMON_ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_ENABLE.set_logical_path("HQMID");
    void'(add_field( SMON_ENABLE ));

    SMON_0TRIGGER_ENABLE = new("SMON_0TRIGGER_ENABLE", "RW/V", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]"});
    SMON_0TRIGGER_ENABLE.set_powerwell("vcccfn_gated");
    SMON_0TRIGGER_ENABLE.set_rand_mode(0);
   SMON_0TRIGGER_ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_0TRIGGER_ENABLE.set_logical_path("HQMID");
    void'(add_field( SMON_0TRIGGER_ENABLE ));

    RSVZ0 = new("RSVZ0", "RW/V", 2, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    SMON0_FUNCTION = new("SMON0_FUNCTION", "RW/V", 3, 4, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]"});
    SMON0_FUNCTION.set_powerwell("vcccfn_gated");
    SMON0_FUNCTION.set_rand_mode(0);
   SMON0_FUNCTION.set_reset_signame("hqm_inp_gated_rst_n");
    SMON0_FUNCTION.set_logical_path("HQMID");
    void'(add_field( SMON0_FUNCTION ));

    SMON0_FUNCTION_COMPARE = new("SMON0_FUNCTION_COMPARE", "RW/V", 1, 7, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]"});
    SMON0_FUNCTION_COMPARE.set_powerwell("vcccfn_gated");
    SMON0_FUNCTION_COMPARE.set_rand_mode(0);
   SMON0_FUNCTION_COMPARE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON0_FUNCTION_COMPARE.set_logical_path("HQMID");
    void'(add_field( SMON0_FUNCTION_COMPARE ));

    SMON1_FUNCTION = new("SMON1_FUNCTION", "RW/V", 3, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]"});
    SMON1_FUNCTION.set_powerwell("vcccfn_gated");
    SMON1_FUNCTION.set_rand_mode(0);
   SMON1_FUNCTION.set_reset_signame("hqm_inp_gated_rst_n");
    SMON1_FUNCTION.set_logical_path("HQMID");
    void'(add_field( SMON1_FUNCTION ));

    SMON1_FUNCTION_COMPARE = new("SMON1_FUNCTION_COMPARE", "RW/V", 1, 11, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]"});
    SMON1_FUNCTION_COMPARE.set_powerwell("vcccfn_gated");
    SMON1_FUNCTION_COMPARE.set_rand_mode(0);
   SMON1_FUNCTION_COMPARE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON1_FUNCTION_COMPARE.set_logical_path("HQMID");
    void'(add_field( SMON1_FUNCTION_COMPARE ));

    SMON_MODE = new("SMON_MODE", "RW/V", 4, 12, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]"});
    SMON_MODE.set_powerwell("vcccfn_gated");
    SMON_MODE.set_rand_mode(0);
   SMON_MODE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_MODE.set_logical_path("HQMID");
    void'(add_field( SMON_MODE ));

    STOPCOUNTEROVFL = new("STOPCOUNTEROVFL", "RW/V", 1, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]"});
    STOPCOUNTEROVFL.set_powerwell("vcccfn_gated");
    STOPCOUNTEROVFL.set_rand_mode(0);
   STOPCOUNTEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STOPCOUNTEROVFL.set_logical_path("HQMID");
    void'(add_field( STOPCOUNTEROVFL ));

    INTCOUNTEROVFL = new("INTCOUNTEROVFL", "RW/V", 1, 17, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]"});
    INTCOUNTEROVFL.set_powerwell("vcccfn_gated");
    INTCOUNTEROVFL.set_rand_mode(0);
   INTCOUNTEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    INTCOUNTEROVFL.set_logical_path("HQMID");
    void'(add_field( INTCOUNTEROVFL ));

    STATCOUNTER0OVFL = new("STATCOUNTER0OVFL", "RW/V", 1, 18, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]"});
    STATCOUNTER0OVFL.set_powerwell("vcccfn_gated");
    STATCOUNTER0OVFL.set_rand_mode(0);
   STATCOUNTER0OVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATCOUNTER0OVFL.set_logical_path("HQMID");
    void'(add_field( STATCOUNTER0OVFL ));

    STATCOUNTER1OVFL = new("STATCOUNTER1OVFL", "RW/V", 1, 19, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]"});
    STATCOUNTER1OVFL.set_powerwell("vcccfn_gated");
    STATCOUNTER1OVFL.set_rand_mode(0);
   STATCOUNTER1OVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATCOUNTER1OVFL.set_logical_path("HQMID");
    void'(add_field( STATCOUNTER1OVFL ));

    STOPTIMEROVFL = new("STOPTIMEROVFL", "RW/V", 1, 20, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]"});
    STOPTIMEROVFL.set_powerwell("vcccfn_gated");
    STOPTIMEROVFL.set_rand_mode(0);
   STOPTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STOPTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( STOPTIMEROVFL ));

    INTTIMEROVFL = new("INTTIMEROVFL", "RW/V", 1, 21, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]"});
    INTTIMEROVFL.set_powerwell("vcccfn_gated");
    INTTIMEROVFL.set_rand_mode(0);
   INTTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    INTTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( INTTIMEROVFL ));

    STATTIMEROVFL = new("STATTIMEROVFL", "RW/V", 1, 22, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]"});
    STATTIMEROVFL.set_powerwell("vcccfn_gated");
    STATTIMEROVFL.set_rand_mode(0);
   STATTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( STATTIMEROVFL ));

    RSVZ1 = new("RSVZ1", "RW/V", 1, 23, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    TIMER_PRESCALE = new("TIMER_PRESCALE", "RW/V", 5, 24, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]"});
    TIMER_PRESCALE.set_powerwell("vcccfn_gated");
    TIMER_PRESCALE.set_rand_mode(0);
   TIMER_PRESCALE.set_reset_signame("hqm_inp_gated_rst_n");
    TIMER_PRESCALE.set_logical_path("HQMID");
    void'(add_field( TIMER_PRESCALE ));

    RSVZ2 = new("RSVZ2", "RW/V", 1, 29, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]"});
    RSVZ2.set_powerwell("vcccfn_gated");
    RSVZ2.set_rand_mode(0);
   RSVZ2.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ2.set_logical_path("HQMID");
    void'(add_field( RSVZ2 ));

    VERSION = new("VERSION", "RO", 2, 30, {"NoSignal"});
    VERSION.set_powerwell("vcccfn_gated");
    VERSION.set_rand_mode(0);
   VERSION.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( VERSION ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MODE0;
  sla_ral_field MODE1;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE0, MODE0.desired)
     `RAL_FIELD_CP_8(MODE0, MODE0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(MODE1, MODE1.desired)
     `RAL_FIELD_CP_8(MODE1, MODE1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE0, MODE0.actual)
     `RAL_FIELD_CP_8(MODE0, MODE0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(MODE1, MODE1.actual)
     `RAL_FIELD_CP_8(MODE1, MODE1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MODE0 = new("MODE0", "RW/V", 8, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]"});
    MODE0.set_powerwell("vcccfn_gated");
    MODE0.set_rand_mode(0);
   MODE0.set_reset_signame("hqm_inp_gated_rst_n");
    MODE0.set_logical_path("HQMID");
    void'(add_field( MODE0 ));

    MODE1 = new("MODE1", "RW/V", 8, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]"});
    MODE1.set_powerwell("vcccfn_gated");
    MODE1.set_rand_mode(0);
   MODE1.set_reset_signame("hqm_inp_gated_rst_n");
    MODE1.set_logical_path("HQMID");
    void'(add_field( MODE1 ));

    RSVZ0 = new("RSVZ0", "RW", 16, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MAXVALUE;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MAXVALUE, MAXVALUE.desired)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MAXVALUE, MAXVALUE.actual)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MAXVALUE = new("MAXVALUE", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]"});
    MAXVALUE.set_powerwell("vcccfn_gated");
    MAXVALUE.set_rand_mode(0);
   MAXVALUE.set_reset_signame("hqm_inp_gated_rst_n");
    MAXVALUE.set_logical_path("HQMID");
    void'(add_field( MAXVALUE ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field TIMER;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(TIMER, TIMER.desired)
     `RAL_FIELD_CP_16(TIMER, TIMER.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(TIMER, TIMER.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(TIMER, TIMER.actual)
     `RAL_FIELD_CP_16(TIMER, TIMER.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(TIMER, TIMER.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    TIMER = new("TIMER", "RW/V", 32, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]"});
    TIMER.set_powerwell("vcccfn_gated");
    TIMER.set_rand_mode(0);
   TIMER.set_reset_signame("hqm_inp_gated_rst_n");
    TIMER.set_logical_path("HQMID");
    void'(add_field( TIMER ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field SYNDDATA;
  sla_ral_field SYNDTYPE;
  sla_ral_field SYNDVALID;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.desired)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.desired, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.desired)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.desired, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.desired)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.actual)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.actual, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.actual)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.actual, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.actual)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    SYNDDATA = new("SYNDDATA", "RO/V", 28, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
    SYNDDATA.set_powerwell("vcccfn_gated");
    SYNDDATA.set_rand_mode(0);
   SYNDDATA.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDDATA.set_logical_path("HQMID");
    void'(add_field( SYNDDATA ));

    SYNDTYPE = new("SYNDTYPE", "RO/V", 3, 28, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
    SYNDTYPE.set_powerwell("vcccfn_gated");
    SYNDTYPE.set_rand_mode(0);
   SYNDTYPE.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDTYPE.set_logical_path("HQMID");
    void'(add_field( SYNDTYPE ));

    SYNDVALID = new("SYNDVALID", "RW/1C/V", 1, 31, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]"});
    SYNDVALID.set_powerwell("vcccfn_gated");
    SYNDVALID.set_rand_mode(0);
   SYNDVALID.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDVALID.set_logical_path("HQMID");
    void'(add_field( SYNDVALID ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg) 
endclass : hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field PIPE_IDLE;
  sla_ral_field UNIT_IDLE;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(PIPE_IDLE, PIPE_IDLE.desired)
     `RAL_FIELD_CP_1(PIPE_IDLE, PIPE_IDLE.desired, 0)
     `RAL_FIELD_CP(UNIT_IDLE, UNIT_IDLE.desired)
     `RAL_FIELD_CP_1(UNIT_IDLE, UNIT_IDLE.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(PIPE_IDLE, PIPE_IDLE.actual)
     `RAL_FIELD_CP_1(PIPE_IDLE, PIPE_IDLE.actual, 0)
     `RAL_FIELD_CP(UNIT_IDLE, UNIT_IDLE.actual)
     `RAL_FIELD_CP_1(UNIT_IDLE, UNIT_IDLE.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    PIPE_IDLE = new("PIPE_IDLE", "RO/V", 1, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[0:0]"});
    PIPE_IDLE.set_powerwell("vcccfn_gated");
    PIPE_IDLE.set_rand_mode(0);
   PIPE_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    PIPE_IDLE.set_logical_path("HQMID");
    void'(add_field( PIPE_IDLE ));

    UNIT_IDLE = new("UNIT_IDLE", "RO/V", 1, 1, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[1:1]"});
    UNIT_IDLE.set_powerwell("vcccfn_gated");
    UNIT_IDLE.set_rand_mode(0);
   UNIT_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    UNIT_IDLE.set_logical_path("HQMID");
    void'(add_field( UNIT_IDLE ));

    RSVZ0 = new("RSVZ0", "RO/V", 30, 2, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[31:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg) 
endclass : hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MULTIPLIER;
  sla_ral_field THRESHOLD;
  sla_ral_field RSVZ0;
  sla_ral_field ENABLE;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MULTIPLIER, MULTIPLIER.desired)
     `RAL_FIELD_CP_5(MULTIPLIER, MULTIPLIER.desired, 0,1,2,3,4)
     `RAL_FIELD_CP(THRESHOLD, THRESHOLD.desired)
     `RAL_FIELD_CP_11(THRESHOLD, THRESHOLD.desired, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(ENABLE, ENABLE.desired)
     `RAL_FIELD_CP_1(ENABLE, ENABLE.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MULTIPLIER, MULTIPLIER.actual)
     `RAL_FIELD_CP_5(MULTIPLIER, MULTIPLIER.actual, 0,1,2,3,4)
     `RAL_FIELD_CP(THRESHOLD, THRESHOLD.actual)
     `RAL_FIELD_CP_11(THRESHOLD, THRESHOLD.actual, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(ENABLE, ENABLE.actual)
     `RAL_FIELD_CP_1(ENABLE, ENABLE.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MULTIPLIER = new("MULTIPLIER", "RO", 5, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[4:0]"});
    MULTIPLIER.set_powerwell("vcccfn_gated");
    MULTIPLIER.set_rand_mode(0);
   MULTIPLIER.set_reset_signame("hqm_inp_gated_rst_n");
    MULTIPLIER.set_logical_path("HQMID");
    void'(add_field( MULTIPLIER ));

    THRESHOLD = new("THRESHOLD", "RW", 11, 5, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[15:5]"});
    THRESHOLD.set_powerwell("vcccfn_gated");
    THRESHOLD.set_rand_mode(0);
   THRESHOLD.set_reset_signame("hqm_inp_gated_rst_n");
    THRESHOLD.set_logical_path("HQMID");
    void'(add_field( THRESHOLD ));

    RSVZ0 = new("RSVZ0", "RW/V", 15, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[30:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    ENABLE = new("ENABLE", "RW", 1, 31, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[31:31]"});
    ENABLE.set_powerwell("vcccfn_gated");
    ENABLE.set_rand_mode(0);
   ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    ENABLE.set_logical_path("HQMID");
    void'(add_field( ENABLE ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg) 
endclass : hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg

// ================================================

class hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field DELAY_CLOCKOFF;
  sla_ral_field DELAY_CLKOFF_BYPASS;
  sla_ral_field RSVZ1;
  sla_ral_field RSVZ0;
  sla_ral_field DISABLE_CLOCKOFF;

  // --------------------------
  `ovm_object_utils(hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DELAY_CLOCKOFF, DELAY_CLOCKOFF.desired)
     `RAL_FIELD_CP_8(DELAY_CLOCKOFF, DELAY_CLOCKOFF.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.desired)
     `RAL_FIELD_CP_6(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.desired, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.desired, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.desired)
     `RAL_FIELD_CP_1(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DELAY_CLOCKOFF, DELAY_CLOCKOFF.actual)
     `RAL_FIELD_CP_8(DELAY_CLOCKOFF, DELAY_CLOCKOFF.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.actual)
     `RAL_FIELD_CP_6(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.actual, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.actual, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.actual)
     `RAL_FIELD_CP_1(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    DELAY_CLOCKOFF = new("DELAY_CLOCKOFF", "RW", 8, 0, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[7:0]"});
    DELAY_CLOCKOFF.set_powerwell("vcccfn_gated");
    DELAY_CLOCKOFF.set_rand_mode(0);
   DELAY_CLOCKOFF.set_reset_signame("hqm_inp_gated_rst_n");
    DELAY_CLOCKOFF.set_logical_path("HQMID");
    void'(add_field( DELAY_CLOCKOFF ));

    DELAY_CLKOFF_BYPASS = new("DELAY_CLKOFF_BYPASS", "RW", 6, 8, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[13:8]"});
    DELAY_CLKOFF_BYPASS.set_powerwell("vcccfn_gated");
    DELAY_CLKOFF_BYPASS.set_rand_mode(0);
   DELAY_CLKOFF_BYPASS.set_reset_signame("hqm_inp_gated_rst_n");
    DELAY_CLKOFF_BYPASS.set_logical_path("HQMID");
    void'(add_field( DELAY_CLKOFF_BYPASS ));

    RSVZ1 = new("RSVZ1", "RW", 2, 14, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[15:14]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    RSVZ0 = new("RSVZ0", "RW", 15, 16, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[30:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    DISABLE_CLOCKOFF = new("DISABLE_CLOCKOFF", "RW", 1, 31, {"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[31:31]"});
    DISABLE_CLOCKOFF.set_powerwell("vcccfn_gated");
    DISABLE_CLOCKOFF.set_rand_mode(0);
   DISABLE_CLOCKOFF.set_reset_signame("hqm_inp_gated_rst_n");
    DISABLE_CLOCKOFF.set_logical_path("HQMID");
    void'(add_field( DISABLE_CLOCKOFF ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg) 
endclass : hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg

// ================================================

class hqm_qed_pipe_bridge_file extends sla_ral_file;

  rand hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg CFG_QED_CSR_CONTROL;
  rand hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg CFG_UNIT_VERSION;
  rand hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg CFG_2RDY1ISS_L;
  rand hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg CFG_2RDY1ISS_H;
  rand hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg CFG_2RDY2ISS_L;
  rand hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg CFG_2RDY2ISS_H;
  rand hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg CFG_3RDY1ISS_L;
  rand hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg CFG_3RDY1ISS_H;
  rand hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg CFG_3RDY2ISS_L;
  rand hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg CFG_3RDY2ISS_H;
  rand hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg CFG_CONTROL_GENERAL;
  rand hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg CFG_CONTROL_PIPELINE_CREDITS;
  rand hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg CFG_DIAGNOSTIC_AW_STATUS;
  rand hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg CFG_ERROR_INJECT;
  rand hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg CFG_HW_AGITATE_CONTROL;
  rand hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg CFG_HW_AGITATE_SELECT;
  rand hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg CFG_INTERFACE_STATUS;
  rand hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg CFG_PIPE_HEALTH_HOLD;
  rand hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg CFG_PIPE_HEALTH_VALID;
  rand hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg CFG_SMON_ACTIVITYCOUNTER0;
  rand hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg CFG_SMON_ACTIVITYCOUNTER1;
  rand hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg CFG_SMON_COMPARE0;
  rand hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg CFG_SMON_COMPARE1;
  rand hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg CFG_SMON_CONFIGURATION0;
  rand hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg CFG_SMON_CONFIGURATION1;
  rand hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg CFG_SMON_MAXIMUM_TIMER;
  rand hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg CFG_SMON_TIMER;
  rand hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg CFG_SYNDROME_00;
  rand hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg CFG_UNIT_IDLE;
  rand hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg CFG_UNIT_TIMEOUT;
  rand hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg CFG_PATCH_CONTROL;

  `ovm_component_utils(hqm_qed_pipe_bridge_file)

  function new(string n, ovm_component p);
    super.new(n,p);
  endfunction

  // --------------------------
  function void build();
    regfilename = this.get_name();

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_QED_CSR_CONTROL";
    `endif
    CFG_QED_CSR_CONTROL = hqm_qed_pipe_bridge_CFG_QED_CSR_CONTROL_reg::type_id::create("CFG_QED_CSR_CONTROL", this);
    CFG_QED_CSR_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000000, 32, 32'b00000000000000000000000000000000);
    CFG_QED_CSR_CONTROL.set_space_addr("MSG", 28'h4000000);
    CFG_QED_CSR_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_QED_CSR_CONTROL.set_space_addr("MEM-SB",28'h4000000);
    CFG_QED_CSR_CONTROL.set_space_addr("MEM", 28'h4000000);
      CFG_QED_CSR_CONTROL.set_space("MEM");
      CFG_QED_CSR_CONTROL.set_msg_opcode("MEM-SB");
      CFG_QED_CSR_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_QED_CSR_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_QED_CSR_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QED_CSR_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_QED_CSR_CONTROL.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QED_CSR_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_QED_CSR_CONTROL:dont_test") ) CFG_QED_CSR_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_QED_CSR_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_QED_CSR_CONTROL"));
      end
   CFG_QED_CSR_CONTROL.INT_COR_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[0:0]"});
   CFG_QED_CSR_CONTROL.INT_COR_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[1:1]"});
   CFG_QED_CSR_CONTROL.INT_UNCR_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[2:2]"});
   CFG_QED_CSR_CONTROL.INT_UNC_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[3:3]"});
   CFG_QED_CSR_CONTROL.INT_INF0_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[4:4]"});
   CFG_QED_CSR_CONTROL.INT_INF0_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[5:5]"});
   CFG_QED_CSR_CONTROL.INT_INF1_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[6:6]"});
   CFG_QED_CSR_CONTROL.INT_INF1_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[7:7]"});
   CFG_QED_CSR_CONTROL.INT_INF2_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[8:8]"});
   CFG_QED_CSR_CONTROL.INT_INF2_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[9:9]"});
   CFG_QED_CSR_CONTROL.INT_INF3_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[10:10]"});
   CFG_QED_CSR_CONTROL.INT_INF3_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[11:11]"});
   CFG_QED_CSR_CONTROL.INT_INF4_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[12:12]"});
   CFG_QED_CSR_CONTROL.INT_INF4_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[13:13]"});
   CFG_QED_CSR_CONTROL.INT_INF5_ALARM_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[14:14]"});
   CFG_QED_CSR_CONTROL.INT_INF5_SYND_DIS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[15:15]"});
   CFG_QED_CSR_CONTROL.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_VERSION";
    `endif
    CFG_UNIT_VERSION = hqm_qed_pipe_bridge_CFG_UNIT_VERSION_reg::type_id::create("CFG_UNIT_VERSION", this);
    CFG_UNIT_VERSION.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000004, 32, 32'b00000001000000000000000000000000);
    CFG_UNIT_VERSION.set_space_addr("MSG", 28'h4000004);
    CFG_UNIT_VERSION.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_VERSION.set_space_addr("MEM-SB",28'h4000004);
    CFG_UNIT_VERSION.set_space_addr("MEM", 28'h4000004);
      CFG_UNIT_VERSION.set_space("MEM");
      CFG_UNIT_VERSION.set_msg_opcode("MEM-SB");
      CFG_UNIT_VERSION.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_VERSION.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_VERSION.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_VERSION.set_user_attribute("diag_reg", "0");
      CFG_UNIT_VERSION.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_UNIT_VERSION.set_user_attribute("SubnetPortID", "8'h00");
      CFG_UNIT_VERSION.set_test_reg(0);
      if ( $test$plusargs("CFG_UNIT_VERSION:dont_test") ) CFG_UNIT_VERSION.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_VERSION )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_VERSION"));
      end
   CFG_UNIT_VERSION.UNIT_VERSION.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_version.status[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_2RDY1ISS_L";
    `endif
    CFG_2RDY1ISS_L = hqm_qed_pipe_bridge_CFG_2RDY1ISS_L_reg::type_id::create("CFG_2RDY1ISS_L", this);
    CFG_2RDY1ISS_L.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000008, 32, 32'b00000000000000000000000000000000);
    CFG_2RDY1ISS_L.set_space_addr("MSG", 28'h4000008);
    CFG_2RDY1ISS_L.set_space_addr("msg_bus_port", 'h21);
    CFG_2RDY1ISS_L.set_space_addr("MEM-SB",28'h4000008);
    CFG_2RDY1ISS_L.set_space_addr("MEM", 28'h4000008);
      CFG_2RDY1ISS_L.set_space("MEM");
      CFG_2RDY1ISS_L.set_msg_opcode("MEM-SB");
      CFG_2RDY1ISS_L.set_fid(4'h0, "MEM-SB");
  	CFG_2RDY1ISS_L.set_bar(4'h2, "MEM-SB");
      CFG_2RDY1ISS_L.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_2RDY1ISS_L.set_user_attribute("diag_reg", "0");
      CFG_2RDY1ISS_L.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_2RDY1ISS_L.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_2RDY1ISS_L:dont_test") ) CFG_2RDY1ISS_L.set_test_reg(1'b0);
      if (!add_reg( CFG_2RDY1ISS_L )) begin
        `sla_error(get_name(), ("Could not add register CFG_2RDY1ISS_L"));
      end
   CFG_2RDY1ISS_L.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_2RDY1ISS_H";
    `endif
    CFG_2RDY1ISS_H = hqm_qed_pipe_bridge_CFG_2RDY1ISS_H_reg::type_id::create("CFG_2RDY1ISS_H", this);
    CFG_2RDY1ISS_H.set_cfg(16'h0, 16'h0, 16'h0, 28'h400000C, 32, 32'b00000000000000000000000000000000);
    CFG_2RDY1ISS_H.set_space_addr("MSG", 28'h400000C);
    CFG_2RDY1ISS_H.set_space_addr("msg_bus_port", 'h21);
    CFG_2RDY1ISS_H.set_space_addr("MEM-SB",28'h400000C);
    CFG_2RDY1ISS_H.set_space_addr("MEM", 28'h400000C);
      CFG_2RDY1ISS_H.set_space("MEM");
      CFG_2RDY1ISS_H.set_msg_opcode("MEM-SB");
      CFG_2RDY1ISS_H.set_fid(4'h0, "MEM-SB");
  	CFG_2RDY1ISS_H.set_bar(4'h2, "MEM-SB");
      CFG_2RDY1ISS_H.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_2RDY1ISS_H.set_user_attribute("diag_reg", "0");
      CFG_2RDY1ISS_H.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_2RDY1ISS_H.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_2RDY1ISS_H:dont_test") ) CFG_2RDY1ISS_H.set_test_reg(1'b0);
      if (!add_reg( CFG_2RDY1ISS_H )) begin
        `sla_error(get_name(), ("Could not add register CFG_2RDY1ISS_H"));
      end
   CFG_2RDY1ISS_H.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[63:32]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_2RDY2ISS_L";
    `endif
    CFG_2RDY2ISS_L = hqm_qed_pipe_bridge_CFG_2RDY2ISS_L_reg::type_id::create("CFG_2RDY2ISS_L", this);
    CFG_2RDY2ISS_L.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000010, 32, 32'b00000000000000000000000000000000);
    CFG_2RDY2ISS_L.set_space_addr("MSG", 28'h4000010);
    CFG_2RDY2ISS_L.set_space_addr("msg_bus_port", 'h21);
    CFG_2RDY2ISS_L.set_space_addr("MEM-SB",28'h4000010);
    CFG_2RDY2ISS_L.set_space_addr("MEM", 28'h4000010);
      CFG_2RDY2ISS_L.set_space("MEM");
      CFG_2RDY2ISS_L.set_msg_opcode("MEM-SB");
      CFG_2RDY2ISS_L.set_fid(4'h0, "MEM-SB");
  	CFG_2RDY2ISS_L.set_bar(4'h2, "MEM-SB");
      CFG_2RDY2ISS_L.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_2RDY2ISS_L.set_user_attribute("diag_reg", "0");
      CFG_2RDY2ISS_L.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_2RDY2ISS_L.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_2RDY2ISS_L:dont_test") ) CFG_2RDY2ISS_L.set_test_reg(1'b0);
      if (!add_reg( CFG_2RDY2ISS_L )) begin
        `sla_error(get_name(), ("Could not add register CFG_2RDY2ISS_L"));
      end
   CFG_2RDY2ISS_L.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_2RDY2ISS_H";
    `endif
    CFG_2RDY2ISS_H = hqm_qed_pipe_bridge_CFG_2RDY2ISS_H_reg::type_id::create("CFG_2RDY2ISS_H", this);
    CFG_2RDY2ISS_H.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000014, 32, 32'b00000000000000000000000000000000);
    CFG_2RDY2ISS_H.set_space_addr("MSG", 28'h4000014);
    CFG_2RDY2ISS_H.set_space_addr("msg_bus_port", 'h21);
    CFG_2RDY2ISS_H.set_space_addr("MEM-SB",28'h4000014);
    CFG_2RDY2ISS_H.set_space_addr("MEM", 28'h4000014);
      CFG_2RDY2ISS_H.set_space("MEM");
      CFG_2RDY2ISS_H.set_msg_opcode("MEM-SB");
      CFG_2RDY2ISS_H.set_fid(4'h0, "MEM-SB");
  	CFG_2RDY2ISS_H.set_bar(4'h2, "MEM-SB");
      CFG_2RDY2ISS_H.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_2RDY2ISS_H.set_user_attribute("diag_reg", "0");
      CFG_2RDY2ISS_H.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_2RDY2ISS_H.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_2RDY2ISS_H:dont_test") ) CFG_2RDY2ISS_H.set_test_reg(1'b0);
      if (!add_reg( CFG_2RDY2ISS_H )) begin
        `sla_error(get_name(), ("Could not add register CFG_2RDY2ISS_H"));
      end
   CFG_2RDY2ISS_H.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[63:32]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_3RDY1ISS_L";
    `endif
    CFG_3RDY1ISS_L = hqm_qed_pipe_bridge_CFG_3RDY1ISS_L_reg::type_id::create("CFG_3RDY1ISS_L", this);
    CFG_3RDY1ISS_L.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000018, 32, 32'b00000000000000000000000000000000);
    CFG_3RDY1ISS_L.set_space_addr("MSG", 28'h4000018);
    CFG_3RDY1ISS_L.set_space_addr("msg_bus_port", 'h21);
    CFG_3RDY1ISS_L.set_space_addr("MEM-SB",28'h4000018);
    CFG_3RDY1ISS_L.set_space_addr("MEM", 28'h4000018);
      CFG_3RDY1ISS_L.set_space("MEM");
      CFG_3RDY1ISS_L.set_msg_opcode("MEM-SB");
      CFG_3RDY1ISS_L.set_fid(4'h0, "MEM-SB");
  	CFG_3RDY1ISS_L.set_bar(4'h2, "MEM-SB");
      CFG_3RDY1ISS_L.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_3RDY1ISS_L.set_user_attribute("diag_reg", "0");
      CFG_3RDY1ISS_L.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_3RDY1ISS_L.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_3RDY1ISS_L:dont_test") ) CFG_3RDY1ISS_L.set_test_reg(1'b0);
      if (!add_reg( CFG_3RDY1ISS_L )) begin
        `sla_error(get_name(), ("Could not add register CFG_3RDY1ISS_L"));
      end
   CFG_3RDY1ISS_L.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_3RDY1ISS_H";
    `endif
    CFG_3RDY1ISS_H = hqm_qed_pipe_bridge_CFG_3RDY1ISS_H_reg::type_id::create("CFG_3RDY1ISS_H", this);
    CFG_3RDY1ISS_H.set_cfg(16'h0, 16'h0, 16'h0, 28'h400001C, 32, 32'b00000000000000000000000000000000);
    CFG_3RDY1ISS_H.set_space_addr("MSG", 28'h400001C);
    CFG_3RDY1ISS_H.set_space_addr("msg_bus_port", 'h21);
    CFG_3RDY1ISS_H.set_space_addr("MEM-SB",28'h400001C);
    CFG_3RDY1ISS_H.set_space_addr("MEM", 28'h400001C);
      CFG_3RDY1ISS_H.set_space("MEM");
      CFG_3RDY1ISS_H.set_msg_opcode("MEM-SB");
      CFG_3RDY1ISS_H.set_fid(4'h0, "MEM-SB");
  	CFG_3RDY1ISS_H.set_bar(4'h2, "MEM-SB");
      CFG_3RDY1ISS_H.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_3RDY1ISS_H.set_user_attribute("diag_reg", "0");
      CFG_3RDY1ISS_H.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_3RDY1ISS_H.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_3RDY1ISS_H:dont_test") ) CFG_3RDY1ISS_H.set_test_reg(1'b0);
      if (!add_reg( CFG_3RDY1ISS_H )) begin
        `sla_error(get_name(), ("Could not add register CFG_3RDY1ISS_H"));
      end
   CFG_3RDY1ISS_H.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[63:32]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_3RDY2ISS_L";
    `endif
    CFG_3RDY2ISS_L = hqm_qed_pipe_bridge_CFG_3RDY2ISS_L_reg::type_id::create("CFG_3RDY2ISS_L", this);
    CFG_3RDY2ISS_L.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000020, 32, 32'b00000000000000000000000000000000);
    CFG_3RDY2ISS_L.set_space_addr("MSG", 28'h4000020);
    CFG_3RDY2ISS_L.set_space_addr("msg_bus_port", 'h21);
    CFG_3RDY2ISS_L.set_space_addr("MEM-SB",28'h4000020);
    CFG_3RDY2ISS_L.set_space_addr("MEM", 28'h4000020);
      CFG_3RDY2ISS_L.set_space("MEM");
      CFG_3RDY2ISS_L.set_msg_opcode("MEM-SB");
      CFG_3RDY2ISS_L.set_fid(4'h0, "MEM-SB");
  	CFG_3RDY2ISS_L.set_bar(4'h2, "MEM-SB");
      CFG_3RDY2ISS_L.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_3RDY2ISS_L.set_user_attribute("diag_reg", "0");
      CFG_3RDY2ISS_L.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_3RDY2ISS_L.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_3RDY2ISS_L:dont_test") ) CFG_3RDY2ISS_L.set_test_reg(1'b0);
      if (!add_reg( CFG_3RDY2ISS_L )) begin
        `sla_error(get_name(), ("Could not add register CFG_3RDY2ISS_L"));
      end
   CFG_3RDY2ISS_L.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_3RDY2ISS_H";
    `endif
    CFG_3RDY2ISS_H = hqm_qed_pipe_bridge_CFG_3RDY2ISS_H_reg::type_id::create("CFG_3RDY2ISS_H", this);
    CFG_3RDY2ISS_H.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000024, 32, 32'b00000000000000000000000000000000);
    CFG_3RDY2ISS_H.set_space_addr("MSG", 28'h4000024);
    CFG_3RDY2ISS_H.set_space_addr("msg_bus_port", 'h21);
    CFG_3RDY2ISS_H.set_space_addr("MEM-SB",28'h4000024);
    CFG_3RDY2ISS_H.set_space_addr("MEM", 28'h4000024);
      CFG_3RDY2ISS_H.set_space("MEM");
      CFG_3RDY2ISS_H.set_msg_opcode("MEM-SB");
      CFG_3RDY2ISS_H.set_fid(4'h0, "MEM-SB");
  	CFG_3RDY2ISS_H.set_bar(4'h2, "MEM-SB");
      CFG_3RDY2ISS_H.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_3RDY2ISS_H.set_user_attribute("diag_reg", "0");
      CFG_3RDY2ISS_H.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_3RDY2ISS_H.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_3RDY2ISS_H:dont_test") ) CFG_3RDY2ISS_H.set_test_reg(1'b0);
      if (!add_reg( CFG_3RDY2ISS_H )) begin
        `sla_error(get_name(), ("Could not add register CFG_3RDY2ISS_H"));
      end
   CFG_3RDY2ISS_H.COUNT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[63:32]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_GENERAL";
    `endif
    CFG_CONTROL_GENERAL = hqm_qed_pipe_bridge_CFG_CONTROL_GENERAL_reg::type_id::create("CFG_CONTROL_GENERAL", this);
    CFG_CONTROL_GENERAL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000000, 32, 32'b00000000000000000000000000000000);
    CFG_CONTROL_GENERAL.set_space_addr("MSG", 32'h0C000000);
    CFG_CONTROL_GENERAL.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_GENERAL.set_space_addr("MEM-SB",28'hC000000);
    CFG_CONTROL_GENERAL.set_space_addr("MEM", 32'h0C000000);
      CFG_CONTROL_GENERAL.set_space("MEM");
      CFG_CONTROL_GENERAL.set_msg_opcode("MEM-SB");
      CFG_CONTROL_GENERAL.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_GENERAL.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_GENERAL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_GENERAL.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_GENERAL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_CONTROL_GENERAL.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_GENERAL:dont_test") ) CFG_CONTROL_GENERAL.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_GENERAL )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_GENERAL"));
      end
   CFG_CONTROL_GENERAL.CHICKEN_SIM.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[0:0]"});
   CFG_CONTROL_GENERAL.CHICKEN_STRICT.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[1:1]"});
   CFG_CONTROL_GENERAL.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[7:2]"});
   CFG_CONTROL_GENERAL.RSVZ1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[8:8]"});
   CFG_CONTROL_GENERAL.RSVZ2.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[31:9]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_PIPELINE_CREDITS";
    `endif
    CFG_CONTROL_PIPELINE_CREDITS = hqm_qed_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg::type_id::create("CFG_CONTROL_PIPELINE_CREDITS", this);
    CFG_CONTROL_PIPELINE_CREDITS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000004, 32, 32'b00000000000000000000000010001000);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MSG", 32'h0C000004);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MEM-SB",28'hC000004);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MEM", 32'h0C000004);
      CFG_CONTROL_PIPELINE_CREDITS.set_space("MEM");
      CFG_CONTROL_PIPELINE_CREDITS.set_msg_opcode("MEM-SB");
      CFG_CONTROL_PIPELINE_CREDITS.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_PIPELINE_CREDITS.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_PIPELINE_CREDITS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_PIPELINE_CREDITS:dont_test") ) CFG_CONTROL_PIPELINE_CREDITS.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_PIPELINE_CREDITS )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_PIPELINE_CREDITS"));
      end
   CFG_CONTROL_PIPELINE_CREDITS.LCREDITS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[3:0]"});
   CFG_CONTROL_PIPELINE_CREDITS.DCREDITS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[7:4]"});
   CFG_CONTROL_PIPELINE_CREDITS.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[31:8]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DIAGNOSTIC_AW_STATUS";
    `endif
    CFG_DIAGNOSTIC_AW_STATUS = hqm_qed_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg::type_id::create("CFG_DIAGNOSTIC_AW_STATUS", this);
    CFG_DIAGNOSTIC_AW_STATUS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000008, 32, 32'b00000010000000000000000001000000);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MSG", 32'h0C000008);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("msg_bus_port", 'h21);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MEM-SB",28'hC000008);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MEM", 32'h0C000008);
      CFG_DIAGNOSTIC_AW_STATUS.set_space("MEM");
      CFG_DIAGNOSTIC_AW_STATUS.set_msg_opcode("MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS.set_fid(4'h0, "MEM-SB");
  	CFG_DIAGNOSTIC_AW_STATUS.set_bar(4'h2, "MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("diag_reg", "0");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DIAGNOSTIC_AW_STATUS:dont_test") ) CFG_DIAGNOSTIC_AW_STATUS.set_test_reg(1'b0);
      if (!add_reg( CFG_DIAGNOSTIC_AW_STATUS )) begin
        `sla_error(get_name(), ("Could not add register CFG_DIAGNOSTIC_AW_STATUS"));
      end
   CFG_DIAGNOSTIC_AW_STATUS.INT_STATUS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_diagnostic_aw_status.status[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_ERROR_INJECT";
    `endif
    CFG_ERROR_INJECT = hqm_qed_pipe_bridge_CFG_ERROR_INJECT_reg::type_id::create("CFG_ERROR_INJECT", this);
    CFG_ERROR_INJECT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00000C, 32, 32'b00000000000000000000000000000000);
    CFG_ERROR_INJECT.set_space_addr("MSG", 32'h0C00000C);
    CFG_ERROR_INJECT.set_space_addr("msg_bus_port", 'h21);
    CFG_ERROR_INJECT.set_space_addr("MEM-SB",28'hC00000C);
    CFG_ERROR_INJECT.set_space_addr("MEM", 32'h0C00000C);
      CFG_ERROR_INJECT.set_space("MEM");
      CFG_ERROR_INJECT.set_msg_opcode("MEM-SB");
      CFG_ERROR_INJECT.set_fid(4'h0, "MEM-SB");
  	CFG_ERROR_INJECT.set_bar(4'h2, "MEM-SB");
      CFG_ERROR_INJECT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_ERROR_INJECT.set_user_attribute("diag_reg", "0");
      CFG_ERROR_INJECT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_ERROR_INJECT.set_user_attribute("SubnetPortID", "8'h00");
      CFG_ERROR_INJECT.set_test_reg(0);
      if ( $test$plusargs("CFG_ERROR_INJECT:dont_test") ) CFG_ERROR_INJECT.set_test_reg(1'b0);
      if (!add_reg( CFG_ERROR_INJECT )) begin
        `sla_error(get_name(), ("Could not add register CFG_ERROR_INJECT"));
      end
   CFG_ERROR_INJECT.NALB_QED.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[0:0]"});
   CFG_ERROR_INJECT.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[31:1]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_HW_AGITATE_CONTROL";
    `endif
    CFG_HW_AGITATE_CONTROL = hqm_qed_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg::type_id::create("CFG_HW_AGITATE_CONTROL", this);
    CFG_HW_AGITATE_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000010, 32, 32'b00000000000000000000000000000000);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MSG", 32'h0C000010);
    CFG_HW_AGITATE_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MEM-SB",28'hC000010);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MEM", 32'h0C000010);
      CFG_HW_AGITATE_CONTROL.set_space("MEM");
      CFG_HW_AGITATE_CONTROL.set_msg_opcode("MEM-SB");
      CFG_HW_AGITATE_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_HW_AGITATE_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_HW_AGITATE_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      CFG_HW_AGITATE_CONTROL.set_test_reg(0);
      if ( $test$plusargs("CFG_HW_AGITATE_CONTROL:dont_test") ) CFG_HW_AGITATE_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_HW_AGITATE_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_HW_AGITATE_CONTROL"));
      end
   CFG_HW_AGITATE_CONTROL.MODE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[1:0]"});
   CFG_HW_AGITATE_CONTROL.DUTY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[4:2]"});
   CFG_HW_AGITATE_CONTROL.PERIOD.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[15:5]"});
   CFG_HW_AGITATE_CONTROL.PROB1ST.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[23:16]"});
   CFG_HW_AGITATE_CONTROL.PROB2ND.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_control.internal_f[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_HW_AGITATE_SELECT";
    `endif
    CFG_HW_AGITATE_SELECT = hqm_qed_pipe_bridge_CFG_HW_AGITATE_SELECT_reg::type_id::create("CFG_HW_AGITATE_SELECT", this);
    CFG_HW_AGITATE_SELECT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000014, 32, 32'b00000000000000000000000000000000);
    CFG_HW_AGITATE_SELECT.set_space_addr("MSG", 32'h0C000014);
    CFG_HW_AGITATE_SELECT.set_space_addr("msg_bus_port", 'h21);
    CFG_HW_AGITATE_SELECT.set_space_addr("MEM-SB",28'hC000014);
    CFG_HW_AGITATE_SELECT.set_space_addr("MEM", 32'h0C000014);
      CFG_HW_AGITATE_SELECT.set_space("MEM");
      CFG_HW_AGITATE_SELECT.set_msg_opcode("MEM-SB");
      CFG_HW_AGITATE_SELECT.set_fid(4'h0, "MEM-SB");
  	CFG_HW_AGITATE_SELECT.set_bar(4'h2, "MEM-SB");
      CFG_HW_AGITATE_SELECT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_HW_AGITATE_SELECT.set_user_attribute("diag_reg", "0");
      CFG_HW_AGITATE_SELECT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_HW_AGITATE_SELECT.set_user_attribute("SubnetPortID", "8'h00");
      CFG_HW_AGITATE_SELECT.set_test_reg(0);
      if ( $test$plusargs("CFG_HW_AGITATE_SELECT:dont_test") ) CFG_HW_AGITATE_SELECT.set_test_reg(1'b0);
      if (!add_reg( CFG_HW_AGITATE_SELECT )) begin
        `sla_error(get_name(), ("Could not add register CFG_HW_AGITATE_SELECT"));
      end
   CFG_HW_AGITATE_SELECT.AGG_IF_00.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[0:0]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_01.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[1:1]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_02.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[2:2]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_03.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[3:3]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_04.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[4:4]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_05.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[5:5]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_06.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[6:6]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_07.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[7:7]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_08.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[8:8]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_09.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[9:9]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_10.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[10:10]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_11.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[11:11]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_12.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[12:12]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_13.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[13:13]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_14.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[14:14]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_15.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[15:15]"});
   CFG_HW_AGITATE_SELECT.RSVZ.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_hw_agitate_select.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_INTERFACE_STATUS";
    `endif
    CFG_INTERFACE_STATUS = hqm_qed_pipe_bridge_CFG_INTERFACE_STATUS_reg::type_id::create("CFG_INTERFACE_STATUS", this);
    CFG_INTERFACE_STATUS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000018, 32, 32'b01010101010101010101010101010101);
    CFG_INTERFACE_STATUS.set_space_addr("MSG", 32'h0C000018);
    CFG_INTERFACE_STATUS.set_space_addr("msg_bus_port", 'h21);
    CFG_INTERFACE_STATUS.set_space_addr("MEM-SB",28'hC000018);
    CFG_INTERFACE_STATUS.set_space_addr("MEM", 32'h0C000018);
      CFG_INTERFACE_STATUS.set_space("MEM");
      CFG_INTERFACE_STATUS.set_msg_opcode("MEM-SB");
      CFG_INTERFACE_STATUS.set_fid(4'h0, "MEM-SB");
  	CFG_INTERFACE_STATUS.set_bar(4'h2, "MEM-SB");
      CFG_INTERFACE_STATUS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_INTERFACE_STATUS.set_user_attribute("diag_reg", "0");
      CFG_INTERFACE_STATUS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_INTERFACE_STATUS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_INTERFACE_STATUS:dont_test") ) CFG_INTERFACE_STATUS.set_test_reg(1'b0);
      if (!add_reg( CFG_INTERFACE_STATUS )) begin
        `sla_error(get_name(), ("Could not add register CFG_INTERFACE_STATUS"));
      end
   CFG_INTERFACE_STATUS.NALB_LSP_ENQ_RORPLY_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[0:0]"});
   CFG_INTERFACE_STATUS.NALB_LSP_ENQ_RORPLY_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[1:1]"});
   CFG_INTERFACE_STATUS.NALB_LSP_ENQ_LB_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[2:2]"});
   CFG_INTERFACE_STATUS.NALB_LSP_ENQ_LB_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[3:3]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_ATQ_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[4:4]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_ATQ_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[5:5]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_RORPLY_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[6:6]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_RORPLY_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[7:7]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_UNOORD_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[8:8]"});
   CFG_INTERFACE_STATUS.LSP_NALB_SCH_UNOORD_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[9:9]"});
   CFG_INTERFACE_STATUS.ROP_NALB_ENQ_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[10:10]"});
   CFG_INTERFACE_STATUS.ROP_NALB_ENQ_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[11:11]"});
   CFG_INTERFACE_STATUS.DP_LSP_ENQ_RORPLY_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[12:12]"});
   CFG_INTERFACE_STATUS.DP_LSP_ENQ_RORPLY_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[13:13]"});
   CFG_INTERFACE_STATUS.DP_LSP_ENQ_DIR_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[14:14]"});
   CFG_INTERFACE_STATUS.DP_LSP_ENQ_DIR_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[15:15]"});
   CFG_INTERFACE_STATUS.LSP_DP_SCH_RORPLY_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[16:16]"});
   CFG_INTERFACE_STATUS.LSP_DP_SCH_RORPLY_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[17:17]"});
   CFG_INTERFACE_STATUS.LSP_DP_SCH_DIR_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[18:18]"});
   CFG_INTERFACE_STATUS.LSP_DP_SCH_DIR_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[19:19]"});
   CFG_INTERFACE_STATUS.ROP_DP_ENQ_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[20:20]"});
   CFG_INTERFACE_STATUS.ROP_DP_ENQ_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[21:21]"});
   CFG_INTERFACE_STATUS.DQED_CHP_SCH_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[22:22]"});
   CFG_INTERFACE_STATUS.DQED_CHP_SCH_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[23:23]"});
   CFG_INTERFACE_STATUS.QED_AQED_ENQ_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[24:24]"});
   CFG_INTERFACE_STATUS.QED_AQED_ENQ_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[25:25]"});
   CFG_INTERFACE_STATUS.QED_CHP_SCH_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[26:26]"});
   CFG_INTERFACE_STATUS.QED_CHP_SCH_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[27:27]"});
   CFG_INTERFACE_STATUS.ROP_QED_ENQ_READY.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[28:28]"});
   CFG_INTERFACE_STATUS.ROP_QED_DQED_ENQ_V.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[29:29]"});
   CFG_INTERFACE_STATUS.INT_IDLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[30:30]"});
   CFG_INTERFACE_STATUS.RSVD0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PIPE_HEALTH_HOLD";
    `endif
    CFG_PIPE_HEALTH_HOLD = hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_HOLD_reg::type_id::create("CFG_PIPE_HEALTH_HOLD", this);
    CFG_PIPE_HEALTH_HOLD.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00001C, 32, 32'b00000000000000000000000000000000);
    CFG_PIPE_HEALTH_HOLD.set_space_addr("MSG", 32'h0C00001C);
    CFG_PIPE_HEALTH_HOLD.set_space_addr("msg_bus_port", 'h21);
    CFG_PIPE_HEALTH_HOLD.set_space_addr("MEM-SB",28'hC00001C);
    CFG_PIPE_HEALTH_HOLD.set_space_addr("MEM", 32'h0C00001C);
      CFG_PIPE_HEALTH_HOLD.set_space("MEM");
      CFG_PIPE_HEALTH_HOLD.set_msg_opcode("MEM-SB");
      CFG_PIPE_HEALTH_HOLD.set_fid(4'h0, "MEM-SB");
  	CFG_PIPE_HEALTH_HOLD.set_bar(4'h2, "MEM-SB");
      CFG_PIPE_HEALTH_HOLD.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PIPE_HEALTH_HOLD.set_user_attribute("diag_reg", "0");
      CFG_PIPE_HEALTH_HOLD.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PIPE_HEALTH_HOLD.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_PIPE_HEALTH_HOLD:dont_test") ) CFG_PIPE_HEALTH_HOLD.set_test_reg(1'b0);
      if (!add_reg( CFG_PIPE_HEALTH_HOLD )) begin
        `sla_error(get_name(), ("Could not add register CFG_PIPE_HEALTH_HOLD"));
      end
   CFG_PIPE_HEALTH_HOLD.HOLD.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_hold.internal_f[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PIPE_HEALTH_VALID";
    `endif
    CFG_PIPE_HEALTH_VALID = hqm_qed_pipe_bridge_CFG_PIPE_HEALTH_VALID_reg::type_id::create("CFG_PIPE_HEALTH_VALID", this);
    CFG_PIPE_HEALTH_VALID.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000020, 32, 32'b00000000000000000000000000000001);
    CFG_PIPE_HEALTH_VALID.set_space_addr("MSG", 32'h0C000020);
    CFG_PIPE_HEALTH_VALID.set_space_addr("msg_bus_port", 'h21);
    CFG_PIPE_HEALTH_VALID.set_space_addr("MEM-SB",28'hC000020);
    CFG_PIPE_HEALTH_VALID.set_space_addr("MEM", 32'h0C000020);
      CFG_PIPE_HEALTH_VALID.set_space("MEM");
      CFG_PIPE_HEALTH_VALID.set_msg_opcode("MEM-SB");
      CFG_PIPE_HEALTH_VALID.set_fid(4'h0, "MEM-SB");
  	CFG_PIPE_HEALTH_VALID.set_bar(4'h2, "MEM-SB");
      CFG_PIPE_HEALTH_VALID.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PIPE_HEALTH_VALID.set_user_attribute("diag_reg", "0");
      CFG_PIPE_HEALTH_VALID.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PIPE_HEALTH_VALID.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_PIPE_HEALTH_VALID:dont_test") ) CFG_PIPE_HEALTH_VALID.set_test_reg(1'b0);
      if (!add_reg( CFG_PIPE_HEALTH_VALID )) begin
        `sla_error(get_name(), ("Could not add register CFG_PIPE_HEALTH_VALID"));
      end
   CFG_PIPE_HEALTH_VALID.QED_IDLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[0:0]"});
   CFG_PIPE_HEALTH_VALID.VALID.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[31:1]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_ACTIVITYCOUNTER0";
    `endif
    CFG_SMON_ACTIVITYCOUNTER0 = hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg::type_id::create("CFG_SMON_ACTIVITYCOUNTER0", this);
    CFG_SMON_ACTIVITYCOUNTER0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000024, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MSG", 32'h0C000024);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MEM-SB",28'hC000024);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MEM", 32'h0C000024);
      CFG_SMON_ACTIVITYCOUNTER0.set_space("MEM");
      CFG_SMON_ACTIVITYCOUNTER0.set_msg_opcode("MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_ACTIVITYCOUNTER0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("diag_reg", "0");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_ACTIVITYCOUNTER0:dont_test") ) CFG_SMON_ACTIVITYCOUNTER0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_ACTIVITYCOUNTER0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_ACTIVITYCOUNTER0"));
      end
   CFG_SMON_ACTIVITYCOUNTER0.COUNTER0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_ACTIVITYCOUNTER1";
    `endif
    CFG_SMON_ACTIVITYCOUNTER1 = hqm_qed_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg::type_id::create("CFG_SMON_ACTIVITYCOUNTER1", this);
    CFG_SMON_ACTIVITYCOUNTER1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000028, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MSG", 32'h0C000028);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MEM-SB",28'hC000028);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MEM", 32'h0C000028);
      CFG_SMON_ACTIVITYCOUNTER1.set_space("MEM");
      CFG_SMON_ACTIVITYCOUNTER1.set_msg_opcode("MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_ACTIVITYCOUNTER1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("diag_reg", "0");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_ACTIVITYCOUNTER1:dont_test") ) CFG_SMON_ACTIVITYCOUNTER1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_ACTIVITYCOUNTER1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_ACTIVITYCOUNTER1"));
      end
   CFG_SMON_ACTIVITYCOUNTER1.COUNTER1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_COMPARE0";
    `endif
    CFG_SMON_COMPARE0 = hqm_qed_pipe_bridge_CFG_SMON_COMPARE0_reg::type_id::create("CFG_SMON_COMPARE0", this);
    CFG_SMON_COMPARE0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00002C, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_COMPARE0.set_space_addr("MSG", 32'h0C00002C);
    CFG_SMON_COMPARE0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_COMPARE0.set_space_addr("MEM-SB",28'hC00002C);
    CFG_SMON_COMPARE0.set_space_addr("MEM", 32'h0C00002C);
      CFG_SMON_COMPARE0.set_space("MEM");
      CFG_SMON_COMPARE0.set_msg_opcode("MEM-SB");
      CFG_SMON_COMPARE0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_COMPARE0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_COMPARE0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_COMPARE0.set_user_attribute("diag_reg", "0");
      CFG_SMON_COMPARE0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_COMPARE0.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_COMPARE0:dont_test") ) CFG_SMON_COMPARE0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_COMPARE0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_COMPARE0"));
      end
   CFG_SMON_COMPARE0.COMPARE0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_COMPARE1";
    `endif
    CFG_SMON_COMPARE1 = hqm_qed_pipe_bridge_CFG_SMON_COMPARE1_reg::type_id::create("CFG_SMON_COMPARE1", this);
    CFG_SMON_COMPARE1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000030, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_COMPARE1.set_space_addr("MSG", 32'h0C000030);
    CFG_SMON_COMPARE1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_COMPARE1.set_space_addr("MEM-SB",28'hC000030);
    CFG_SMON_COMPARE1.set_space_addr("MEM", 32'h0C000030);
      CFG_SMON_COMPARE1.set_space("MEM");
      CFG_SMON_COMPARE1.set_msg_opcode("MEM-SB");
      CFG_SMON_COMPARE1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_COMPARE1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_COMPARE1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_COMPARE1.set_user_attribute("diag_reg", "0");
      CFG_SMON_COMPARE1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_COMPARE1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_COMPARE1:dont_test") ) CFG_SMON_COMPARE1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_COMPARE1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_COMPARE1"));
      end
   CFG_SMON_COMPARE1.COMPARE1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_CONFIGURATION0";
    `endif
    CFG_SMON_CONFIGURATION0 = hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION0_reg::type_id::create("CFG_SMON_CONFIGURATION0", this);
    CFG_SMON_CONFIGURATION0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000034, 32, 32'b01000000000000000000000000000000);
    CFG_SMON_CONFIGURATION0.set_space_addr("MSG", 32'h0C000034);
    CFG_SMON_CONFIGURATION0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_CONFIGURATION0.set_space_addr("MEM-SB",28'hC000034);
    CFG_SMON_CONFIGURATION0.set_space_addr("MEM", 32'h0C000034);
      CFG_SMON_CONFIGURATION0.set_space("MEM");
      CFG_SMON_CONFIGURATION0.set_msg_opcode("MEM-SB");
      CFG_SMON_CONFIGURATION0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_CONFIGURATION0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_CONFIGURATION0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_CONFIGURATION0.set_user_attribute("diag_reg", "0");
      CFG_SMON_CONFIGURATION0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_CONFIGURATION0.set_user_attribute("SubnetPortID", "8'h00");
      CFG_SMON_CONFIGURATION0.set_test_reg(0);
      if ( $test$plusargs("CFG_SMON_CONFIGURATION0:dont_test") ) CFG_SMON_CONFIGURATION0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_CONFIGURATION0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_CONFIGURATION0"));
      end
   CFG_SMON_CONFIGURATION0.SMON_ENABLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]"});
   CFG_SMON_CONFIGURATION0.SMON_0TRIGGER_ENABLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]"});
   CFG_SMON_CONFIGURATION0.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]"});
   CFG_SMON_CONFIGURATION0.SMON0_FUNCTION.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]"});
   CFG_SMON_CONFIGURATION0.SMON0_FUNCTION_COMPARE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]"});
   CFG_SMON_CONFIGURATION0.SMON1_FUNCTION.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]"});
   CFG_SMON_CONFIGURATION0.SMON1_FUNCTION_COMPARE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]"});
   CFG_SMON_CONFIGURATION0.SMON_MODE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]"});
   CFG_SMON_CONFIGURATION0.STOPCOUNTEROVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]"});
   CFG_SMON_CONFIGURATION0.INTCOUNTEROVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]"});
   CFG_SMON_CONFIGURATION0.STATCOUNTER0OVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]"});
   CFG_SMON_CONFIGURATION0.STATCOUNTER1OVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]"});
   CFG_SMON_CONFIGURATION0.STOPTIMEROVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]"});
   CFG_SMON_CONFIGURATION0.INTTIMEROVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]"});
   CFG_SMON_CONFIGURATION0.STATTIMEROVFL.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]"});
   CFG_SMON_CONFIGURATION0.RSVZ1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]"});
   CFG_SMON_CONFIGURATION0.TIMER_PRESCALE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]"});
   CFG_SMON_CONFIGURATION0.RSVZ2.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]"});
   CFG_SMON_CONFIGURATION0.VERSION.set_paths({"NoSignal"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_CONFIGURATION1";
    `endif
    CFG_SMON_CONFIGURATION1 = hqm_qed_pipe_bridge_CFG_SMON_CONFIGURATION1_reg::type_id::create("CFG_SMON_CONFIGURATION1", this);
    CFG_SMON_CONFIGURATION1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000038, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_CONFIGURATION1.set_space_addr("MSG", 32'h0C000038);
    CFG_SMON_CONFIGURATION1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_CONFIGURATION1.set_space_addr("MEM-SB",28'hC000038);
    CFG_SMON_CONFIGURATION1.set_space_addr("MEM", 32'h0C000038);
      CFG_SMON_CONFIGURATION1.set_space("MEM");
      CFG_SMON_CONFIGURATION1.set_msg_opcode("MEM-SB");
      CFG_SMON_CONFIGURATION1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_CONFIGURATION1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_CONFIGURATION1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_CONFIGURATION1.set_user_attribute("diag_reg", "0");
      CFG_SMON_CONFIGURATION1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_CONFIGURATION1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_CONFIGURATION1:dont_test") ) CFG_SMON_CONFIGURATION1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_CONFIGURATION1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_CONFIGURATION1"));
      end
   CFG_SMON_CONFIGURATION1.MODE0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]"});
   CFG_SMON_CONFIGURATION1.MODE1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]"});
   CFG_SMON_CONFIGURATION1.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_MAXIMUM_TIMER";
    `endif
    CFG_SMON_MAXIMUM_TIMER = hqm_qed_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg::type_id::create("CFG_SMON_MAXIMUM_TIMER", this);
    CFG_SMON_MAXIMUM_TIMER.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00003C, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MSG", 32'h0C00003C);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MEM-SB",28'hC00003C);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MEM", 32'h0C00003C);
      CFG_SMON_MAXIMUM_TIMER.set_space("MEM");
      CFG_SMON_MAXIMUM_TIMER.set_msg_opcode("MEM-SB");
      CFG_SMON_MAXIMUM_TIMER.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_MAXIMUM_TIMER.set_bar(4'h2, "MEM-SB");
      CFG_SMON_MAXIMUM_TIMER.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("diag_reg", "0");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_MAXIMUM_TIMER:dont_test") ) CFG_SMON_MAXIMUM_TIMER.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_MAXIMUM_TIMER )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_MAXIMUM_TIMER"));
      end
   CFG_SMON_MAXIMUM_TIMER.MAXVALUE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_TIMER";
    `endif
    CFG_SMON_TIMER = hqm_qed_pipe_bridge_CFG_SMON_TIMER_reg::type_id::create("CFG_SMON_TIMER", this);
    CFG_SMON_TIMER.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000040, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_TIMER.set_space_addr("MSG", 32'h0C000040);
    CFG_SMON_TIMER.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_TIMER.set_space_addr("MEM-SB",28'hC000040);
    CFG_SMON_TIMER.set_space_addr("MEM", 32'h0C000040);
      CFG_SMON_TIMER.set_space("MEM");
      CFG_SMON_TIMER.set_msg_opcode("MEM-SB");
      CFG_SMON_TIMER.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_TIMER.set_bar(4'h2, "MEM-SB");
      CFG_SMON_TIMER.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_TIMER.set_user_attribute("diag_reg", "0");
      CFG_SMON_TIMER.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_TIMER.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_TIMER:dont_test") ) CFG_SMON_TIMER.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_TIMER )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_TIMER"));
      end
   CFG_SMON_TIMER.TIMER.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SYNDROME_00";
    `endif
    CFG_SYNDROME_00 = hqm_qed_pipe_bridge_CFG_SYNDROME_00_reg::type_id::create("CFG_SYNDROME_00", this);
    CFG_SYNDROME_00.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000044, 32, 32'b00000000000000000000000000000000);
    CFG_SYNDROME_00.set_space_addr("MSG", 32'h0C000044);
    CFG_SYNDROME_00.set_space_addr("msg_bus_port", 'h21);
    CFG_SYNDROME_00.set_space_addr("MEM-SB",28'hC000044);
    CFG_SYNDROME_00.set_space_addr("MEM", 32'h0C000044);
      CFG_SYNDROME_00.set_space("MEM");
      CFG_SYNDROME_00.set_msg_opcode("MEM-SB");
      CFG_SYNDROME_00.set_fid(4'h0, "MEM-SB");
  	CFG_SYNDROME_00.set_bar(4'h2, "MEM-SB");
      CFG_SYNDROME_00.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SYNDROME_00.set_user_attribute("diag_reg", "0");
      CFG_SYNDROME_00.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SYNDROME_00.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SYNDROME_00:dont_test") ) CFG_SYNDROME_00.set_test_reg(1'b0);
      if (!add_reg( CFG_SYNDROME_00 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SYNDROME_00"));
      end
   CFG_SYNDROME_00.SYNDDATA.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
   CFG_SYNDROME_00.SYNDTYPE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
   CFG_SYNDROME_00.SYNDVALID.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_IDLE";
    `endif
    CFG_UNIT_IDLE = hqm_qed_pipe_bridge_CFG_UNIT_IDLE_reg::type_id::create("CFG_UNIT_IDLE", this);
    CFG_UNIT_IDLE.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000048, 32, 32'b00000000000000000000000000000011);
    CFG_UNIT_IDLE.set_space_addr("MSG", 32'h0C000048);
    CFG_UNIT_IDLE.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_IDLE.set_space_addr("MEM-SB",28'hC000048);
    CFG_UNIT_IDLE.set_space_addr("MEM", 32'h0C000048);
      CFG_UNIT_IDLE.set_space("MEM");
      CFG_UNIT_IDLE.set_msg_opcode("MEM-SB");
      CFG_UNIT_IDLE.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_IDLE.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_IDLE.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_IDLE.set_user_attribute("diag_reg", "0");
      CFG_UNIT_IDLE.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_UNIT_IDLE.set_user_attribute("SubnetPortID", "8'h00");
      CFG_UNIT_IDLE.set_test_reg(0);
      if ( $test$plusargs("CFG_UNIT_IDLE:dont_test") ) CFG_UNIT_IDLE.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_IDLE )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_IDLE"));
      end
   CFG_UNIT_IDLE.PIPE_IDLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[0:0]"});
   CFG_UNIT_IDLE.UNIT_IDLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[1:1]"});
   CFG_UNIT_IDLE.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_idle.internal_f[31:2]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_TIMEOUT";
    `endif
    CFG_UNIT_TIMEOUT = hqm_qed_pipe_bridge_CFG_UNIT_TIMEOUT_reg::type_id::create("CFG_UNIT_TIMEOUT", this);
    CFG_UNIT_TIMEOUT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00004C, 32, 32'b10000000000000001111111111111111);
    CFG_UNIT_TIMEOUT.set_space_addr("MSG", 32'h0C00004C);
    CFG_UNIT_TIMEOUT.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_TIMEOUT.set_space_addr("MEM-SB",28'hC00004C);
    CFG_UNIT_TIMEOUT.set_space_addr("MEM", 32'h0C00004C);
      CFG_UNIT_TIMEOUT.set_space("MEM");
      CFG_UNIT_TIMEOUT.set_msg_opcode("MEM-SB");
      CFG_UNIT_TIMEOUT.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_TIMEOUT.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_TIMEOUT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_TIMEOUT.set_user_attribute("diag_reg", "0");
      CFG_UNIT_TIMEOUT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_UNIT_TIMEOUT.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_UNIT_TIMEOUT:dont_test") ) CFG_UNIT_TIMEOUT.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_TIMEOUT )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_TIMEOUT"));
      end
   CFG_UNIT_TIMEOUT.MULTIPLIER.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[4:0]"});
   CFG_UNIT_TIMEOUT.THRESHOLD.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[15:5]"});
   CFG_UNIT_TIMEOUT.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[30:16]"});
   CFG_UNIT_TIMEOUT.ENABLE.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_unit_timeout.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PATCH_CONTROL";
    `endif
    CFG_PATCH_CONTROL = hqm_qed_pipe_bridge_CFG_PATCH_CONTROL_reg::type_id::create("CFG_PATCH_CONTROL", this);
    CFG_PATCH_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000050, 32, 32'b00000000000000000000011101000000);
    CFG_PATCH_CONTROL.set_space_addr("MSG", 32'h0C000050);
    CFG_PATCH_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_PATCH_CONTROL.set_space_addr("MEM-SB",28'hC000050);
    CFG_PATCH_CONTROL.set_space_addr("MEM", 32'h0C000050);
      CFG_PATCH_CONTROL.set_space("MEM");
      CFG_PATCH_CONTROL.set_msg_opcode("MEM-SB");
      CFG_PATCH_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_PATCH_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_PATCH_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PATCH_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_PATCH_CONTROL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PATCH_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      CFG_PATCH_CONTROL.set_test_reg(0);
      if ( $test$plusargs("CFG_PATCH_CONTROL:dont_test") ) CFG_PATCH_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_PATCH_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_PATCH_CONTROL"));
      end
   CFG_PATCH_CONTROL.DELAY_CLOCKOFF.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[7:0]"});
   CFG_PATCH_CONTROL.DELAY_CLKOFF_BYPASS.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[13:8]"});
   CFG_PATCH_CONTROL.RSVZ1.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[15:14]"});
   CFG_PATCH_CONTROL.RSVZ0.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[30:16]"});
   CFG_PATCH_CONTROL.DISABLE_CLOCKOFF.set_paths({"i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[31:31]"});

  endfunction

 virtual function void print_sv_ral_file();  
    $display("RAL File Type [%s], RAL File Instance [%s], SV File ---> %s", get_type_name(), get_name(), `__FILE__); 
 endfunction 
endclass : hqm_qed_pipe_bridge_file

// ================================================


`endif
