
*** Running vivado
    with args -log zybo_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_top_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zybo_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vlsi1_010hs23/ex6/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/data/ip'.
Command: synth_design -top zybo_top_wrapper -part xc7z020clg400-1 -fanout_limit 400 -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.238 ; gain = 79.988 ; free physical = 23848 ; free virtual = 73335
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:129]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:160]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:181]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:182]
INFO: [Synth 8-638] synthesizing module 'zybo_top_wrapper' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'zybo_top' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:330]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlconcat_0_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconcat_0_0/synth/zybo_top_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (2#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlconcat_0_0' (3#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconcat_0_0/synth/zybo_top_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlconstant_0_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconstant_0_0/synth/zybo_top_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (4#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlconstant_0_0' (5#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconstant_0_0/synth/zybo_top_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hdmi_rx_imp_1BNS5YU' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:12]
INFO: [Synth 8-638] synthesizing module 'zybo_top_clk_gen_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.v:71]
INFO: [Synth 8-638] synthesizing module 'zybo_top_clk_gen_0_clk_wiz' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (6#1) [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 48 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (7#1) [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (8#1) [/usr/pack/vivado-2017.2-kgf/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_clk_gen_0_clk_wiz' (9#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_clk_gen_0' (10#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.v:71]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlconcat_0_5' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconcat_0_5/synth/zybo_top_xlconcat_0_5.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 24 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 27 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (10#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlconcat_0_5' (11#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlconcat_0_5/synth/zybo_top_xlconcat_0_5.v:58]
INFO: [Synth 8-638] synthesizing module 'zybo_top_dvi2rgb_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/synth/zybo_top_dvi2rgb_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kEdidFileName bound to: dgl_1080p_cea.data - type: string 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/synth/zybo_top_dvi2rgb_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:110]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kEdidFileName bound to: dgl_1080p_cea.data - type: string 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:76]
	Parameter kClkRange bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (12#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (13#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:119]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:133]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:174]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:233]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:239]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (13#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (14#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:95]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (15#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (15#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (16#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (16#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (17#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (18#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (19#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (20#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_1080p_cea.data - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (21#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (22#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/EEPROM_8b.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element sWe_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/EEPROM_8b.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (23#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (24#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/dvi2rgb.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_dvi2rgb_0' (25#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/synth/zybo_top_dvi2rgb_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'zybo_top_util_vector_logic_0_1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_util_vector_logic_0_1/synth/zybo_top_util_vector_logic_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (26#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_util_vector_logic_0_1' (27#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_util_vector_logic_0_1/synth/zybo_top_util_vector_logic_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_rst_gen_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rst_gen_0/synth/zybo_top_rst_gen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rst_gen_wrap' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen_wrap.v:5]
	Parameter RstClkCycles bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rst_gen' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen.sv:11]
	Parameter RstClkCycles bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (28#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen.sv:11]
INFO: [Synth 8-256] done synthesizing module 'rst_gen_wrap' (29#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen_wrap.v:5]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_rst_gen_0' (30#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rst_gen_0/synth/zybo_top_rst_gen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zybo_top_fifo_generator_0_1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/synth/zybo_top_fifo_generator_0_1.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 503 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 502 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 150 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 100 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/synth/zybo_top_fifo_generator_0_1.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_fifo_generator_0_1' (41#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/synth/zybo_top_fifo_generator_0_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'zybo_top_r_slice_1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_r_slice_1/synth/zybo_top_r_slice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice' (42#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_r_slice_1' (43#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_r_slice_1/synth/zybo_top_r_slice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_r_slice_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_r_slice_0/synth/zybo_top_r_slice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (43#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_r_slice_0' (44#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_r_slice_0/synth/zybo_top_r_slice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_data_slice_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_0/synth/zybo_top_data_slice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (44#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_data_slice_0' (45#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_0/synth/zybo_top_data_slice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlslice_0_1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_1/synth/zybo_top_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (45#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlslice_0_1' (46#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_1/synth/zybo_top_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_data_slice_2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_2/synth/zybo_top_data_slice_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 26 - type: integer 
	Parameter DIN_TO bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (46#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_data_slice_2' (47#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_2/synth/zybo_top_data_slice_2.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_data_slice_1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_1/synth/zybo_top_data_slice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 27 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (47#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_data_slice_1' (48#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_data_slice_1/synth/zybo_top_data_slice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rx_imp_1BNS5YU' (49#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:12]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_imp_1AAPD2P' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:193]
INFO: [Synth 8-638] synthesizing module 'zybo_top_concat_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_concat_0/synth/zybo_top_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 27 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' (49#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_concat_0' (50#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_concat_0/synth/zybo_top_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zybo_top_concat_rgb_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_concat_rgb_0/synth/zybo_top_concat_rgb_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 24 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized2' (50#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_concat_rgb_0' (51#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_concat_rgb_0/synth/zybo_top_concat_rgb_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zybo_top_util_vector_logic_0_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_util_vector_logic_0_0/synth/zybo_top_util_vector_logic_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_util_vector_logic_0_0' (52#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_util_vector_logic_0_0/synth/zybo_top_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_rgb2dvi_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/synth/zybo_top_rgb2dvi_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/rgb2dvi.vhd:62' bound to instance 'U0' of component 'rgb2dvi' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/synth/zybo_top_rgb2dvi_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:82]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:90]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:141]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:205]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:211]
	Parameter BUFR_DIVIDE bound to: 1 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'Deskew' to cell 'BUFR' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (53#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (54#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (55#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (56#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/rgb2dvi.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_rgb2dvi_0' (57#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/synth/zybo_top_rgb2dvi_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_b_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_b_0/synth/zybo_top_slice_b_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_b_0' (58#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_b_0/synth/zybo_top_slice_b_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_g_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_g_0/synth/zybo_top_slice_g_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_g_0' (59#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_g_0/synth/zybo_top_slice_g_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_hsync_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_hsync_0/synth/zybo_top_slice_hsync_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_hsync_0' (60#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_hsync_0/synth/zybo_top_slice_hsync_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_r_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_r_0/synth/zybo_top_slice_r_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_r_0' (61#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_r_0/synth/zybo_top_slice_r_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_vde_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_vde_0/synth/zybo_top_slice_vde_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_vde_0' (62#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_vde_0/synth/zybo_top_slice_vde_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_slice_vsync_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_vsync_0/synth/zybo_top_slice_vsync_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_slice_vsync_0' (63#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_slice_vsync_0/synth/zybo_top_slice_vsync_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_fifo_generator_0_2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/synth/zybo_top_fifo_generator_0_2.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 27 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 27 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 500 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 499 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 100 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 150 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at '/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/synth/zybo_top_fifo_generator_0_2.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_fifo_generator_0_2' (64#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/synth/zybo_top_fifo_generator_0_2.vhd:73]
WARNING: [Synth 8-350] instance 'tx_dc_fifo' of module 'zybo_top_fifo_generator_0_2' requires 9 connections, but only 8 given [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:318]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_imp_1AAPD2P' (65#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:193]
INFO: [Synth 8-638] synthesizing module 'zybo_top_rgb_proc_wrap_0_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb_proc_wrap_0_0/synth/zybo_top_rgb_proc_wrap_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rgb_proc_wrap' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_proc_wrap.v:6]
INFO: [Synth 8-638] synthesizing module 'rgb_spill_reg' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_spill_reg.sv:1]
	Parameter Width bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spill_register' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/spill_register.sv:20]
INFO: [Synth 8-256] done synthesizing module 'spill_register' (66#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/spill_register.sv:20]
INFO: [Synth 8-256] done synthesizing module 'rgb_spill_reg' (67#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_spill_reg.sv:1]
INFO: [Synth 8-638] synthesizing module 'stream_demux' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/stream_demux.sv:7]
	Parameter NumOup bound to: 2 - type: integer 
	Parameter LogNumOup bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream_demux' (68#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/stream_demux.sv:7]
INFO: [Synth 8-638] synthesizing module 'rgb_reg' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_reg.sv:1]
	Parameter Width bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_reg.sv:39]
INFO: [Synth 8-256] done synthesizing module 'rgb_reg' (69#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_reg.sv:1]
INFO: [Synth 8-638] synthesizing module 'rgb_proc' [/home/vlsi1_010hs23/ex6/sourcecode/rgb_proc.sv:4]
INFO: [Synth 8-638] synthesizing module 'rgb_grayscaler_refined' [/home/vlsi1_010hs23/ex6/sourcecode/rgb_grayscaler_refined.sv:1]
	Parameter RWeight bound to: 8'b01001101 
	Parameter GWeight bound to: 8'b10010110 
	Parameter BWeight bound to: 8'b00011100 
INFO: [Synth 8-256] done synthesizing module 'rgb_grayscaler_refined' (70#1) [/home/vlsi1_010hs23/ex6/sourcecode/rgb_grayscaler_refined.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/vlsi1_010hs23/ex6/sourcecode/rgb_proc.sv:47]
INFO: [Synth 8-638] synthesizing module 'rgb_brightener' [/home/vlsi1_010hs23/ex6/sourcecode/rgb_brightener.sv:1]
INFO: [Synth 8-256] done synthesizing module 'rgb_brightener' (71#1) [/home/vlsi1_010hs23/ex6/sourcecode/rgb_brightener.sv:1]
INFO: [Synth 8-256] done synthesizing module 'rgb_proc' (72#1) [/home/vlsi1_010hs23/ex6/sourcecode/rgb_proc.sv:4]
INFO: [Synth 8-638] synthesizing module 'rgb_mux' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_mux.sv:1]
	Parameter Width bound to: 24 - type: integer 
	Parameter NumInp bound to: 2 - type: integer 
	Parameter LogNumInp bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream_mux' [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/stream_mux.sv:5]
	Parameter NumInp bound to: 2 - type: integer 
	Parameter LogNumInp bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stream_mux' (73#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/stream_mux.sv:5]
INFO: [Synth 8-256] done synthesizing module 'rgb_mux' (74#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_mux.sv:1]
INFO: [Synth 8-256] done synthesizing module 'rgb_proc_wrap' (75#1) [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rgb_proc_wrap.v:6]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_rgb_proc_wrap_0_0' (76#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb_proc_wrap_0_0/synth/zybo_top_rgb_proc_wrap_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlslice_0_0' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_0/synth/zybo_top_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (76#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlslice_0_0' (77#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_0/synth/zybo_top_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zybo_top_xlslice_0_2' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_2/synth/zybo_top_xlslice_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (77#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_xlslice_0_2' (78#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_xlslice_0_2/synth/zybo_top_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'zybo_top' (79#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top.v:330]
INFO: [Synth 8-256] done synthesizing module 'zybo_top_wrapper' (80#1) [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/hdl/zybo_top_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[0]
WARNING: [Synth 8-3331] design rgb_proc has unconnected port clk_i
WARNING: [Synth 8-3331] design rgb_proc has unconnected port rst_ni
WARNING: [Synth 8-3331] design builtin_prim_v6__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design builtin_prim_v6__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port INT_CLK
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design builtin_extdepth_v6__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design reset_builtin has unconnected port CLK
WARNING: [Synth 8-3331] design reset_builtin has unconnected port INT_CLK
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.738 ; gain = 209.488 ; free physical = 23842 ; free virtual = 73330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1338.738 ; gain = 209.488 ; free physical = 23844 ; free virtual = 73332
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_board.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0_board.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc] for cell 'zybo_top_i/hdmi_rx/clk_gen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_clk_gen_0/zybo_top_clk_gen_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zybo_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zybo_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb_ooc.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb_ooc.xdc] for cell 'zybo_top_i/hdmi_rx/dvi2rgb/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:18]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:18]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:28]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vlsi1_010hs23/ex6/vivado/constraints/zybo-z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zybo_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zybo_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zybo_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zybo_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/rgb2dvi/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_2/zybo_top_fifo_generator_0_2_clocks.xdc] for cell 'zybo_top_i/hdmi_tx/tx_dc_fifo/U0'
Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1_clocks.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Finished Parsing XDC File [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_fifo_generator_0_1/zybo_top_fifo_generator_0_1_clocks.xdc] for cell 'zybo_top_i/hdmi_rx/rx_dc_fifo/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1647.406 ; gain = 0.000 ; free physical = 23540 ; free virtual = 73028
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23650 ; free virtual = 73138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23650 ; free virtual = 73138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IODELAY_GROUP could not find object (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ip/zybo_top_dvi2rgb_0/src/dvi2rgb.xdc, line 8).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/rgb2dvi/U0. (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/clk_gen/inst. (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/dvi2rgb/U0. (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc, line 110).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/tx_dc_fifo/U0. (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/rx_dc_fifo/U0. (constraint file  /home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for zybo_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/concat_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/constant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/clk_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/concat_rgb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/dvi2rgb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/not_empty. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/rst_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/rx_dc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_g. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_hsync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_vde. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_rx/slice_vsync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/concat_rgb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/not_full. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/rgb2dvi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_b. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_g. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_hsync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_r. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_vde. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/slice_vsync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/hdmi_tx/tx_dc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/rgb_proc_wrap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/slice_enable. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zybo_top_i/slice_switch. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23651 ; free virtual = 73139
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rDlyRstCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:109]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pCtlTknCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element pEyeOpenCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element pWrA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element pRdA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:96]
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rTimeoutCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:145]
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Filter.cntPeriods_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/GlitchFilter.vhd:83]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TWI_SlaveCtl.vhd:198]
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_q_reg was removed.  [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen.sv:33]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:96]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:96]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:96]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/20df/src/TMDS_Encoder.vhd:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              001 |                              001
            stturnaround |                              011 |                              110
                  stsack |                              010 |                              100
                  stread |                              111 |                              010
                  stmack |                              100 |                              101
                 stwrite |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TWI_SlaveCtl.vhd:198]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23643 ; free virtual = 73130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
+---Registers : 
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 166   
+---RAMs : 
	              320 Bit         RAMs := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 14    
	   5 Input      8 Bit        Muxes := 3     
	 257 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 125   
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TMDS_Clocking 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PhaseAlign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ChannelBond 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ResyncToBUFG 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TWI_SlaveCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module EEPROM_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rst_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reset_builtin 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module builtin_top_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   5 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module builtin_top_v6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module spill_register 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module rgb_reg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rgb_brightener 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module rgb_proc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
Module stream_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pCtlTknCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pEyeOpenCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pWrA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pRdA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element rTimeoutCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:145]
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rTimeoutCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pCtlTknCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pEyeOpenCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pWrA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pRdA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:96]
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rTimeoutCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Decoder.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pCtlTknCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element PhaseAlignX/pEyeOpenCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/PhaseAlign.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pWrA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element ChannelBondX/pRdA_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/ChannelBond.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/GlitchFilter.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/GlitchFilter.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element TMDS_ClockingX/rDlyRstCnt_reg was removed.  [/home/vlsi1_010hs23/ex6/vivado/ex6.srcs/sources_1/bd/zybo_top/ipshared/80ae/src/TMDS_Clocking.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element inst/i_rst_gen/cnt_q_reg was removed.  [/home/vlsi1_010hs23/ex6/sourcecode/surrounding_modules/rst_gen.sv:33]
WARNING: [Synth 8-3332] Sequential element (DataDecoders[2].DecoderX/pC0_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[2].DecoderX/pC1_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[2].DecoderX/pVde_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[1].DecoderX/pC0_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[1].DecoderX/pC1_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[1].DecoderX/pVde_reg) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) is unused and will be removed from module fifo_generator_v13_1_4.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[1].DataEncoder/pC1_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[2].DataEncoder/pC1_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[2].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[1].DataEncoder/pC1_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[1].DataEncoder/pC0_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[2].DataEncoder/pC1_2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zybo_top_i/\hdmi_tx/rgb2dvi /U0/\DataEncoders[2].DataEncoder/pC0_2_reg )
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/pC0_1_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/pC0_2_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/pC1_1_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[1].DataEncoder/pC1_2_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[2].DataEncoder/pC0_1_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[2].DataEncoder/pC0_2_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[2].DataEncoder/pC1_1_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (DataEncoders[2].DataEncoder/pC1_2_reg) is unused and will be removed from module rgb2dvi.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[3]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[2]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg) is unused and will be removed from module fifo_generator_v13_1_4__parameterized1.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[2].DecoderX/PhaseAlignX/pDataQ_reg[9]) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[1].DecoderX/PhaseAlignX/pDataQ_reg[9]) is unused and will be removed from module dvi2rgb.
WARNING: [Synth 8-3332] Sequential element (DataDecoders[0].DecoderX/PhaseAlignX/pDataQ_reg[9]) is unused and will be removed from module dvi2rgb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23618 ; free virtual = 73106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|Module Name                     | RTL Object                                      | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------------+-------------------------------------------------+-----------+----------------------+--------------+
|zybo_top_i/\hdmi_rx/dvi2rgb /U0 | DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|zybo_top_i/\hdmi_rx/dvi2rgb /U0 | DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
|zybo_top_i/\hdmi_rx/dvi2rgb /U0 | DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg | Implied   | 32 x 10              | RAM32M x 2   | 
+--------------------------------+-------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zybo_top_i/hdmi_rx/dvi2rgb/U0/RefClk' to pin 'zybo_top_i/hdmi_rx/clk_gen/inst/clkout1_buf/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23490 ; free virtual = 72978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23481 ; free virtual = 72970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `zybo_top_xlconcat_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlconcat_0_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_xlconstant_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlconstant_0_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_clk_gen_0_clk_wiz`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_clk_gen_0_clk_wiz' done


INFO: [Synth 8-5816] Retiming module `zybo_top_clk_gen_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_clk_gen_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_xlconcat_0_5`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlconcat_0_5' done


INFO: [Synth 8-5816] Retiming module `dvi2rgb`
	Effective logic levels is 5, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `dvi2rgb' done


INFO: [Synth 8-5816] Retiming module `zybo_top_dvi2rgb_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_dvi2rgb_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_util_vector_logic_0_1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_util_vector_logic_0_1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_rst_gen_0`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_rst_gen_0' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_1_4`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_1_4' done


INFO: [Synth 8-5816] Retiming module `zybo_top_fifo_generator_0_1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_fifo_generator_0_1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_r_slice_1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_r_slice_1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_r_slice_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_r_slice_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_2`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_2' done


INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_1`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_data_slice_1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_concat_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_concat_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_concat_rgb_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_concat_rgb_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_util_vector_logic_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_util_vector_logic_0_0' done


INFO: [Synth 8-5816] Retiming module `rgb2dvi`
	Effective logic levels is 4, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `rgb2dvi' done


INFO: [Synth 8-5816] Retiming module `zybo_top_rgb2dvi_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_rgb2dvi_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_b_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_b_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_g_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_g_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_hsync_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_hsync_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_r_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_r_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_vde_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_vde_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_slice_vsync_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_slice_vsync_0' done


INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_1_4__parameterized1`
	Effective logic levels is 1, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_generator_v13_1_4__parameterized1' done


INFO: [Synth 8-5816] Retiming module `zybo_top_fifo_generator_0_2`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_fifo_generator_0_2' done


INFO: [Synth 8-5816] Retiming module `zybo_top_rgb_proc_wrap_0_0`
	Effective logic levels on critical path before retiming is: 12
	Total number of crtical paths = 720

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 6
	Total number of crtical paths = 1616
	Numbers of forward move = 8, and backward move = 57

	Retimed registers names:
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[11]_fret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[12]_fret_fret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[13]_fret_fret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__17
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__18
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__19
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__20
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[18]_fret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[23]_fret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__17
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_inp_reg/rgb_q_reg[3]_fret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[11]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[11]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[12]_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[12]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__17
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[14]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[15]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__17
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[22]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__13
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__14
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__15
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__16
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__17
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[6]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__10
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__11
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__12
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__6
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__7
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__8
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[7]_bret_bret__9
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__0
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__1
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__2
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__3
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__4
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__5
		zybo_top_i/rgb_proc_wrap_0/inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret_bret__6
 

INFO: [Synth 8-5816] Retiming module `zybo_top_rgb_proc_wrap_0_0' done


INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[23]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[22]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[21]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[20]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[19]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[18]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[17]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[16]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[15]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[14]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[13]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[12]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[11]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[10]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[9]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[8]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[7]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[6]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[5]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[4]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[3]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[2]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[1]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[0]) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[21]_bret__4) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[20]_bret__3) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[19]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[18]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[17]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[16]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[13]_bret__4) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[12]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[12]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[12]_bret__3) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[11]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[11]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[10]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[9]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[8]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[5]_bret__4) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret__1) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[4]_bret__3) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[3]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[2]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[1]_bret__2) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[0]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Synth 8-3332] Sequential element (inst/i_proc_rt_oup_reg/rgb_q_reg[23]_bret__0) is unused and will be removed from module zybo_top_rgb_proc_wrap_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_0' done


INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_2`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_xlslice_0_2' done


INFO: [Synth 8-5816] Retiming module `zybo_top`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top' done


INFO: [Synth 8-5816] Retiming module `zybo_top_wrapper`
	Effective logic levels is 0, the effective logic levels of whole design is 12
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `zybo_top_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23459 ; free virtual = 72947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_1_4 | inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_1_4 | inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |BUFIO       |     2|
|3     |BUFR        |     2|
|4     |BUFR_1      |     1|
|5     |CARRY4      |    43|
|6     |FIFO18E1    |     1|
|7     |FIFO18E1_1  |     1|
|8     |IDELAYCTRL  |     1|
|9     |IDELAYE2    |     3|
|10    |ISERDESE2   |     3|
|11    |ISERDESE2_1 |     3|
|12    |LUT1        |   115|
|13    |LUT2        |   134|
|14    |LUT3        |   242|
|15    |LUT4        |   176|
|16    |LUT5        |   171|
|17    |LUT6        |   294|
|18    |MMCME2_ADV  |     2|
|19    |MUXF7       |    17|
|20    |MUXF8       |     8|
|21    |OSERDESE2   |     4|
|22    |OSERDESE2_1 |     4|
|23    |PLLE2_ADV   |     1|
|24    |RAM32M      |     6|
|25    |SRL16E      |     2|
|26    |FDCE        |   238|
|27    |FDPE        |    35|
|28    |FDRE        |   933|
|29    |FDSE        |    43|
|30    |IBUF        |     9|
|31    |IBUFDS      |     4|
|32    |IOBUF       |     2|
|33    |OBUF        |     5|
|34    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                         |Module                                         |Cells |
+------+-------------------------------------------------+-----------------------------------------------+------+
|1     |top                                              |                                               |  2513|
|2     |  zybo_top_i                                     |zybo_top                                       |  2498|
|3     |    concat_led                                   |zybo_top_xlconcat_0_0                          |     0|
|4     |    constant_0                                   |zybo_top_xlconstant_0_0                        |     0|
|5     |    rgb_proc_wrap_0                              |zybo_top_rgb_proc_wrap_0_0                     |   881|
|6     |      inst                                       |rgb_proc_wrap                                  |   881|
|7     |        i_ff_oup_reg                             |rgb_spill_reg                                  |    91|
|8     |          i_spill_register                       |spill_register_43                              |    91|
|9     |        i_ff_shim_reg                            |rgb_reg                                        |    28|
|10    |        i_ff_shim_reg2                           |rgb_reg_35                                     |    28|
|11    |        i_inp_reg                                |rgb_spill_reg_36                               |   158|
|12    |          i_spill_register                       |spill_register_42                              |   158|
|13    |        i_oup_reg                                |rgb_spill_reg_37                               |    90|
|14    |          i_spill_register                       |spill_register_41                              |    90|
|15    |        i_proc_oup_reg                           |rgb_spill_reg_38                               |    90|
|16    |          i_spill_register                       |spill_register                                 |    90|
|17    |        i_proc_rt_inp_reg                        |rgb_reg_39                                     |    99|
|18    |        i_proc_rt_oup_reg                        |rgb_reg_40                                     |   251|
|19    |        i_rgb_proc                               |rgb_proc                                       |    46|
|20    |          i_rgb_grayscaler                       |rgb_grayscaler_refined                         |    46|
|21    |    slice_enable                                 |zybo_top_xlslice_0_0                           |     0|
|22    |    slice_switch                                 |zybo_top_xlslice_0_2                           |     0|
|23    |    hdmi_rx                                      |hdmi_rx_imp_1BNS5YU                            |  1180|
|24    |      clk_gen                                    |zybo_top_clk_gen_0                             |     5|
|25    |        inst                                     |zybo_top_clk_gen_0_clk_wiz                     |     5|
|26    |      concat_rgb                                 |zybo_top_xlconcat_0_5                          |     0|
|27    |      dvi2rgb                                    |zybo_top_dvi2rgb_0                             |  1135|
|28    |        U0                                       |dvi2rgb                                        |  1135|
|29    |          \DataDecoders[0].DecoderX              |TMDS_Decoder                                   |   294|
|30    |            ChannelBondX                         |ChannelBond_28                                 |    62|
|31    |            InputSERDES_X                        |InputSERDES_29                                 |     4|
|32    |            PhaseAlignX                          |PhaseAlign_30                                  |   143|
|33    |            SyncBaseOvf                          |SyncBase_31                                    |     8|
|34    |              SyncAsyncx                         |SyncAsync__parameterized1_34                   |     2|
|35    |            SyncBaseRst                          |SyncBase__parameterized0_32                    |     3|
|36    |              SyncAsyncx                         |SyncAsync_33                                   |     2|
|37    |          \DataDecoders[1].DecoderX              |TMDS_Decoder_8                                 |   294|
|38    |            ChannelBondX                         |ChannelBond_21                                 |    63|
|39    |            InputSERDES_X                        |InputSERDES_22                                 |     4|
|40    |            PhaseAlignX                          |PhaseAlign_23                                  |   145|
|41    |            SyncBaseOvf                          |SyncBase_24                                    |     8|
|42    |              SyncAsyncx                         |SyncAsync__parameterized1_27                   |     2|
|43    |            SyncBaseRst                          |SyncBase__parameterized0_25                    |     3|
|44    |              SyncAsyncx                         |SyncAsync_26                                   |     2|
|45    |          \DataDecoders[2].DecoderX              |TMDS_Decoder_9                                 |   288|
|46    |            ChannelBondX                         |ChannelBond                                    |    60|
|47    |            InputSERDES_X                        |InputSERDES                                    |     4|
|48    |            PhaseAlignX                          |PhaseAlign                                     |   142|
|49    |            SyncBaseOvf                          |SyncBase                                       |     8|
|50    |              SyncAsyncx                         |SyncAsync__parameterized1_20                   |     2|
|51    |            SyncBaseRst                          |SyncBase__parameterized0                       |     3|
|52    |              SyncAsyncx                         |SyncAsync_19                                   |     2|
|53    |          \GenerateBUFG.ResyncToBUFG_X           |ResyncToBUFG                                   |    28|
|54    |          \GenerateDDC.DDC_EEPROM                |EEPROM_8b                                      |   191|
|55    |            I2C_SlaveController                  |TWI_SlaveCtl                                   |   106|
|56    |              GlitchF_SCL                        |GlitchFilter                                   |    12|
|57    |              GlitchF_SDA                        |GlitchFilter_16                                |    12|
|58    |              SyncSCL                            |SyncAsync_17                                   |     3|
|59    |              SyncSDA                            |SyncAsync_18                                   |     3|
|60    |          LockLostReset                          |ResetBridge_10                                 |     2|
|61    |            SyncAsyncx                           |SyncAsync_15                                   |     2|
|62    |          TMDS_ClockingX                         |TMDS_Clocking                                  |    37|
|63    |            LockLostReset                        |ResetBridge_11                                 |     4|
|64    |              SyncAsyncx                         |SyncAsync_14                                   |     3|
|65    |            MMCM_LockSync                        |SyncAsync__parameterized0                      |     4|
|66    |            RdyLostReset                         |ResetBridge_12                                 |     3|
|67    |              SyncAsyncx                         |SyncAsync_13                                   |     2|
|68    |      not_empty                                  |zybo_top_util_vector_logic_0_1                 |     1|
|69    |      rst_gen                                    |zybo_top_rst_gen_0                             |    13|
|70    |        inst                                     |rst_gen_wrap                                   |    13|
|71    |          i_rst_gen                              |rst_gen                                        |    13|
|72    |      rx_dc_fifo                                 |zybo_top_fifo_generator_0_1                    |    26|
|73    |        U0                                       |fifo_generator_v13_1_4                         |    26|
|74    |          inst_fifo_gen                          |fifo_generator_v13_1_4_synth                   |    26|
|75    |            \gconvfifo.rf                        |fifo_generator_top                             |    26|
|76    |              \gbi.bi                            |fifo_generator_v13_1_4_builtin                 |    26|
|77    |                \g7ser_birst.rstbt               |reset_builtin_7                                |    21|
|78    |                \v7_bi_fifo.fblk                 |builtin_top_v6                                 |     5|
|79    |                  \gextw[1].gnll_fifo.inst_extd  |builtin_extdepth_v6                            |     5|
|80    |                    \gonep.inst_prim             |builtin_prim_v6                                |     1|
|81    |      slice_b                                    |zybo_top_r_slice_1                             |     0|
|82    |      slice_g                                    |zybo_top_r_slice_0                             |     0|
|83    |      slice_hsync                                |zybo_top_data_slice_0                          |     0|
|84    |      slice_r                                    |zybo_top_xlslice_0_1                           |     0|
|85    |      slice_vde                                  |zybo_top_data_slice_2                          |     0|
|86    |      slice_vsync                                |zybo_top_data_slice_1                          |     0|
|87    |    hdmi_tx                                      |hdmi_tx_imp_1AAPD2P                            |   437|
|88    |      concat                                     |zybo_top_concat_0                              |     0|
|89    |      concat_rgb                                 |zybo_top_concat_rgb_0                          |     0|
|90    |      not_full                                   |zybo_top_util_vector_logic_0_0                 |     1|
|91    |      rgb2dvi                                    |zybo_top_rgb2dvi_0                             |   410|
|92    |        U0                                       |rgb2dvi                                        |   410|
|93    |          \ClockGenInternal.ClockGenX            |ClockGen                                       |    17|
|94    |            LockLostReset                        |ResetBridge_5                                  |     3|
|95    |              SyncAsyncx                         |SyncAsync_6                                    |     2|
|96    |            PLL_LockSyncAsync                    |SyncAsync__parameterized1                      |     2|
|97    |          ClockSerializer                        |OutputSERDES                                   |     3|
|98    |          \DataEncoders[0].DataEncoder           |TMDS_Encoder                                   |   133|
|99    |          \DataEncoders[0].DataSerializer        |OutputSERDES_0                                 |     3|
|100   |          \DataEncoders[1].DataEncoder           |TMDS_Encoder_1                                 |   123|
|101   |          \DataEncoders[1].DataSerializer        |OutputSERDES_2                                 |     3|
|102   |          \DataEncoders[2].DataEncoder           |TMDS_Encoder_3                                 |   123|
|103   |          \DataEncoders[2].DataSerializer        |OutputSERDES_4                                 |     3|
|104   |          LockLostReset                          |ResetBridge                                    |     2|
|105   |            SyncAsyncx                           |SyncAsync                                      |     2|
|106   |      slice_b                                    |zybo_top_slice_b_0                             |     0|
|107   |      slice_g                                    |zybo_top_slice_g_0                             |     0|
|108   |      slice_hsync                                |zybo_top_slice_hsync_0                         |     0|
|109   |      slice_r                                    |zybo_top_slice_r_0                             |     0|
|110   |      slice_vde                                  |zybo_top_slice_vde_0                           |     0|
|111   |      slice_vsync                                |zybo_top_slice_vsync_0                         |     0|
|112   |      tx_dc_fifo                                 |zybo_top_fifo_generator_0_2                    |    26|
|113   |        U0                                       |fifo_generator_v13_1_4__parameterized1         |    26|
|114   |          inst_fifo_gen                          |fifo_generator_v13_1_4_synth__parameterized0   |    26|
|115   |            \gconvfifo.rf                        |fifo_generator_top__parameterized0             |    26|
|116   |              \gbi.bi                            |fifo_generator_v13_1_4_builtin__parameterized0 |    26|
|117   |                \g7ser_birst.rstbt               |reset_builtin                                  |    21|
|118   |                \v7_bi_fifo.fblk                 |builtin_top_v6__parameterized0                 |     5|
|119   |                  \gextw[1].gnll_fifo.inst_extd  |builtin_extdepth_v6__parameterized0            |     5|
|120   |                    \gonep.inst_prim             |builtin_prim_v6__parameterized0                |     1|
+------+-------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23458 ; free virtual = 72947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1294 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.406 ; gain = 209.488 ; free physical = 23514 ; free virtual = 73002
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.406 ; gain = 518.156 ; free physical = 23515 ; free virtual = 73004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

448 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.406 ; gain = 530.738 ; free physical = 23490 ; free virtual = 72978
INFO: [Common 17-1381] The checkpoint '/home/vlsi1_010hs23/ex6/vivado/ex6.runs/synth_1/zybo_top_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1647.406 ; gain = 0.000 ; free physical = 23489 ; free virtual = 72978
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 18:18:53 2024...
