Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 30 12:15:42 2016
| Host         : linux-2g37 running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 235 register/latch pins with no clock driven by root clock pin: design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/C (HIGH)

 There are 235 register/latch pins with no clock driven by root clock pin: design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 442 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.111     -110.376                    207                13388        0.059        0.000                      0                13380        3.000        0.000                       0                  5247  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                    {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.737        0.000                      0                  222        0.123        0.000                      0                  222       15.812        0.000                       0                   240  
design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       11.896        0.000                      0                   46        0.265        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                   -1.111     -110.376                    207                13109        0.059        0.000                      0                13109        3.870        0.000                       0                  4964  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            clk_out1_design_1_clk_wiz_0_0                clk_out1_design_1_clk_wiz_0_0                      8.604        0.000                      0                    2        0.469        0.000                      0                    2  
**async_default**                            design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       31.211        0.000                      0                    1        0.751        0.000                      0                    1  
**default**                                  clk_out1_design_1_clk_wiz_0_0                                                                   9.025        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.957ns  (logic 0.594ns (20.088%)  route 2.363ns (79.912%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 36.285 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.541    22.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X26Y37         LUT3 (Prop_lut3_I2_O)        0.105    22.798 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.798    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X26Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.410    36.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.256    36.541    
                         clock uncertainty           -0.035    36.505    
    SLICE_X26Y37         FDCE (Setup_fdce_C_D)        0.030    36.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.535    
                         arrival time                         -22.798    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.643ns (25.287%)  route 1.900ns (74.713%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 19.480 - 16.667 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711     1.711    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.792 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.381     3.173    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X30Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDCE (Prop_fdce_C_Q)         0.433     3.606 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/Q
                         net (fo=14, routed)          1.054     4.659    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.105     4.764 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.222     4.987    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X14Y60         LUT5 (Prop_lut5_I0_O)        0.105     5.092 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.624     5.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    18.131    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.208 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.272    19.480    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.316    19.796    
                         clock uncertainty           -0.035    19.761    
    SLICE_X29Y58         FDRE (Setup_fdre_C_CE)      -0.164    19.597    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         19.597    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.755ns  (logic 0.594ns (21.559%)  route 2.161ns (78.441%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 36.286 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.339    22.491    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y39         LUT2 (Prop_lut2_I0_O)        0.105    22.596 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.411    36.286    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.256    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y39         FDCE (Setup_fdce_C_D)        0.030    36.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -22.596    
  -------------------------------------------------------------------
                         slack                                 13.940    

Slack (MET) :             13.942ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.755ns  (logic 0.594ns (21.559%)  route 2.161ns (78.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 36.286 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.339    22.491    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y39         LUT4 (Prop_lut4_I2_O)        0.105    22.596 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.411    36.286    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.256    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y39         FDCE (Setup_fdce_C_D)        0.032    36.538    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.538    
                         arrival time                         -22.596    
  -------------------------------------------------------------------
                         slack                                 13.942    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.745ns  (logic 0.594ns (21.638%)  route 2.151ns (78.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 36.285 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.329    22.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y37         LUT6 (Prop_lut6_I4_O)        0.105    22.586 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.410    36.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.256    36.541    
                         clock uncertainty           -0.035    36.505    
    SLICE_X25Y37         FDCE (Setup_fdce_C_D)        0.032    36.537    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -22.586    
  -------------------------------------------------------------------
                         slack                                 13.951    

Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.776ns  (logic 0.615ns (22.152%)  route 2.161ns (77.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 36.286 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.339    22.491    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y39         LUT5 (Prop_lut5_I3_O)        0.126    22.617 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.617    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.411    36.286    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.256    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X27Y39         FDCE (Setup_fdce_C_D)        0.069    36.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.575    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 13.958    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.579ns  (logic 0.594ns (23.030%)  route 1.985ns (76.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 36.285 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.163    22.315    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y38         LUT6 (Prop_lut6_I4_O)        0.105    22.420 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.420    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X27Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.410    36.285    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.256    36.541    
                         clock uncertainty           -0.035    36.505    
    SLICE_X27Y38         FDCE (Setup_fdce_C_D)        0.030    36.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.535    
                         arrival time                         -22.420    
  -------------------------------------------------------------------
                         slack                                 14.115    

Slack (MET) :             14.210ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.482ns  (logic 0.594ns (23.929%)  route 1.888ns (76.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 36.283 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.067    22.218    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.105    22.323 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.323    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X29Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.408    36.283    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.256    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.030    36.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.533    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                 14.210    

Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.503ns  (logic 0.615ns (24.567%)  route 1.888ns (75.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 36.283 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.822    21.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I0_O)        0.105    21.152 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.067    22.218    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y39         LUT4 (Prop_lut4_I2_O)        0.126    22.344 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X29Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.408    36.283    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.256    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.069    36.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.572    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.702ns  (logic 0.594ns (34.903%)  route 1.108ns (65.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 36.147 - 33.333 ) 
    Source Clock Delay      (SCD):    3.175ns = ( 19.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.711    18.377    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.458 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.383    19.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X29Y58         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.384    20.225 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=4, routed)           0.672    20.897    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X29Y57         LUT6 (Prop_lut6_I4_O)        0.105    21.002 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.436    21.438    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun1__0
    SLICE_X30Y57         LUT6 (Prop_lut6_I1_O)        0.105    21.543 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.543    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X30Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.465    34.798    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.875 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         1.272    36.147    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X30Y57         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.316    36.463    
                         clock uncertainty           -0.035    36.427    
    SLICE_X30Y57         FDCE (Setup_fdce_C_D)        0.074    36.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                         -21.543    
  -------------------------------------------------------------------
                         slack                                 14.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.557     1.395    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X31Y73         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.536 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.647    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.825     1.797    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5/CLK
                         clock pessimism             -0.389     1.408    
    SLICE_X30Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.523    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.948%)  route 0.111ns (44.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.622     1.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y28         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.111     1.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[10]
    SLICE_X65Y28         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.896     1.868    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y28         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.393     1.475    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.076     1.551    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.566%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.556     1.394    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X35Y73         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.175     1.711    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.825     1.797    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16/CLK
                         clock pessimism             -0.368     1.429    
    SLICE_X30Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.546    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.557     1.395    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X31Y73         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.523 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.634    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[9]
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.825     1.797    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X30Y73         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7/CLK
                         clock pessimism             -0.389     1.408    
    SLICE_X30Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.464    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.557     1.395    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X33Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.119     1.655    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11_n_0
    SLICE_X32Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.825     1.797    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X32Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_12/C
                         clock pessimism             -0.389     1.408    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.070     1.478    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.230%)  route 0.107ns (33.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.566     1.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X30Y62         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     1.568 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/Q
                         net (fo=1, routed)           0.107     1.675    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.720 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.720    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X30Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.838     1.810    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X30Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/C
                         clock pessimism             -0.389     1.421    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.121     1.542    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.915%)  route 0.131ns (48.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.624     1.463    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y30         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.131     1.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[7]
    SLICE_X64Y28         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.896     1.868    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y28         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]/C
                         clock pessimism             -0.393     1.475    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.078     1.553    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_15/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_16/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.556     1.394    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X35Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     1.535 r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_15/Q
                         net (fo=1, routed)           0.114     1.649    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_15_n_0
    SLICE_X34Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.824     1.796    design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X34Y73         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_16/C
                         clock pessimism             -0.389     1.407    
    SLICE_X34Y73         FDCE (Hold_fdce_C_D)         0.060     1.467    design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.230%)  route 0.108ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.571     1.409    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X14Y60         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.164     1.573 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.108     1.682    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[6]
    SLICE_X13Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.842     1.814    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X13Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -0.389     1.425    
    SLICE_X13Y61         FDCE (Hold_fdce_C_D)         0.070     1.495    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.266%)  route 0.129ns (47.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.566     1.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X31Y62         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     1.545 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[15]/Q
                         net (fo=3, routed)           0.129     1.674    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X31Y63         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    design_1_i/mdm_1/U0/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=239, routed)         0.835     1.807    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X31Y63         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[15]/C
                         clock pessimism             -0.389     1.418    
    SLICE_X31Y63         FDCE (Hold_fdce_C_D)         0.066     1.484    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_17/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X31Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X35Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X34Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[27]_MDM_Core_I1_Config_Reg_reg_c_6/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X31Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X31Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y36   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y73   design_1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.667      15.812     SLICE_X30Y38   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.596ns  (logic 0.698ns (15.186%)  route 3.898ns (84.814%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.861    24.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.408    36.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.278    36.661    
                         clock uncertainty           -0.035    36.625    
    SLICE_X23Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.457    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                         -24.561    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.535ns  (logic 0.698ns (15.391%)  route 3.837ns (84.609%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 36.385 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.800    24.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.410    36.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.278    36.663    
                         clock uncertainty           -0.035    36.627    
    SLICE_X21Y36         FDCE (Setup_fdce_C_CE)      -0.168    36.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.459    
                         arrival time                         -24.500    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             12.039ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.454ns  (logic 0.698ns (15.672%)  route 3.756ns (84.328%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.718    24.419    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.408    36.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.278    36.661    
                         clock uncertainty           -0.035    36.625    
    SLICE_X22Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.457    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                         -24.419    
  -------------------------------------------------------------------
                         slack                                 12.039    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.426ns  (logic 0.698ns (15.771%)  route 3.728ns (84.229%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 36.385 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.679    23.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I2_O)        0.105    23.847 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.544    24.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.410    36.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.278    36.663    
                         clock uncertainty           -0.035    36.627    
    SLICE_X25Y38         FDCE (Setup_fdce_C_CE)      -0.168    36.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.459    
                         arrival time                         -24.391    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.426ns  (logic 0.698ns (15.771%)  route 3.728ns (84.229%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 36.385 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.679    23.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I2_O)        0.105    23.847 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.544    24.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.410    36.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.278    36.663    
                         clock uncertainty           -0.035    36.627    
    SLICE_X25Y38         FDCE (Setup_fdce_C_CE)      -0.168    36.459    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.459    
                         arrival time                         -24.391    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.326ns  (logic 0.698ns (16.135%)  route 3.628ns (83.865%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 36.384 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.591    24.291    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.409    36.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.278    36.662    
                         clock uncertainty           -0.035    36.626    
    SLICE_X24Y36         FDCE (Setup_fdce_C_CE)      -0.168    36.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -24.291    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.296ns  (logic 0.698ns (16.247%)  route 3.598ns (83.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.561    24.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.407    36.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.278    36.660    
                         clock uncertainty           -0.035    36.624    
    SLICE_X24Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.296ns  (logic 0.698ns (16.247%)  route 3.598ns (83.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.561    24.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.407    36.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.278    36.660    
                         clock uncertainty           -0.035    36.624    
    SLICE_X24Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.296ns  (logic 0.698ns (16.247%)  route 3.598ns (83.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.561    24.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.407    36.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.278    36.660    
                         clock uncertainty           -0.035    36.624    
    SLICE_X24Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.296ns  (logic 0.698ns (16.247%)  route 3.598ns (83.753%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.298ns = ( 19.965 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.385    19.965    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.353    20.318 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=16, routed)          1.505    21.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[6]
    SLICE_X28Y57         LUT3 (Prop_lut3_I2_O)        0.240    22.063 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=7, routed)           1.532    23.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X25Y41         LUT5 (Prop_lut5_I3_O)        0.105    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.561    24.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    34.898    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.975 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.407    36.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y34         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.278    36.660    
                         clock uncertainty           -0.035    36.624    
    SLICE_X24Y34         FDCE (Setup_fdce_C_CE)      -0.168    36.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                 12.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.262%)  route 0.176ns (45.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871     0.871    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.897 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.572     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.176     1.808    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.853    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013     1.013    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.042 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.843     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.416     1.468    
    SLICE_X14Y59         FDCE (Hold_fdce_C_D)         0.120     1.588    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.380%)  route 0.232ns (52.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871     0.871    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.897 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.572     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.232     1.864    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X14Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.909    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013     1.013    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.042 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.843     1.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.416     1.468    
    SLICE_X14Y59         FDCE (Hold_fdce_C_D)         0.121     1.589    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.708%)  route 0.230ns (55.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871     0.871    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.897 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.569     1.465    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.230     1.836    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X29Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X29Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013     1.013    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.042 r  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839     1.880    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.415     1.465    
    SLICE_X29Y59         FDCE (Hold_fdce_C_D)         0.092     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.191ns (31.774%)  route 0.410ns (68.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 18.547 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.569    18.132    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.146    18.278 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=17, routed)          0.208    18.485    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X28Y58         LUT1 (Prop_lut1_I0_O)        0.045    18.530 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.203    18.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X28Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.415    18.132    
    SLICE_X28Y58         FDCE (Hold_fdce_C_D)         0.077    18.209    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.209    
                         arrival time                          18.733    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.669ns  (logic 0.191ns (28.565%)  route 0.478ns (71.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.169    18.443    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y64         LUT5 (Prop_lut5_I4_O)        0.045    18.488 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.309    18.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.842    18.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y61         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X15Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.139    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.797    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y59   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X14Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y58   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y61   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          207  Failing Endpoints,  Worst Slack       -1.111ns,  Total Violation     -110.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 6.025ns (55.669%)  route 4.798ns (44.331%))
  Logic Levels:           30  (CARRY4=22 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 8.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X64Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/Q
                         net (fo=129, routed)         0.629     0.574    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.105     0.679 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4/O
                         net (fo=118, routed)         0.902     1.581    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.105     1.686 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.143 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.143    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.241 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.506 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][11]_i_3/O[1]
                         net (fo=4, routed)           0.639     3.145    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/p_3_in[17]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.250     3.395 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.839 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.839    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.939 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.139 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.139    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.239 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.239    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.439 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.440    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.697 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_6/O[1]
                         net (fo=4, routed)           0.619     5.316    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/a_prim2[29]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.245     5.561 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.018 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.018    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.312 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.312    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.410 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.410    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.675 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][31]_i_2/O[1]
                         net (fo=2, routed)           0.744     7.420    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_a_prim[29]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.250     7.670 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][5]_i_2/O
                         net (fo=3, routed)           0.245     7.915    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_d_prim[5]
    SLICE_X66Y47         LUT2 (Prop_lut2_I1_O)        0.105     8.020 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7/O
                         net (fo=1, routed)           0.000     8.020    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.464 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.564    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.664 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.664    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.764 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.764    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.021 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2/O[1]
                         net (fo=3, routed)           0.410     9.431    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_c_prim[21]
    SLICE_X70Y56         LUT6 (Prop_lut6_I5_O)        0.245     9.676 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][28]_i_2/O
                         net (fo=2, routed)           0.608    10.284    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_b_prim[28]
    SLICE_X68Y55         LUT5 (Prop_lut5_I2_O)        0.105    10.389 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][28]_i_1/O
                         net (fo=1, routed)           0.000    10.389    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[28]
    SLICE_X68Y55         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.267     8.981    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X68Y55         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][28]/C
                         clock pessimism              0.340     9.321    
                         clock uncertainty           -0.074     9.247    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.032     9.279    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][28]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 5.852ns (54.105%)  route 4.964ns (45.895%))
  Logic Levels:           31  (CARRY4=23 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.433    -0.001 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/Q
                         net (fo=129, routed)         0.826     0.825    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.105     0.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4/O
                         net (fo=118, routed)         0.593     1.523    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.105     1.628 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.960 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.960    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.058 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.254 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.254    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.352 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.352    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.450 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.548 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.813 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][23]_i_5/O[1]
                         net (fo=4, routed)           0.562     3.375    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/p_3_in[29]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.250     3.625 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.082 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.180 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.180    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.278 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.376 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.641 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_4/O[1]
                         net (fo=4, routed)           0.691     5.332    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/a_prim2[29]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.250     5.582 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5/O
                         net (fo=1, routed)           0.000     5.582    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.334    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][27]_i_2/O[3]
                         net (fo=2, routed)           0.486     7.080    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_a_prim[27]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.257     7.337 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][3]_i_2/O
                         net (fo=3, routed)           0.488     7.825    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_d_prim[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.244 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.344 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.723 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2/O[0]
                         net (fo=3, routed)           0.565     9.287    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_c_prim[16]
    SLICE_X72Y51         LUT6 (Prop_lut6_I5_O)        0.238     9.525 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][23]_i_2/O
                         net (fo=2, routed)           0.752    10.277    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_b_prim[23]
    SLICE_X65Y60         LUT5 (Prop_lut5_I0_O)        0.105    10.382 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][23]_i_1/O
                         net (fo=1, routed)           0.000    10.382    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[23]
    SLICE_X65Y60         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.262     8.976    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X65Y60         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][23]/C
                         clock pessimism              0.340     9.316    
                         clock uncertainty           -0.074     9.242    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.033     9.275    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.028ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.740ns  (logic 6.225ns (57.961%)  route 4.515ns (42.039%))
  Logic Levels:           32  (CARRY4=24 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 8.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X64Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/Q
                         net (fo=129, routed)         0.629     0.574    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.105     0.679 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4/O
                         net (fo=118, routed)         0.902     1.581    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.105     1.686 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.143 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.143    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.241 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.506 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][11]_i_3/O[1]
                         net (fo=4, routed)           0.639     3.145    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/p_3_in[17]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.250     3.395 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.839 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.839    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.939 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.139 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.139    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.239 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.239    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.439 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.440    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.697 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_6/O[1]
                         net (fo=4, routed)           0.619     5.316    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/a_prim2[29]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.245     5.561 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.018 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.018    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.312 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.312    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.410 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.410    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.675 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][31]_i_2/O[1]
                         net (fo=2, routed)           0.744     7.420    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_a_prim[29]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.250     7.670 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][5]_i_2/O
                         net (fo=3, routed)           0.245     7.915    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_d_prim[5]
    SLICE_X66Y47         LUT2 (Prop_lut2_I1_O)        0.105     8.020 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7/O
                         net (fo=1, routed)           0.000     8.020    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.464 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.564    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.664 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.664    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.764 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.764    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.864 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.864    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.964 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.964    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.221 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_2/O[1]
                         net (fo=3, routed)           0.384     9.606    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_c_prim[29]
    SLICE_X68Y53         LUT6 (Prop_lut6_I5_O)        0.245     9.851 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][4]_i_2/O
                         net (fo=2, routed)           0.350    10.201    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_b_prim[4]
    SLICE_X68Y55         LUT5 (Prop_lut5_I2_O)        0.105    10.306 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][4]_i_1/O
                         net (fo=1, routed)           0.000    10.306    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[4]
    SLICE_X68Y55         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.267     8.981    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X68Y55         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][4]/C
                         clock pessimism              0.340     9.321    
                         clock uncertainty           -0.074     9.247    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.032     9.279    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][4]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 -1.028    

Slack (VIOLATED) :        -1.027ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.735ns  (logic 6.052ns (56.375%)  route 4.683ns (43.625%))
  Logic Levels:           33  (CARRY4=25 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.433    -0.001 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/Q
                         net (fo=129, routed)         0.826     0.825    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.105     0.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4/O
                         net (fo=118, routed)         0.593     1.523    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.105     1.628 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.960 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.960    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.058 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.254 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.254    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.352 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.352    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.450 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.548 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.813 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][23]_i_5/O[1]
                         net (fo=4, routed)           0.562     3.375    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/p_3_in[29]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.250     3.625 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.082 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.180 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.180    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.278 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.376 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.641 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_4/O[1]
                         net (fo=4, routed)           0.691     5.332    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/a_prim2[29]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.250     5.582 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5/O
                         net (fo=1, routed)           0.000     5.582    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.334    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][27]_i_2/O[3]
                         net (fo=2, routed)           0.486     7.080    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_a_prim[27]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.257     7.337 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][3]_i_2/O
                         net (fo=3, routed)           0.488     7.825    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_d_prim[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.244 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.344 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.645    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.745 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.745    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.923 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_2/O[0]
                         net (fo=3, routed)           0.541     9.463    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_c_prim[24]
    SLICE_X66Y59         LUT6 (Prop_lut6_I5_O)        0.238     9.701 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][31]_i_2/O
                         net (fo=2, routed)           0.495    10.196    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_b_prim[31]
    SLICE_X67Y59         LUT5 (Prop_lut5_I0_O)        0.105    10.301 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][31]_i_1/O
                         net (fo=1, routed)           0.000    10.301    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[31]
    SLICE_X67Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.263     8.977    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X67Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][31]/C
                         clock pessimism              0.340     9.317    
                         clock uncertainty           -0.074     9.243    
    SLICE_X67Y59         FDRE (Setup_fdre_C_D)        0.032     9.275    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][31]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 -1.027    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 6.235ns (57.880%)  route 4.537ns (42.120%))
  Logic Levels:           32  (CARRY4=24 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X64Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/Q
                         net (fo=129, routed)         0.629     0.574    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.105     0.679 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4/O
                         net (fo=118, routed)         0.902     1.581    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.105     1.686 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.143 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.143    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.241 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.506 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][11]_i_3/O[1]
                         net (fo=4, routed)           0.639     3.145    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/p_3_in[17]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.250     3.395 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.839 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.839    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.939 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.139 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.139    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.239 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.239    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.439 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.440    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.697 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_6/O[1]
                         net (fo=4, routed)           0.619     5.316    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/a_prim2[29]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.245     5.561 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.018 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.018    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.312 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.312    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.410 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.410    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.675 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][31]_i_2/O[1]
                         net (fo=2, routed)           0.744     7.420    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_a_prim[29]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.250     7.670 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][5]_i_2/O
                         net (fo=3, routed)           0.245     7.915    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_d_prim[5]
    SLICE_X66Y47         LUT2 (Prop_lut2_I1_O)        0.105     8.020 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7/O
                         net (fo=1, routed)           0.000     8.020    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.464 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.564    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.664 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.664    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.764 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.764    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.864 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.864    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.964 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.964    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.226 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_2/O[3]
                         net (fo=3, routed)           0.423     9.650    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_c_prim[31]
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.250     9.900 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][6]_i_2/O
                         net (fo=2, routed)           0.334    10.234    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_b_prim[6]
    SLICE_X66Y59         LUT5 (Prop_lut5_I0_O)        0.105    10.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000    10.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[6]_21[6]
    SLICE_X66Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.263     8.977    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][6]/C
                         clock pessimism              0.340     9.317    
                         clock uncertainty           -0.074     9.243    
    SLICE_X66Y59         FDRE (Setup_fdre_C_D)        0.072     9.315    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][6]
  -------------------------------------------------------------------
                         required time                          9.315    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 6.238ns (58.317%)  route 4.459ns (41.683%))
  Logic Levels:           34  (CARRY4=26 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 8.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.433    -0.001 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/Q
                         net (fo=129, routed)         0.826     0.825    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.105     0.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4/O
                         net (fo=118, routed)         0.593     1.523    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.105     1.628 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.960 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.960    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.058 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.254 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.254    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.352 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.352    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.450 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.548 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.813 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][23]_i_5/O[1]
                         net (fo=4, routed)           0.562     3.375    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/p_3_in[29]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.250     3.625 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.082 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.180 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.180    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.278 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.376 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.641 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_4/O[1]
                         net (fo=4, routed)           0.691     5.332    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/a_prim2[29]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.250     5.582 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5/O
                         net (fo=1, routed)           0.000     5.582    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.334    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][27]_i_2/O[3]
                         net (fo=2, routed)           0.486     7.080    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_a_prim[27]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.257     7.337 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][3]_i_2/O
                         net (fo=3, routed)           0.488     7.825    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_d_prim[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.244 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.344 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.645    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.745 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.745    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.845 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.845    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_2_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.102 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_2/O[1]
                         net (fo=3, routed)           0.461     9.563    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_c_prim[29]
    SLICE_X69Y56         LUT6 (Prop_lut6_I5_O)        0.245     9.808 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][4]_i_2/O
                         net (fo=2, routed)           0.350    10.158    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_b_prim[4]
    SLICE_X71Y58         LUT5 (Prop_lut5_I2_O)        0.105    10.263 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000    10.263    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[4]_18[4]
    SLICE_X71Y58         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.266     8.980    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X71Y58         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[4][4]/C
                         clock pessimism              0.340     9.320    
                         clock uncertainty           -0.074     9.246    
    SLICE_X71Y58         FDRE (Setup_fdre_C_D)        0.032     9.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.977ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.733ns  (logic 6.225ns (57.997%)  route 4.508ns (42.003%))
  Logic Levels:           32  (CARRY4=24 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 8.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X64Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/Q
                         net (fo=129, routed)         0.629     0.574    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.105     0.679 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4/O
                         net (fo=118, routed)         0.902     1.581    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.105     1.686 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.143 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.143    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.241 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.506 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][11]_i_3/O[1]
                         net (fo=4, routed)           0.639     3.145    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/p_3_in[17]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.250     3.395 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.839 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.839    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.939 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.139 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.139    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.239 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.239    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.439 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.440    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.697 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_6/O[1]
                         net (fo=4, routed)           0.619     5.316    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/a_prim2[29]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.245     5.561 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.018 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.018    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.312 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.312    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.410 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.410    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.675 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][31]_i_2/O[1]
                         net (fo=2, routed)           0.744     7.420    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_a_prim[29]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.250     7.670 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][5]_i_2/O
                         net (fo=3, routed)           0.245     7.915    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_d_prim[5]
    SLICE_X66Y47         LUT2 (Prop_lut2_I1_O)        0.105     8.020 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7/O
                         net (fo=1, routed)           0.000     8.020    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.464 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.564    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.664 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.664    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.764 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.764    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.864 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.864    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.964 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.964    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.221 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_2/O[1]
                         net (fo=3, routed)           0.384     9.606    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_c_prim[29]
    SLICE_X68Y53         LUT6 (Prop_lut6_I5_O)        0.245     9.851 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][4]_i_2/O
                         net (fo=2, routed)           0.343    10.194    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_b_prim[4]
    SLICE_X70Y54         LUT5 (Prop_lut5_I0_O)        0.105    10.299 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.000    10.299    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[6]_21[4]
    SLICE_X70Y54         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.267     8.981    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X70Y54         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][4]/C
                         clock pessimism              0.340     9.321    
                         clock uncertainty           -0.074     9.247    
    SLICE_X70Y54         FDRE (Setup_fdre_C_D)        0.076     9.323    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 -0.977    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 6.235ns (58.350%)  route 4.451ns (41.650%))
  Logic Levels:           32  (CARRY4=24 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X64Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[2]/Q
                         net (fo=129, routed)         0.629     0.574    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[2]
    SLICE_X64Y39         LUT3 (Prop_lut3_I1_O)        0.105     0.679 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4/O
                         net (fo=118, routed)         0.902     1.581    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][18]_i_4_n_0
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.105     1.686 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][3]_i_10_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.143 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.143    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][3]_i_3_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.241 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][7]_i_3_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.506 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[13][11]_i_3/O[1]
                         net (fo=4, routed)           0.639     3.145    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/p_3_in[17]
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.250     3.395 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20/O
                         net (fo=1, routed)           0.000     3.395    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][3]_i_20_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.839 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.839    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][3]_i_4_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.939 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.939    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_4_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_4_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.139 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.139    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_4_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.239 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.239    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_4_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.339 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.339    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_4_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.439 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.440    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_4_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.697 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_6/O[1]
                         net (fo=4, routed)           0.619     5.316    design_1_i/chacha_axi_ip_0/U0/crypto/qr1/a_prim2[29]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.245     5.561 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5/O
                         net (fo=1, routed)           0.000     5.561    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[1][11]_i_5_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.018 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.018    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][11]_i_2_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.116 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.116    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][15]_i_2_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.214 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.214    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][19]_i_2_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.312 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.312    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][23]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.410 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.410    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][27]_i_2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.675 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[1][31]_i_2/O[1]
                         net (fo=2, routed)           0.744     7.420    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_a_prim[29]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.250     7.670 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[13][5]_i_2/O
                         net (fo=3, routed)           0.245     7.915    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_d_prim[5]
    SLICE_X66Y47         LUT2 (Prop_lut2_I1_O)        0.105     8.020 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7/O
                         net (fo=1, routed)           0.000     8.020    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[11][7]_i_7_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.464 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.464    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][7]_i_2_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.564    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][11]_i_2_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.664 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.664    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][15]_i_2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.764 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.764    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][19]_i_2_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.864 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.864    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][23]_i_2_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.964 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.964    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][27]_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.226 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[11][31]_i_2/O[3]
                         net (fo=3, routed)           0.423     9.650    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_c_prim[31]
    SLICE_X66Y58         LUT6 (Prop_lut6_I5_O)        0.250     9.900 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[6][6]_i_2/O
                         net (fo=2, routed)           0.247    10.147    design_1_i/chacha_axi_ip_0/U0/crypto/qr1_b_prim[6]
    SLICE_X65Y59         LUT5 (Prop_lut5_I2_O)        0.105    10.252 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    10.252    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[6]
    SLICE_X65Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.263     8.977    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X65Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][6]/C
                         clock pessimism              0.340     9.317    
                         clock uncertainty           -0.074     9.243    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.033     9.276    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.670ns  (logic 6.148ns (57.618%)  route 4.522ns (42.382%))
  Logic Levels:           33  (CARRY4=25 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.433    -0.001 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/Q
                         net (fo=129, routed)         0.826     0.825    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.105     0.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4/O
                         net (fo=118, routed)         0.593     1.523    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.105     1.628 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.960 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.960    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.058 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.254 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.254    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.352 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.352    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.450 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.548 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.813 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][23]_i_5/O[1]
                         net (fo=4, routed)           0.562     3.375    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/p_3_in[29]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.250     3.625 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.082 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.180 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.180    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.278 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.376 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.641 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_4/O[1]
                         net (fo=4, routed)           0.691     5.332    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/a_prim2[29]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.250     5.582 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5/O
                         net (fo=1, routed)           0.000     5.582    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.334    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][27]_i_2/O[3]
                         net (fo=2, routed)           0.486     7.080    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_a_prim[27]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.257     7.337 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][3]_i_2/O
                         net (fo=3, routed)           0.488     7.825    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_d_prim[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.244 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.344 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.645    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.745 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.745    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.007 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_2/O[3]
                         net (fo=3, routed)           0.405     9.411    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_c_prim[27]
    SLICE_X67Y58         LUT6 (Prop_lut6_I5_O)        0.250     9.661 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][2]_i_2/O
                         net (fo=2, routed)           0.470    10.131    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_b_prim[2]
    SLICE_X65Y59         LUT5 (Prop_lut5_I0_O)        0.105    10.236 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000    10.236    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[2]
    SLICE_X65Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.263     8.977    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X65Y59         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][2]/C
                         clock pessimism              0.340     9.317    
                         clock uncertainty           -0.074     9.243    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.032     9.275    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 5.952ns (55.603%)  route 4.752ns (44.397%))
  Logic Levels:           32  (CARRY4=24 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.023ns = ( 8.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.518    -0.434    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y39         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y39         FDRE (Prop_fdre_C_Q)         0.433    -0.001 f  design_1_i/chacha_axi_ip_0/U0/crypto/FSM_sequential_chacha_ctrl_reg_reg[0]/Q
                         net (fo=129, routed)         0.826     0.825    design_1_i/chacha_axi_ip_0/U0/crypto/chacha_ctrl_reg[0]
    SLICE_X64Y37         LUT3 (Prop_lut3_I2_O)        0.105     0.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4/O
                         net (fo=118, routed)         0.593     1.523    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[7][31]_i_4_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.105     1.628 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][27]_i_11_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.960 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.960    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][27]_i_5_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.058 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][31]_i_9_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.156    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][3]_i_5_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.254 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.254    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][7]_i_4_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.352 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.352    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][11]_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.450 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][15]_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.548 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.548    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][19]_i_5_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.813 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[15][23]_i_5/O[1]
                         net (fo=4, routed)           0.562     3.375    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/p_3_in[29]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.250     3.625 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20/O
                         net (fo=1, routed)           0.000     3.625    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][15]_i_20_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.082 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.082    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_4_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.180 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4/CO[3]
                         net (fo=1, routed)           0.001     4.180    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_4_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.278 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.278    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_4_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.376 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.376    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][27]_i_4_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.641 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][31]_i_4/O[1]
                         net (fo=4, routed)           0.691     5.332    design_1_i/chacha_axi_ip_0/U0/crypto/qr0/a_prim2[29]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.250     5.582 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5/O
                         net (fo=1, routed)           0.000     5.582    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[0][11]_i_5_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.039 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.039    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][11]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.137 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.137    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][15]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.235 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][19]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.333 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.334    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][23]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[0][27]_i_2/O[3]
                         net (fo=2, routed)           0.486     7.080    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_a_prim[27]
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.257     7.337 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[15][3]_i_2/O
                         net (fo=3, routed)           0.488     7.825    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_d_prim[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I1_O)        0.105     7.930 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[10][3]_i_5_n_0
    SLICE_X70Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.244 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.244    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][3]_i_2_n_0
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.344 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][7]_i_2_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.444 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][11]_i_2_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.544 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.545    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][15]_i_2_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.645 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.645    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][19]_i_2_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.823 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[10][23]_i_2/O[0]
                         net (fo=3, routed)           0.629     9.451    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_c_prim[20]
    SLICE_X66Y56         LUT6 (Prop_lut6_I5_O)        0.238     9.689 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][27]_i_2/O
                         net (fo=2, routed)           0.476    10.166    design_1_i/chacha_axi_ip_0/U0/crypto/qr0_b_prim[27]
    SLICE_X66Y58         LUT5 (Prop_lut5_I0_O)        0.105    10.271 r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg[5][27]_i_1/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/chacha_axi_ip_0/U0/crypto/state_new[5]_19[27]
    SLICE_X66Y58         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.263     8.977    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X66Y58         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][27]/C
                         clock pessimism              0.340     9.317    
                         clock uncertainty           -0.074     9.243    
    SLICE_X66Y58         FDRE (Setup_fdre_C_D)        0.072     9.315    design_1_i/chacha_axi_ip_0/U0/crypto/state_reg_reg[5][27]
  -------------------------------------------------------------------
                         required time                          9.315    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                 -0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.624    -0.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y30         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[9]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.936    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.252    -0.481    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155    -0.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.625    -0.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y31         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[12]/Q
                         net (fo=1, routed)           0.103    -0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.936    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.252    -0.481    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.625    -0.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y31         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.266    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[13]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.936    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.252    -0.481    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155    -0.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.624    -0.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y30         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.266    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.936    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.252    -0.481    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.326    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.820%)  route 0.121ns (46.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.628    -0.531    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X41Y34         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDSE (Prop_fdse_C_Q)         0.141    -0.390 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.121    -0.269    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X38Y34         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.902    -0.767    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y34         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.251    -0.517    
    SLICE_X38Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.302%)  route 0.124ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.623    -0.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X40Y29         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.395 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[16]/Q
                         net (fo=4, routed)           0.124    -0.271    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S72_in
    SLICE_X38Y29         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.897    -0.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y29         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.251    -0.522    
    SLICE_X38Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[8].acc_data_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.739%)  route 0.173ns (48.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.633    -0.526    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X41Y49         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[8].acc_data_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[8].acc_data_reg[263]/Q
                         net (fo=1, routed)           0.173    -0.211    design_1_i/chacha_axi_ip_0/U0/crypto/s00_axis_tdata[263]
    SLICE_X41Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.166 r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg[263]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/chacha_axi_ip_0/U0/crypto/data_out_new[263]
    SLICE_X41Y50         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.839    -0.830    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X41Y50         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[263]/C
                         clock pessimism              0.505    -0.325    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091    -0.234    design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[263]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.092%)  route 0.185ns (49.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.631    -0.528    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X48Y49         FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[175]/Q
                         net (fo=1, routed)           0.185    -0.201    design_1_i/chacha_axi_ip_0/U0/crypto/s00_axis_tdata[175]
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg[175]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    design_1_i/chacha_axi_ip_0/U0/crypto/data_out_new[175]
    SLICE_X48Y50         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.836    -0.833    design_1_i/chacha_axi_ip_0/U0/crypto/axis_aclk
    SLICE_X48Y50         FDRE                                         r  design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[175]/C
                         clock pessimism              0.505    -0.328    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091    -0.237    design_1_i/chacha_axi_ip_0/U0/crypto/data_out_reg_reg[175]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.626    -0.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X65Y32         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.223    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.936    -0.733    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.273    -0.460    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.155    -0.305    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.338%)  route 0.270ns (65.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.637    -0.522    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X15Y39         FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=18, routed)          0.270    -0.111    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X14Y41         RAMD32                                       r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.913    -0.756    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.505    
    SLICE_X14Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.196    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y4      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y7      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y7      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y3      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y3      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y6      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y6      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y4      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y4      design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X60Y16     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y36     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y36     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X58Y19     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.290%)  route 0.516ns (59.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.529    -0.423    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDPE (Prop_fdpe_C_Q)         0.348    -0.075 f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.516     0.441    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.410     9.124    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.424     9.548    
                         clock uncertainty           -0.074     9.474    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.429     9.045    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.290%)  route 0.516ns (59.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 9.124 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.529    -0.423    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDPE (Prop_fdpe_C_Q)         0.348    -0.075 f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.516     0.441    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        1.410     9.124    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.424     9.548    
                         clock uncertainty           -0.074     9.474    
    SLICE_X14Y35         FDPE (Recov_fdpe_C_PRE)     -0.429     9.045    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  8.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.779%)  route 0.230ns (64.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.636    -0.523    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.230    -0.165    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.909    -0.760    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.509    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.634    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.779%)  route 0.230ns (64.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.636    -0.523    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X13Y37         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDPE (Prop_fdpe_C_Q)         0.128    -0.395 f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.230    -0.165    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y35         FDPE                                         f  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4962, routed)        0.909    -0.760    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X14Y35         FDPE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.509    
    SLICE_X14Y35         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.634    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.211ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.737ns  (logic 0.489ns (28.150%)  route 1.248ns (71.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 52.913 - 50.000 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.833    18.499    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.580 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.378    19.958    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.384    20.342 f  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.582    20.924    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X28Y64         LUT5 (Prop_lut5_I2_O)        0.105    21.029 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.666    21.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X28Y58         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.565    51.564    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    51.641 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.272    52.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.356    53.269    
                         clock uncertainty           -0.035    53.234    
    SLICE_X28Y58         FDCE (Recov_fdce_C_CLR)     -0.327    52.907    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         52.907    
                         arrival time                         -21.695    
  -------------------------------------------------------------------
                         slack                                 31.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.876%)  route 0.494ns (72.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 18.547 - 16.667 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 18.129 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.871    17.537    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.563 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.566    18.129    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y64         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDCE (Prop_fdce_C_Q)         0.146    18.275 r  design_1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.206    18.481    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y64         LUT5 (Prop_lut5_I3_O)        0.045    18.526 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.288    18.814    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X28Y58         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.013    17.679    design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.708 f  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.839    18.547    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.399    18.148    
    SLICE_X28Y58         FDCE (Remov_fdce_C_CLR)     -0.085    18.063    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.063    
                         arrival time                          18.814    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.025ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.433ns (47.958%)  route 0.470ns (52.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40                                      0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.903    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X15Y41         FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)       -0.072     9.928    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.683ns  (logic 0.348ns (50.923%)  route 0.335ns (49.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.335     0.683    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X5Y35          FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)       -0.208     9.792    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  9.109    

Slack (MET) :             9.157ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.347%)  route 0.389ns (50.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36                                       0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.389     0.768    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y38          FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y38          FDCE (Setup_fdce_C_D)       -0.075     9.925    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  9.157    

Slack (MET) :             9.176ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.584%)  route 0.370ns (49.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.370     0.749    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X5Y35          FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)       -0.075     9.925    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  9.176    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.723%)  route 0.354ns (48.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.354     0.733    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X15Y41         FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)       -0.075     9.925    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.592ns  (logic 0.348ns (58.755%)  route 0.244ns (41.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36                                       0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.244     0.592    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y38          FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y38          FDCE (Setup_fdce_C_D)       -0.210     9.790    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  9.198    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.727ns  (logic 0.379ns (52.150%)  route 0.348ns (47.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.348     0.727    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X15Y41         FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)       -0.073     9.927    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.216ns  (required time - arrival time)
  Source:                 design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.574ns  (logic 0.348ns (60.577%)  route 0.226ns (39.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.226     0.574    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X15Y41         FDCE                                         r  design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y41         FDCE (Setup_fdce_C_D)       -0.210     9.790    design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  9.216    





