$date
	Fri Dec 19 12:06:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit_parallel_tb $end
$var wire 1 ! carry $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! carry $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 ) cout $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
1+
0*
0)
b101 (
b1 '
b11 &
1%
b1 $
b11 #
b101 "
z!
$end
