// Seed: 626356299
module module_0 (
    input tri1 id_0
    , id_10,
    input wand id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8
);
  wire id_11;
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1,
    input  wor   id_2
);
  assign id_1 = id_2 ==? (1);
  id_4 :
  assert property (@(posedge id_4) 1)
  else $display(1);
  always @(1 or("")) begin
    fork
      @(posedge !id_2) begin
        if (id_4 != 1) #1;
      end
      id_5(1 < ~($display(1, (id_1++), id_2, 1'b0)));
      begin
        id_4 <= id_5 | id_4;
        $display;
      end
    join
  end
  assign id_1 = id_4;
  wire id_6 = id_6;
  module_0(
      id_2, id_2, id_0, id_0, id_0, id_0, id_2, id_0, id_0
  );
endmodule
