

#include <SI_EFM8LB1_Register_Enums.h>
#include "EFM8LB1_SMBus_MasterMultibyte.h"
#include "EFM8LB1_I2C_Slave.h"



SI_INTERRUPT (I2C0_ISR, I2C0_IRQn)
{


}


SI_INTERRUPT (SMBUS0_ISR, SMBUS0_IRQn)
{

}

SI_INTERRUPT (TIMER3_ISR, TIMER3_IRQn)
{
	SMB0CF &= ~0x80;
	SMB0CF |= 0x80;
	TMR3CN0 &= ~0x80;

	SMB0CN0_STA = 0;
	SMB_BUSY = 0;
}

SI_INTERRUPT (TIMER4_ISR, TIMER4_IRQn)
{
	SFRPAGE = PG3_PAGE;

	I2C0CN0 &= ~I2C0CN0_I2C0EN__BMASK;
	I2C0CN0 |= I2C0CN0_I2C0EN__ENABLED;

	SFRPAGE = PG2_PAGE;
	TMR4CN0 &= ~TMR4CN0_TF4H__BMASK;

}

SI_INTERRUPT (ADC0EOC_ISR, ADC0EOC_IRQn)
{
	   ADC0CN0_ADINT = 0;
	   ADC_AVG = ADC0/4;
	   CONV_COMPLETE = 1;

}

