{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630298095227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630298095228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:34:54 2021 " "Processing started: Mon Aug 30 01:34:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630298095228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630298095228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto3 -c Projeto3 " "Command: quartus_sta Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630298095229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630298095631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630298096211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630298096211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298096330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298096331 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630298096735 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto3.sdc " "Synopsys Design Constraints File file not found: 'Projeto3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630298096811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298096812 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst99\|auxiliar divisor:inst99\|auxiliar " "create_clock -period 1.000 -name divisor:inst99\|auxiliar divisor:inst99\|auxiliar" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630298096820 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630298096820 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw1 sw1 " "create_clock -period 1.000 -name sw1 sw1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630298096820 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_v2:inst7\|b1_f debounce_v2:inst7\|b1_f " "create_clock -period 1.000 -name debounce_v2:inst7\|b1_f debounce_v2:inst7\|b1_f" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630298096820 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E " "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630298096820 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630298096820 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|combout " "Node \"inst7\|b2_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630298096829 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|dataa " "Node \"inst7\|b2_r~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630298096829 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630298096829 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|combout " "Node \"inst7\|b1_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630298096830 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|datab " "Node \"inst7\|b1_r~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630298096830 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630298096830 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298096837 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298096837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630298096837 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630298096844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630298096851 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630298096854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630298096883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630298097094 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630298097094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.901 " "Worst-case setup slack is -6.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.901            -256.895 divisor:inst99\|auxiliar  " "   -6.901            -256.895 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064            -203.962 sw1  " "   -5.064            -203.962 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851            -246.294 clk_in  " "   -4.851            -246.294 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.524            -203.359 debounce_v2:inst7\|b1_f  " "   -4.524            -203.359 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717             -10.718 LCD_FPGA:inst\|E  " "   -0.717             -10.718 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298097113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 debounce_v2:inst7\|b1_f  " "    0.343               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 divisor:inst99\|auxiliar  " "    0.453               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_in  " "    0.454               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 LCD_FPGA:inst\|E  " "    0.485               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 sw1  " "    0.843               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298097154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298097182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298097210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.882 clk_in  " "   -3.000            -130.882 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 LCD_FPGA:inst\|E  " "   -1.487             -92.194 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 divisor:inst99\|auxiliar  " "   -1.487             -74.350 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -3.602 debounce_v2:inst7\|b1_f  " "   -0.093              -3.602 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298097224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298097224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630298097696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630298097762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630298098501 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298098823 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298098823 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630298098823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630298098833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630298098901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630298098901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.431 " "Worst-case setup slack is -6.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.431            -239.411 divisor:inst99\|auxiliar  " "   -6.431            -239.411 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952            -202.275 sw1  " "   -4.952            -202.275 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509            -205.043 debounce_v2:inst7\|b1_f  " "   -4.509            -205.043 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440            -221.909 clk_in  " "   -4.440            -221.909 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -6.399 LCD_FPGA:inst\|E  " "   -0.620              -6.399 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298098915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 debounce_v2:inst7\|b1_f  " "    0.337               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_in  " "    0.402               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst99\|auxiliar  " "    0.402               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 LCD_FPGA:inst\|E  " "    0.450               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 sw1  " "    0.658               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298098957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298098957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298098978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298098996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.882 clk_in  " "   -3.000            -130.882 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 LCD_FPGA:inst\|E  " "   -1.487             -92.194 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 divisor:inst99\|auxiliar  " "   -1.487             -74.350 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -6.436 debounce_v2:inst7\|b1_f  " "   -0.137              -6.436 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298099017 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630298099444 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298099778 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630298099778 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630298099778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630298099782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630298099799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630298099799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.911 " "Worst-case setup slack is -2.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911            -101.303 divisor:inst99\|auxiliar  " "   -2.911            -101.303 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -77.454 debounce_v2:inst7\|b1_f  " "   -1.941             -77.454 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694             -69.207 sw1  " "   -1.694             -69.207 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546             -58.724 clk_in  " "   -1.546             -58.724 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 LCD_FPGA:inst\|E  " "    0.237               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298099816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 debounce_v2:inst7\|b1_f  " "    0.125               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk_in  " "    0.168               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 divisor:inst99\|auxiliar  " "    0.184               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 LCD_FPGA:inst\|E  " "    0.193               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 sw1  " "    0.252               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298099857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298099880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630298099901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.485 clk_in  " "   -3.000             -94.485 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 LCD_FPGA:inst\|E  " "   -1.000             -62.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 divisor:inst99\|auxiliar  " "   -1.000             -50.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 debounce_v2:inst7\|b1_f  " "    0.275               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630298099924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630298099924 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630298101353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630298101358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630298101689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:35:01 2021 " "Processing ended: Mon Aug 30 01:35:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630298101689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630298101689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630298101689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630298101689 ""}
