// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
// Date        : Wed Jun 20 19:37:01 2018
// Host        : batcomputer running 64-bit Ubuntu 16.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pr_ip_constant_block_inst_0_sim_netlist.v
// Design      : pr_ip_constant_block_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku115-flva1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pr_ip_constant_block_inst_0,ip_constant_block,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "ip_constant_block,Vivado 2018.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ip,
    gateway,
    subnet,
    mac);
  output [31:0]ip;
  output [31:0]gateway;
  output [31:0]subnet;
  output [47:0]mac;

  wire \<const0> ;
  wire \<const1> ;

  assign gateway[31] = \<const0> ;
  assign gateway[30] = \<const1> ;
  assign gateway[29] = \<const1> ;
  assign gateway[28] = \<const0> ;
  assign gateway[27] = \<const0> ;
  assign gateway[26] = \<const1> ;
  assign gateway[25] = \<const0> ;
  assign gateway[24] = \<const0> ;
  assign gateway[23] = \<const0> ;
  assign gateway[22] = \<const0> ;
  assign gateway[21] = \<const0> ;
  assign gateway[20] = \<const0> ;
  assign gateway[19] = \<const0> ;
  assign gateway[18] = \<const0> ;
  assign gateway[17] = \<const1> ;
  assign gateway[16] = \<const0> ;
  assign gateway[15] = \<const0> ;
  assign gateway[14] = \<const0> ;
  assign gateway[13] = \<const0> ;
  assign gateway[12] = \<const0> ;
  assign gateway[11] = \<const0> ;
  assign gateway[10] = \<const0> ;
  assign gateway[9] = \<const0> ;
  assign gateway[8] = \<const1> ;
  assign gateway[7] = \<const0> ;
  assign gateway[6] = \<const0> ;
  assign gateway[5] = \<const0> ;
  assign gateway[4] = \<const0> ;
  assign gateway[3] = \<const1> ;
  assign gateway[2] = \<const0> ;
  assign gateway[1] = \<const1> ;
  assign gateway[0] = \<const0> ;
  assign ip[31] = \<const0> ;
  assign ip[30] = \<const1> ;
  assign ip[29] = \<const1> ;
  assign ip[28] = \<const0> ;
  assign ip[27] = \<const0> ;
  assign ip[26] = \<const1> ;
  assign ip[25] = \<const1> ;
  assign ip[24] = \<const0> ;
  assign ip[23] = \<const0> ;
  assign ip[22] = \<const0> ;
  assign ip[21] = \<const0> ;
  assign ip[20] = \<const0> ;
  assign ip[19] = \<const0> ;
  assign ip[18] = \<const0> ;
  assign ip[17] = \<const1> ;
  assign ip[16] = \<const0> ;
  assign ip[15] = \<const0> ;
  assign ip[14] = \<const0> ;
  assign ip[13] = \<const0> ;
  assign ip[12] = \<const0> ;
  assign ip[11] = \<const0> ;
  assign ip[10] = \<const0> ;
  assign ip[9] = \<const0> ;
  assign ip[8] = \<const1> ;
  assign ip[7] = \<const0> ;
  assign ip[6] = \<const0> ;
  assign ip[5] = \<const0> ;
  assign ip[4] = \<const0> ;
  assign ip[3] = \<const1> ;
  assign ip[2] = \<const0> ;
  assign ip[1] = \<const1> ;
  assign ip[0] = \<const0> ;
  assign mac[47] = \<const0> ;
  assign mac[46] = \<const0> ;
  assign mac[45] = \<const0> ;
  assign mac[44] = \<const0> ;
  assign mac[43] = \<const0> ;
  assign mac[42] = \<const0> ;
  assign mac[41] = \<const1> ;
  assign mac[40] = \<const0> ;
  assign mac[39] = \<const1> ;
  assign mac[38] = \<const1> ;
  assign mac[37] = \<const0> ;
  assign mac[36] = \<const0> ;
  assign mac[35] = \<const1> ;
  assign mac[34] = \<const0> ;
  assign mac[33] = \<const1> ;
  assign mac[32] = \<const0> ;
  assign mac[31] = \<const0> ;
  assign mac[30] = \<const1> ;
  assign mac[29] = \<const0> ;
  assign mac[28] = \<const1> ;
  assign mac[27] = \<const0> ;
  assign mac[26] = \<const1> ;
  assign mac[25] = \<const0> ;
  assign mac[24] = \<const1> ;
  assign mac[23] = \<const0> ;
  assign mac[22] = \<const0> ;
  assign mac[21] = \<const1> ;
  assign mac[20] = \<const1> ;
  assign mac[19] = \<const1> ;
  assign mac[18] = \<const1> ;
  assign mac[17] = \<const1> ;
  assign mac[16] = \<const0> ;
  assign mac[15] = \<const0> ;
  assign mac[14] = \<const0> ;
  assign mac[13] = \<const0> ;
  assign mac[12] = \<const1> ;
  assign mac[11] = \<const0> ;
  assign mac[10] = \<const1> ;
  assign mac[9] = \<const1> ;
  assign mac[8] = \<const0> ;
  assign mac[7] = \<const1> ;
  assign mac[6] = \<const1> ;
  assign mac[5] = \<const1> ;
  assign mac[4] = \<const1> ;
  assign mac[3] = \<const1> ;
  assign mac[2] = \<const0> ;
  assign mac[1] = \<const1> ;
  assign mac[0] = \<const0> ;
  assign subnet[31] = \<const0> ;
  assign subnet[30] = \<const0> ;
  assign subnet[29] = \<const0> ;
  assign subnet[28] = \<const0> ;
  assign subnet[27] = \<const0> ;
  assign subnet[26] = \<const0> ;
  assign subnet[25] = \<const0> ;
  assign subnet[24] = \<const0> ;
  assign subnet[23] = \<const1> ;
  assign subnet[22] = \<const1> ;
  assign subnet[21] = \<const1> ;
  assign subnet[20] = \<const1> ;
  assign subnet[19] = \<const1> ;
  assign subnet[18] = \<const1> ;
  assign subnet[17] = \<const1> ;
  assign subnet[16] = \<const1> ;
  assign subnet[15] = \<const1> ;
  assign subnet[14] = \<const1> ;
  assign subnet[13] = \<const1> ;
  assign subnet[12] = \<const1> ;
  assign subnet[11] = \<const1> ;
  assign subnet[10] = \<const1> ;
  assign subnet[9] = \<const1> ;
  assign subnet[8] = \<const1> ;
  assign subnet[7] = \<const1> ;
  assign subnet[6] = \<const1> ;
  assign subnet[5] = \<const1> ;
  assign subnet[4] = \<const1> ;
  assign subnet[3] = \<const1> ;
  assign subnet[2] = \<const1> ;
  assign subnet[1] = \<const1> ;
  assign subnet[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
