<!-- A diagram for the SLICEL is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
    Figure 2-4: Diagram of SLICEL
  -->
<pb_type name="BLOCK-SLICEL" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DX" num_pins="1" equivalent="false"/>
  <input name="D1" num_pins="1" equivalent="false"/>
  <input name="D2" num_pins="1" equivalent="false"/>
  <input name="D3" num_pins="1" equivalent="false"/>
  <input name="D4" num_pins="1" equivalent="false"/>
  <input name="D5" num_pins="1" equivalent="false"/>
  <input name="D6" num_pins="1" equivalent="false"/>

  <input name="CX" num_pins="1" equivalent="false"/>
  <input name="C1" num_pins="1" equivalent="false"/>
  <input name="C2" num_pins="1" equivalent="false"/>
  <input name="C3" num_pins="1" equivalent="false"/>
  <input name="C4" num_pins="1" equivalent="false"/>
  <input name="C5" num_pins="1" equivalent="false"/>
  <input name="C6" num_pins="1" equivalent="false"/>

  <input name="BX" num_pins="1" equivalent="false"/>
  <input name="B1" num_pins="1" equivalent="false"/>
  <input name="B2" num_pins="1" equivalent="false"/>
  <input name="B3" num_pins="1" equivalent="false"/>
  <input name="B4" num_pins="1" equivalent="false"/>
  <input name="B5" num_pins="1" equivalent="false"/>
  <input name="B6" num_pins="1" equivalent="false"/>

  <input name="AX" num_pins="1" equivalent="false"/>
  <input name="A1" num_pins="1" equivalent="false"/>
  <input name="A2" num_pins="1" equivalent="false"/>
  <input name="A3" num_pins="1" equivalent="false"/>
  <input name="A4" num_pins="1" equivalent="false"/>
  <input name="A5" num_pins="1" equivalent="false"/>
  <input name="A6" num_pins="1" equivalent="false"/>

  <input name="SR" num_pins="1" equivalent="false"/>
  <input name="CE" num_pins="1" equivalent="false"/>

  <clock name="CLK" num_pins="1" equivalent="false"/>

  <input  name="CIN"  num_pins="1" equivalent="false"/>
  <output name="COUT" num_pins="1" equivalent="false"/>

  <output name="DMUX" num_pins="1" equivalent="false"/>
  <output name="D"    num_pins="1" equivalent="false"/>
  <output name="DQ"   num_pins="1" equivalent="false"/>

  <output name="CMUX" num_pins="1" equivalent="false"/>
  <output name="C"    num_pins="1" equivalent="false"/>
  <output name="CQ"   num_pins="1" equivalent="false"/>

  <output name="BMUX" num_pins="1" equivalent="false"/>
  <output name="B"    num_pins="1" equivalent="false"/>
  <output name="BQ"   num_pins="1" equivalent="false"/>

  <output name="AMUX" num_pins="1" equivalent="false"/>
  <output name="A"    num_pins="1" equivalent="false"/>
  <output name="AQ"   num_pins="1" equivalent="false"/>

  <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
       A fracturable 6 input LUT. Can either be;
        - 2 * 5 input, 1 output LUT
        - 1 * 6 input, 1 output LUT
    -->
  <xi:include href="wlut/pb_type.ALUT.xml"/>
  <xi:include href="wlut/pb_type.BLUT.xml"/>
  <xi:include href="muxes/f7amux/pb_type.xml"/>
  <xi:include href="wlut/pb_type.CLUT.xml"/>
  <xi:include href="wlut/pb_type.DLUT.xml"/>
  <xi:include href="muxes/f7bmux/pb_type.xml"/>
  <xi:include href="muxes/f8mux/pb_type.xml"/>

  <!-- D5FF, C5FF, B5FF, A5FF == W5FF -->
  <xi:include href="routing/w5ffmux/pb_type.A5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.B5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.C5FFMUX.xml"/>
  <xi:include href="routing/w5ffmux/pb_type.D5FFMUX.xml"/>

  <xi:include href="w5ff/pb_type.A5FF.xml"/>
  <xi:include href="w5ff/pb_type.B5FF.xml"/>
  <xi:include href="w5ff/pb_type.C5FF.xml"/>
  <xi:include href="w5ff/pb_type.D5FF.xml"/>

  <!-- DFF, CFF, BFF, AFF == WFF -->
  <xi:include href="wff/pb_type.AFF.xml"/>
  <xi:include href="wff/pb_type.BFF.xml"/>
  <xi:include href="wff/pb_type.CFF.xml"/>
  <xi:include href="wff/pb_type.DFF.xml"/>

  <!-- CARRY4 logic -->
  <xi:include href="routing/precyinit_mux/pb_type.xml"/>
  <xi:include href="routing/wcy0/pb_type.ACY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.BCY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.CCY0.xml"/>
  <xi:include href="routing/wcy0/pb_type.DCY0.xml"/>
  <xi:include href="carry4/pb_type.xml"/>

  <!-- WOUTMUX -->
  <xi:include href="routing/aoutmux/pb_type.xml"/>
  <xi:include href="routing/boutmux/pb_type.xml"/>
  <xi:include href="routing/coutmux/pb_type.xml"/>
  <xi:include href="routing/doutmux/pb_type.xml"/>

  <!-- WFFMUX -->
  <xi:include href="routing/affmux/pb_type.xml"/>
  <xi:include href="routing/bffmux/pb_type.xml"/>
  <xi:include href="routing/cffmux/pb_type.xml"/>
  <xi:include href="routing/dffmux/pb_type.xml"/>


  <!--
  <pb_type name="COUT_USED" num_pb="1" blif_model="">
    <input name="I0" num_pins="1"/>
    <input name="O0" num_pins="1"/>
  </pb_type>
  -->

  <!-- DUSED, CUSED, BUSED, AUSED
  <pb_type name="USED" num_pb="4" blif_model="">
    <input name="I0" num_pins="1"/>
    <input name="O0" num_pins="1"/>
  </pb_type>
  -->

  <interconnect>
    <direct name="D1" input="BLOCK-SLICEL.D1" output="BLOCK-DLUT.A1" />
    <direct name="D2" input="BLOCK-SLICEL.D2" output="BLOCK-DLUT.A2" />
    <direct name="D3" input="BLOCK-SLICEL.D3" output="BLOCK-DLUT.A3" />
    <direct name="D4" input="BLOCK-SLICEL.D4" output="BLOCK-DLUT.A4" />
    <direct name="D5" input="BLOCK-SLICEL.D5" output="BLOCK-DLUT.A5" />
    <direct name="D6" input="BLOCK-SLICEL.D6" output="BLOCK-DLUT.A6" />

    <direct name="C1" input="BLOCK-SLICEL.C1" output="BLOCK-CLUT.A1" />
    <direct name="C2" input="BLOCK-SLICEL.C2" output="BLOCK-CLUT.A2" />
    <direct name="C3" input="BLOCK-SLICEL.C3" output="BLOCK-CLUT.A3" />
    <direct name="C4" input="BLOCK-SLICEL.C4" output="BLOCK-CLUT.A4" />
    <direct name="C5" input="BLOCK-SLICEL.C5" output="BLOCK-CLUT.A5" />
    <direct name="C6" input="BLOCK-SLICEL.C6" output="BLOCK-CLUT.A6" />

    <direct name="B1" input="BLOCK-SLICEL.B1" output="BLOCK-BLUT.A1" />
    <direct name="B2" input="BLOCK-SLICEL.B2" output="BLOCK-BLUT.A2" />
    <direct name="B3" input="BLOCK-SLICEL.B3" output="BLOCK-BLUT.A3" />
    <direct name="B4" input="BLOCK-SLICEL.B4" output="BLOCK-BLUT.A4" />
    <direct name="B5" input="BLOCK-SLICEL.B5" output="BLOCK-BLUT.A5" />
    <direct name="B6" input="BLOCK-SLICEL.B6" output="BLOCK-BLUT.A6" />

    <direct name="A1" input="BLOCK-SLICEL.A1" output="BLOCK-ALUT.A1" />
    <direct name="A2" input="BLOCK-SLICEL.A2" output="BLOCK-ALUT.A2" />
    <direct name="A3" input="BLOCK-SLICEL.A3" output="BLOCK-ALUT.A3" />
    <direct name="A4" input="BLOCK-SLICEL.A4" output="BLOCK-ALUT.A4" />
    <direct name="A5" input="BLOCK-SLICEL.A5" output="BLOCK-ALUT.A5" />
    <direct name="A6" input="BLOCK-SLICEL.A6" output="BLOCK-ALUT.A6" />

    <direct name="D5FFMUX_IN_B" input="BLOCK-SLICEL.DX"   output="BEL_RUX-D5FFMUX.IN_B"/>
    <direct name="D5FFMUX_IN_A" input="BLOCK-DLUT.O5"     output="BEL_RUX-D5FFMUX.IN_A"/>
    <direct name="D5FFMUX_OUT"  input="BEL_RUX-D5FFMUX.O" output="BLOCK-D5FF.D"        />

    <direct name="C5FFMUX_IN_B" input="BLOCK-SLICEL.CX"   output="BEL_RUX-C5FFMUX.IN_B"/>
    <direct name="C5FFMUX_IN_A" input="BLOCK-CLUT.O5"     output="BEL_RUX-C5FFMUX.IN_A"/>
    <direct name="C5FFMUX_OUT"  input="BEL_RUX-C5FFMUX.O" output="BLOCK-C5FF.D"        />

    <direct name="B5FFMUX_IN_B" input="BLOCK-SLICEL.BX"   output="BEL_RUX-B5FFMUX.IN_B"/>
    <direct name="B5FFMUX_IN_A" input="BLOCK-BLUT.O5"     output="BEL_RUX-B5FFMUX.IN_A"/>
    <direct name="B5FFMUX_OUT"  input="BEL_RUX-B5FFMUX.O" output="BLOCK-B5FF.D"        />

    <direct name="A5FFMUX_IN_B" input="BLOCK-SLICEL.AX"   output="BEL_RUX-A5FFMUX.IN_B"/>
    <direct name="A5FFMUX_IN_A" input="BLOCK-ALUT.O5"     output="BEL_RUX-A5FFMUX.IN_A"/>
    <direct name="A5FFMUX_OUT"  input="BEL_RUX-A5FFMUX.O" output="BLOCK-A5FF.D"        />

    <!-- WOUTMUX -->
    <direct name="DOUTMUX_IN_D5Q" input="BLOCK-D5FF.Q"        output="BEL_RUX-DOUTMUX.D5Q" />
    <direct name="DOUTMUX_IN_XOR" input="BLOCK-CARRY4.O[3]"   output="BEL_RUX-DOUTMUX.XOR" />
    <direct name="DOUTMUX_IN_O6"  input="BLOCK-DLUT.O6"       output="BEL_RUX-DOUTMUX.O6"  />
    <direct name="DOUTMUX_IN_O5"  input="BLOCK-DLUT.O5"       output="BEL_RUX-DOUTMUX.O5"  />
    <direct name="DOUTMUX_IN_CY"  input="BLOCK-CARRY4.CO[3]"  output="BEL_RUX-DOUTMUX.CY"  />
    <direct name="DOUTMUX_OUT"    input="BEL_RUX-DOUTMUX.OUT" output="BLOCK-SLICEL.DMUX"   />

    <direct name="COUTMUX_IN_C5Q" input="BLOCK-C5FF.Q"        output="BEL_RUX-COUTMUX.C5Q" />
    <direct name="COUTMUX_IN_XOR" input="BLOCK-CARRY4.O[2]"   output="BEL_RUX-COUTMUX.XOR" />
    <direct name="COUTMUX_IN_O6"  input="BLOCK-CLUT.O6"       output="BEL_RUX-COUTMUX.O6"  />
    <direct name="COUTMUX_IN_O5"  input="BLOCK-CLUT.O5"       output="BEL_RUX-COUTMUX.O5"  />
    <direct name="COUTMUX_IN_F7"  input="BEL_MUX-F7BMUX.OUT"  output="BEL_RUX-COUTMUX.F7"  />
    <direct name="COUTMUX_IN_CY"  input="BLOCK-CARRY4.CO[2]"  output="BEL_RUX-COUTMUX.CY"  />
    <direct name="COUTMUX_OUT"    input="BEL_RUX-COUTMUX.OUT" output="BLOCK-SLICEL.CMUX"   />

    <direct name="BOUTMUX_IN_B5Q" input="BLOCK-B5FF.Q"        output="BEL_RUX-BOUTMUX.B5Q" />
    <direct name="BOUTMUX_IN_XOR" input="BLOCK-CARRY4.O[1]"   output="BEL_RUX-BOUTMUX.XOR" />
    <direct name="BOUTMUX_IN_O6"  input="BLOCK-BLUT.O6"       output="BEL_RUX-BOUTMUX.O6"  />
    <direct name="BOUTMUX_IN_O5"  input="BLOCK-BLUT.O5"       output="BEL_RUX-BOUTMUX.O5"  />
    <direct name="BOUTMUX_IN_F8"  input="BEL_MUX-F8MUX.OUT"   output="BEL_RUX-BOUTMUX.F8"  />
    <direct name="BOUTMUX_IN_CY"  input="BLOCK-CARRY4.CO[1]"  output="BEL_RUX-BOUTMUX.CY"  />
    <direct name="BOUTMUX_OUT"    input="BEL_RUX-BOUTMUX.OUT" output="BLOCK-SLICEL.BMUX"   />

    <direct name="AOUTMUX_IN_A5Q" input="BLOCK-A5FF.Q"        output="BEL_RUX-AOUTMUX.A5Q" />
    <direct name="AOUTMUX_IN_XOR" input="BLOCK-CARRY4.O[0]"   output="BEL_RUX-AOUTMUX.XOR" />
    <direct name="AOUTMUX_IN_O6"  input="BLOCK-ALUT.O6"       output="BEL_RUX-AOUTMUX.O6"  />
    <direct name="AOUTMUX_IN_O5"  input="BLOCK-ALUT.O5"       output="BEL_RUX-AOUTMUX.O5"  />
    <direct name="AOUTMUX_IN_F7"  input="BEL_MUX-F7BMUX.OUT"  output="BEL_RUX-AOUTMUX.F7"  />
    <direct name="AOUTMUX_IN_CY"  input="BLOCK-CARRY4.CO[0]"  output="BEL_RUX-AOUTMUX.CY"  />
    <direct name="AOUTMUX_OUT"    input="BEL_RUX-AOUTMUX.OUT" output="BLOCK-SLICEL.AMUX"   />

    <!-- WFFMUX -->
    <direct name="DFFMUX_IN_XOR" input="BLOCK-CARRY4.O[3]"  output="BEL_RUX-DFFMUX.XOR" />
    <direct name="DFFMUX_IN_O6"  input="BLOCK-DLUT.O6"      output="BEL_RUX-DFFMUX.O6"  />
    <direct name="DFFMUX_IN_O5"  input="BLOCK-DLUT.O5"      output="BEL_RUX-DFFMUX.O5"  />
    <direct name="DFFMUX_IN_DX"  input="BLOCK-SLICEL.DX"    output="BEL_RUX-DFFMUX.DX"  />
    <direct name="DFFMUX_IN_CY"  input="BLOCK-CARRY4.CO[3]" output="BEL_RUX-DFFMUX.CY"  />
    <direct name="DFFMUX_OUT"    input="BEL_RUX-DFFMUX.OUT" output="BLOCK-DFF.D"        />

    <direct name="CFFMUX_IN_XOR" input="BLOCK-CARRY4.O[2]"  output="BEL_RUX-CFFMUX.XOR" />
    <direct name="CFFMUX_IN_O6"  input="BLOCK-CLUT.O6"      output="BEL_RUX-CFFMUX.O6"  />
    <direct name="CFFMUX_IN_O5"  input="BLOCK-CLUT.O5"      output="BEL_RUX-CFFMUX.O5"  />
    <direct name="CFFMUX_IN_F7"  input="BEL_MUX-F7BMUX.OUT" output="BEL_RUX-CFFMUX.F7"  />
    <direct name="CFFMUX_IN_CY"  input="BLOCK-CARRY4.CO[2]" output="BEL_RUX-CFFMUX.CY"  />
    <direct name="CFFMUX_IN_CX"  input="BLOCK-SLICEL.CX"    output="BEL_RUX-CFFMUX.CX"  />
    <direct name="CFFMUX_OUT"    input="BEL_RUX-CFFMUX.OUT" output="BLOCK-CFF.D"        />

    <direct name="BFFMUX_IN_XOR" input="BLOCK-CARRY4.O[1]"  output="BEL_RUX-BFFMUX.XOR" />
    <direct name="BFFMUX_IN_O6"  input="BLOCK-BLUT.O6"      output="BEL_RUX-BFFMUX.O6"  />
    <direct name="BFFMUX_IN_O5"  input="BLOCK-BLUT.O5"      output="BEL_RUX-BFFMUX.O5"  />
    <direct name="BFFMUX_IN_F8"  input="BEL_MUX-F8MUX.OUT"  output="BEL_RUX-BFFMUX.F8"  />
    <direct name="BFFMUX_IN_CY"  input="BLOCK-CARRY4.CO[1]" output="BEL_RUX-BFFMUX.CY"  />
    <direct name="BFFMUX_IN_BX"  input="BLOCK-SLICEL.BX"    output="BEL_RUX-BFFMUX.BX"  />
    <direct name="BFFMUX_OUT"    input="BEL_RUX-BFFMUX.OUT" output="BLOCK-BFF.D"        />

    <direct name="AFFMUX_IN_XOR" input="BLOCK-CARRY4.O[0]"  output="BEL_RUX-AFFMUX.XOR" />
    <direct name="AFFMUX_IN_O6"  input="BLOCK-ALUT.O6"      output="BEL_RUX-AFFMUX.O6"  />
    <direct name="AFFMUX_IN_O5"  input="BLOCK-ALUT.O5"      output="BEL_RUX-AFFMUX.O5"  />
    <direct name="AFFMUX_IN_F7"  input="BEL_MUX-F7AMUX.OUT" output="BEL_RUX-AFFMUX.F7"  />
    <direct name="AFFMUX_IN_CY"  input="BLOCK-CARRY4.CO[0]" output="BEL_RUX-AFFMUX.CY"  />
    <direct name="AFFMUX_IN_AX"  input="BLOCK-SLICEL.AX"    output="BEL_RUX-AFFMUX.AX"  />
    <direct name="AFFMUX_OUT"    input="BEL_RUX-AFFMUX.OUT" output="BLOCK-AFF.D"        />

    <!-- AFF -->
    <direct name="DFF" input="BLOCK-DFF.Q" output="BLOCK-SLICEL.AQ" />
    <direct name="CFF" input="BLOCK-CFF.Q" output="BLOCK-SLICEL.BQ" />
    <direct name="BFF" input="BLOCK-BFF.Q" output="BLOCK-SLICEL.CQ" />
    <direct name="AFF" input="BLOCK-AFF.Q" output="BLOCK-SLICEL.DQ" />

    <!-- LUT O6 output -->
    <direct name="F7BMUX_I0" input="BLOCK-DLUT.O6" output="BEL_MUX-F7BMUX.I0" /><direct name="CARRY_S3" input="BLOCK-DLUT.O6" output="BLOCK-CARRY4.S[3]" /><direct name="BLOCK-SLICEL_DOUT" input="BLOCK-DLUT.O6" output="BLOCK-SLICEL.D" />
    <direct name="F7BMUX_I1" input="BLOCK-CLUT.O6" output="BEL_MUX-F7BMUX.I1" /><direct name="CARRY_S2" input="BLOCK-CLUT.O6" output="BLOCK-CARRY4.S[2]" /><direct name="BLOCK-SLICEL_COUT" input="BLOCK-CLUT.O6" output="BLOCK-SLICEL.C" />
    <direct name="F7AMUX_I0" input="BLOCK-BLUT.O6" output="BEL_MUX-F7AMUX.I0" /><direct name="CARRY_S1" input="BLOCK-BLUT.O6" output="BLOCK-CARRY4.S[1]" /><direct name="BLOCK-SLICEL_BOUT" input="BLOCK-BLUT.O6" output="BLOCK-SLICEL.B" />
    <direct name="F7AMUX_I1" input="BLOCK-ALUT.O6" output="BEL_MUX-F7AMUX.I1" /><direct name="CARRY_S0" input="BLOCK-ALUT.O6" output="BLOCK-CARRY4.S[0]" /><direct name="BLOCK-SLICEL_AOUT" input="BLOCK-ALUT.O6" output="BLOCK-SLICEL.A" />

    <!-- Select lines for F7 MUXes -->
    <direct name="CX7S" input="BLOCK-SLICEL.CX" output="BEL_MUX-F7BMUX.S0" />
    <direct name="AX7S" input="BLOCK-SLICEL.AX" output="BEL_MUX-F7AMUX.S0" />

    <!-- F8MUX -->
    <direct name="F8MUX_IN0" input="BEL_MUX-F7BMUX.OUT" output="BEL_MUX-F8MUX.I0" />
    <direct name="F8MUX_IN1" input="BEL_MUX-F7AMUX.OUT" output="BEL_MUX-F8MUX.I1" />
    <direct name="F8MUX_S"   input="BLOCK-SLICEL.BX"    output="BEL_MUX-F8MUX.S0" />
    <!-- <direct name="F8MUX_O"   input="BEL_MUX-F8MUX.O" output="" /> -->

    <!-- Carry -->
    <!-- FIXME! -->
    <direct name="PRECYINIT_MUX.CYINIT" input="BLOCK-SLICEL.AX"           output="BEL_RUX-PRECYINIT_MUX.CYINIT" />
    <direct name="PRECYINIT_MUX.CI"     input="BLOCK-SLICEL.CIN"          output="BEL_RUX-PRECYINIT_MUX.CI"     />
    <direct name="PRECYINIT_MUX.OUT"    input="BEL_RUX-PRECYINIT_MUX.OUT" output="BLOCK-CARRY4.CIN"             />

    <direct name="DCY0_O5" input="BLOCK-DLUT.O5"   output="BEL_RUX-DCY0.O5"    />
    <direct name="DCY0_DX" input="BLOCK-SLICEL.DX" output="BEL_RUX-DCY0.DX"    />
    <direct name="DCY0_O"  input="BEL_RUX-DCY0.O"  output="BLOCK-CARRY4.DI[3]" />

    <direct name="CCY0_O5" input="BLOCK-CLUT.O5"   output="BEL_RUX-CCY0.O5"    />
    <direct name="CCY0_CX" input="BLOCK-SLICEL.CX" output="BEL_RUX-CCY0.CX"    />
    <direct name="CCY0_O"  input="BEL_RUX-CCY0.O"  output="BLOCK-CARRY4.DI[2]" />

    <direct name="BCY0_O5" input="BLOCK-BLUT.O5"   output="BEL_RUX-BCY0.O5"    />
    <direct name="BCY0_BX" input="BLOCK-SLICEL.BX" output="BEL_RUX-BCY0.BX"    />
    <direct name="BCY0_O"  input="BEL_RUX-BCY0.O"  output="BLOCK-CARRY4.DI[1]" />

    <direct name="ACY0_O5" input="BLOCK-ALUT.O5"   output="BEL_RUX-ACY0.O5"    />
    <direct name="ACY0_AX" input="BLOCK-SLICEL.AX" output="BEL_RUX-ACY0.AX"    />
    <direct name="ACY0_O"  input="BEL_RUX-ACY0.O"  output="BLOCK-CARRY4.DI[0]" />

    <direct name="COUT" input="BLOCK-CARRY4.CO[3]" output="BLOCK-SLICEL.COUT"  />

    <!-- Clock, Clock Enable and Reset -->
    <direct name="A5FF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-A5FF.CK"/><direct name="AFF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-AFF.CK"/>
    <direct name="B5FF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-B5FF.CK"/><direct name="BFF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-BFF.CK"/>
    <direct name="C5FF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-C5FF.CK"/><direct name="CFF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-CFF.CK"/>
    <direct name="D5FF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-D5FF.CK"/><direct name="DFF_CK" input="BLOCK-SLICEL.CLK" output="BLOCK-DFF.CK"/>

    <!-- <mux name="CEUSED" input="VCC BLOCK-SLICEL.CE" output="{}"/> -->
    <direct name="A5FF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-A5FF.CE"/><direct name="AFF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-AFF.CE"/>
    <direct name="B5FF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-B5FF.CE"/><direct name="BFF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-BFF.CE"/>
    <direct name="C5FF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-C5FF.CE"/><direct name="CFF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-CFF.CE"/>
    <direct name="D5FF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-D5FF.CE"/><direct name="DFF_CE" input="BLOCK-SLICEL.CE"  output="BLOCK-DFF.CE"/>

    <!-- <mux name="SRUSED" input="GND BLOCK-SLICEL.SR" output="{}"/> -->
    <direct name="A5FF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-A5FF.SR"/><direct name="AFF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-AFF.SR"/>
    <direct name="B5FF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-B5FF.SR"/><direct name="BFF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-BFF.SR"/>
    <direct name="C5FF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-C5FF.SR"/><direct name="CFF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-CFF.SR"/>
    <direct name="D5FF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-D5FF.SR"/><direct name="DFF_SR" input="BLOCK-SLICEL.SR"  output="BLOCK-DFF.SR"/>

  </interconnect>
</pb_type>
