$date
  Wed Oct 12 17:58:30 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module math_real $end
$upscope $end
$scope module memory $end
$var reg 1 ! clock $end
$var reg 1 " data_read $end
$var reg 1 # data_write $end
$var reg 16 $ data_addr[15:0] $end
$var reg 8 % data_in[7:0] $end
$var reg 32 & data_out[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUUUUUUUUUUUUUUUU $
bUUUUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
