#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 13:19:06 2018
# Process ID: 14688
# Current directory: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16948 D:\Fall 2018\CS151\CS151-Verilog-Project\CS151_Processor\CS151_Processor.xpr
# Log file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/vivado.log
# Journal file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 834.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 856.926 ; gain = 22.520
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec  2 13:31:36 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 135 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 899.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.883 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec  2 13:57:04 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.570 ; gain = 0.188
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec  2 14:12:40 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1036.176 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec  2 14:14:20 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.371 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec  2 14:19:36 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.156 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:49]
[Sun Dec  2 14:26:28 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec  2 14:26:55 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1045.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1045.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1046.625 ; gain = 0.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.410 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.148 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1053.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1053.582 ; gain = 0.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.555 ; gain = 0.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.555 ; gain = 0.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
ERROR: [VRFC 10-1412] syntax error near end [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:60]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:60]
ERROR: [VRFC 10-2787] module insMem ignored due to previous errors [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.469 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.469 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec  2 15:28:05 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1155.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1155.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1155.551 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.551 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1160.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1160.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1160.254 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.254 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.066 ; gain = 0.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.066 ; gain = 0.840
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1166.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1166.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.824 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.824 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.305 ; gain = 0.480
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1172.305 ; gain = 0.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.051 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1176.051 ; gain = 0.000
close [ open {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v} w ]
add_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2458] undeclared symbol addout, assumed default net type wire [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1191.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1191.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port addr on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v:45]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <CLK> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:53]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <INC> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:54]
ERROR: [VRFC 10-2063] Module <insMem> not found while processing module instance <IM> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:55]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <CTRL> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:56]
ERROR: [VRFC 10-2063] Module <RegFile64x32> not found while processing module instance <RF> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:57]
ERROR: [VRFC 10-2063] Module <sign_extend> not found while processing module instance <SE> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:58]
ERROR: [VRFC 10-2063] Module <Mux2_1> not found while processing module instance <MUX1> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:59]
ERROR: [VRFC 10-2063] Module <ALU32bit> not found while processing module instance <ALU> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port addr on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v:45]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <CLK> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:53]
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <INC> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:54]
ERROR: [VRFC 10-2063] Module <insMem> not found while processing module instance <IM> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:55]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <CTRL> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:56]
ERROR: [VRFC 10-2063] Module <RegFile64x32> not found while processing module instance <RF> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:57]
ERROR: [VRFC 10-2063] Module <sign_extend> not found while processing module instance <SE> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:58]
ERROR: [VRFC 10-2063] Module <Mux2_1> not found while processing module instance <MUX1> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:59]
ERROR: [VRFC 10-2063] Module <ALU32bit> not found while processing module instance <ALU> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.238 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v} w ]
add_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inc6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port addr on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v:45]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <CLK> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:53]
ERROR: [VRFC 10-2063] Module <inc6bit> not found while processing module instance <INC> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:54]
ERROR: [VRFC 10-2063] Module <insMem> not found while processing module instance <IM> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:55]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <CTRL> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:56]
ERROR: [VRFC 10-2063] Module <RegFile64x32> not found while processing module instance <RF> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:57]
ERROR: [VRFC 10-2063] Module <sign_extend> not found while processing module instance <SE> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:58]
ERROR: [VRFC 10-2063] Module <Mux2_1> not found while processing module instance <MUX1> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:59]
ERROR: [VRFC 10-2063] Module <ALU32bit> not found while processing module instance <ALU> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.238 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port addr on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v:45]
ERROR: [VRFC 10-2063] Module <insMem> not found while processing module instance <IM> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:55]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <CTRL> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:56]
ERROR: [VRFC 10-2063] Module <RegFile64x32> not found while processing module instance <RF> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:57]
ERROR: [VRFC 10-2063] Module <sign_extend> not found while processing module instance <SE> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:58]
ERROR: [VRFC 10-2063] Module <Mux2_1> not found while processing module instance <MUX1> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:59]
ERROR: [VRFC 10-2063] Module <ALU32bit> not found while processing module instance <ALU> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.238 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Carry [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Equal [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegFile64x32
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Mux2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.andder
Compiling module xil_defaultlib.CS151_Or
Compiling module xil_defaultlib.CS151_not
Compiling module xil_defaultlib.CS151_XOR
Compiling module xil_defaultlib.CS151_SHIFT
Compiling module xil_defaultlib.CS151_MOV
Compiling module xil_defaultlib.ALU32bit
Compiling module xil_defaultlib.CS151_Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" Line 53
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.238 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inc6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
WARNING: [VRFC 10-1315] redeclaration of ansi port OverflowCheck is not allowed [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b943a27016554add8cc4ef1e5d39ace7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port A on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:54]
ERROR: [VRFC 10-2063] Module <insMem> not found while processing module instance <IM> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:55]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <CTRL> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:56]
ERROR: [VRFC 10-2063] Module <RegFile64x32> not found while processing module instance <RF> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:57]
ERROR: [VRFC 10-2063] Module <sign_extend> not found while processing module instance <SE> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:58]
ERROR: [VRFC 10-2063] Module <Mux2_1> not found while processing module instance <MUX1> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:59]
ERROR: [VRFC 10-2063] Module <ALU32bit> not found while processing module instance <ALU> [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
