{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699319907796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699319907797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:18:27 2023 " "Processing started: Mon Nov  6 21:18:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699319907797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319907797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319907797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699319908041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699319908041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(233) " "Verilog HDL information at xm23_cpu.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xm23_cpu.v(243) " "Verilog HDL information at xm23_cpu.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file xm23_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm23_cpu " "Found entity 1: xm23_cpu" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(32) " "Verilog HDL information at view_data.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_decoder.v(40) " "Verilog HDL information at instruction_decoder.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_manip.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_manip.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_manip " "Found entity 1: byte_manip" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cex_code.v 1 1 " "Found 1 design units, including 1 entities, in source file cex_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 cex_code " "Found entity 1: cex_code" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(112) " "Verilog HDL information at control_unit.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(144) " "Verilog HDL information at control_unit.v(144): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "int_vect_entry.v(41) " "Verilog HDL information at int_vect_entry.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_vect_entry.v 1 1 " "Found 1 design units, including 1 entities, in source file int_vect_entry.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_vect_entry " "Found entity 1: int_vect_entry" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Found entity 1: traffic_lights" {  } { { "traffic_lights.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/traffic_lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pedest_button.v(16) " "Verilog HDL information at pedest_button.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedest_button.v 1 1 " "Found 1 design units, including 1 entities, in source file pedest_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedest_button " "Found entity 1: pedest_button" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(17) " "Verilog HDL information at timer.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699319913161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_scr_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_scr_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_scr_drv " "Found entity 1: kb_scr_drv" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319913162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xm23_cpu " "Elaborating entity \"xm23_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699319913218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execution_type xm23_cpu.v(39) " "Verilog HDL or VHDL warning at xm23_cpu.v(39): object \"execution_type\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319913223 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extension xm23_cpu.v(41) " "Verilog HDL or VHDL warning at xm23_cpu.v(41): object \"extension\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319913223 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_mem_bus xm23_cpu.v(97) " "Verilog HDL or VHDL warning at xm23_cpu.v(97): object \"mar_mem_bus\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319913223 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(150) " "Verilog HDL or VHDL warning at the xm23_cpu.v(150): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 150 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699319913224 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 xm23_cpu.v(155) " "Verilog HDL assignment warning at xm23_cpu.v(155): truncated value with size 32 to match size of target (16)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913225 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(161) " "Verilog HDL or VHDL warning at the xm23_cpu.v(161): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 161 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699319913225 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(162) " "Verilog HDL or VHDL warning at the xm23_cpu.v(162): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 162 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1699319913225 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 xm23_cpu.v(177) " "Verilog HDL assignment warning at xm23_cpu.v(177): truncated value with size 8 to match size of target (4)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913226 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr xm23_cpu.v(236) " "Verilog HDL Always Construct warning at xm23_cpu.v(236): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319913228 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bkpnt xm23_cpu.v(233) " "Verilog HDL Always Construct warning at xm23_cpu.v(233): inferring latch(es) for variable \"bkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319913228 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(339) " "Verilog HDL assignment warning at xm23_cpu.v(339): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913235 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(340) " "Verilog HDL assignment warning at xm23_cpu.v(340): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913236 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(341) " "Verilog HDL assignment warning at xm23_cpu.v(341): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913236 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(342) " "Verilog HDL assignment warning at xm23_cpu.v(342): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913236 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(343) " "Verilog HDL assignment warning at xm23_cpu.v(343): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913236 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 xm23_cpu.v(352) " "Verilog HDL assignment warning at xm23_cpu.v(352): truncated value with size 16 to match size of target (8)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319913236 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_gpio xm23_cpu.v(27) " "Output port \"test_gpio\" at xm23_cpu.v(27) has no driver" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699319913248 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_gpio2 xm23_cpu.v(28) " "Output port \"test_gpio2\" at xm23_cpu.v(28) has no driver" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699319913248 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[0\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[0\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[1\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[1\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[2\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[2\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[3\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[3\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[4\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[4\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[5\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[5\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[6\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[6\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[7\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[7\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[8\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[8\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[9\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[9\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[10\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[10\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[11\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[11\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[12\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[12\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[13\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[13\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[14\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[14\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[15\] xm23_cpu.v(233) " "Inferred latch for \"bkpnt\[15\]\" at xm23_cpu.v(233)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319913317 "|xm23_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decode5 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decode5\"" {  } { { "xm23_cpu.v" "decode5" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319913383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram " "Elaborating entity \"memory\" for hierarchy \"memory:ram\"" {  } { { "xm23_cpu.v" "ram" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319913384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "view_data view_data:data_viewer " "Elaborating entity \"view_data\" for hierarchy \"view_data:data_viewer\"" {  } { { "xm23_cpu.v" "data_viewer" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929695 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(46) " "Verilog HDL Always Construct warning at view_data.v(46): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(48) " "Verilog HDL Always Construct warning at view_data.v(48): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mem_data view_data.v(49) " "Verilog HDL Always Construct warning at view_data.v(49): variable \"mem_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "view_mode view_data.v(51) " "Verilog HDL Always Construct warning at view_data.v(51): variable \"view_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(53) " "Verilog HDL Always Construct warning at view_data.v(53): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr view_data.v(54) " "Verilog HDL Always Construct warning at view_data.v(54): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "psw_data view_data.v(55) " "Verilog HDL Always Construct warning at view_data.v(55): variable \"psw_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_data view_data.v(57) " "Verilog HDL Always Construct warning at view_data.v(57): variable \"reg_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_mode view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"view_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data view_data.v(32) " "Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] view_data.v(32) " "Inferred latch for \"data\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] view_data.v(32) " "Inferred latch for \"data\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] view_data.v(32) " "Inferred latch for \"data\[2\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] view_data.v(32) " "Inferred latch for \"data\[3\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] view_data.v(32) " "Inferred latch for \"data\[4\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] view_data.v(32) " "Inferred latch for \"data\[5\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] view_data.v(32) " "Inferred latch for \"data\[6\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] view_data.v(32) " "Inferred latch for \"data\[7\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] view_data.v(32) " "Inferred latch for \"data\[8\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] view_data.v(32) " "Inferred latch for \"data\[9\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] view_data.v(32) " "Inferred latch for \"data\[10\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] view_data.v(32) " "Inferred latch for \"data\[11\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] view_data.v(32) " "Inferred latch for \"data\[12\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] view_data.v(32) " "Inferred latch for \"data\[13\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] view_data.v(32) " "Inferred latch for \"data\[14\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] view_data.v(32) " "Inferred latch for \"data\[15\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[0\] view_data.v(32) " "Inferred latch for \"view_mode\[0\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_mode\[1\] view_data.v(32) " "Inferred latch for \"view_mode\[1\]\" at view_data.v(32)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] view_data.v(44) " "Inferred latch for \"LEDG\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] view_data.v(44) " "Inferred latch for \"LEDG\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] view_data.v(44) " "Inferred latch for \"LEDG\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] view_data.v(44) " "Inferred latch for \"LEDG\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] view_data.v(44) " "Inferred latch for \"LEDR\[0\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929696 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] view_data.v(44) " "Inferred latch for \"LEDR\[1\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] view_data.v(44) " "Inferred latch for \"LEDR\[2\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] view_data.v(44) " "Inferred latch for \"LEDR\[3\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] view_data.v(44) " "Inferred latch for \"LEDR\[4\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] view_data.v(44) " "Inferred latch for \"LEDR\[5\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] view_data.v(44) " "Inferred latch for \"LEDR\[6\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] view_data.v(44) " "Inferred latch for \"LEDR\[7\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] view_data.v(44) " "Inferred latch for \"LEDR\[8\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] view_data.v(44) " "Inferred latch for \"LEDR\[9\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] view_data.v(44) " "Inferred latch for \"LEDR\[10\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] view_data.v(44) " "Inferred latch for \"LEDR\[11\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] view_data.v(44) " "Inferred latch for \"LEDR\[12\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] view_data.v(44) " "Inferred latch for \"LEDR\[13\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] view_data.v(44) " "Inferred latch for \"LEDR\[14\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] view_data.v(44) " "Inferred latch for \"LEDR\[15\]\" at view_data.v(44)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] view_data.v(38) " "Inferred latch for \"LEDG\[0\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] view_data.v(38) " "Inferred latch for \"LEDG\[1\]\" at view_data.v(38)" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929697 "|xm23_cpu|view_data:data_viewer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sxt_ext " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sxt_ext\"" {  } { { "xm23_cpu.v" "sxt_ext" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929698 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extension sign_extender.v(17) " "Verilog HDL Always Construct warning at sign_extender.v(17): variable \"extension\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929698 "|xm23_cpu|sign_extender:sxt_ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_manip byte_manip:byte_manipulator " "Elaborating entity \"byte_manip\" for hierarchy \"byte_manip:byte_manipulator\"" {  } { { "xm23_cpu.v" "byte_manipulator" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929698 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "high_clr byte_manip.v(22) " "Verilog HDL Always Construct warning at byte_manip.v(22): variable \"high_clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "high_set byte_manip.v(26) " "Verilog HDL Always Construct warning at byte_manip.v(26): variable \"high_set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "byte_manip.v(15) " "Verilog HDL Case Statement warning at byte_manip.v(15): incomplete case statement has no default case item" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp byte_manip.v(13) " "Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_out byte_manip.v(13) " "Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable \"dst_out\", which holds its previous value in one or more paths through the always construct" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[0\] byte_manip.v(13) " "Inferred latch for \"dst_out\[0\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[1\] byte_manip.v(13) " "Inferred latch for \"dst_out\[1\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[2\] byte_manip.v(13) " "Inferred latch for \"dst_out\[2\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[3\] byte_manip.v(13) " "Inferred latch for \"dst_out\[3\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[4\] byte_manip.v(13) " "Inferred latch for \"dst_out\[4\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[5\] byte_manip.v(13) " "Inferred latch for \"dst_out\[5\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[6\] byte_manip.v(13) " "Inferred latch for \"dst_out\[6\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[7\] byte_manip.v(13) " "Inferred latch for \"dst_out\[7\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[8\] byte_manip.v(13) " "Inferred latch for \"dst_out\[8\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[9\] byte_manip.v(13) " "Inferred latch for \"dst_out\[9\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[10\] byte_manip.v(13) " "Inferred latch for \"dst_out\[10\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[11\] byte_manip.v(13) " "Inferred latch for \"dst_out\[11\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[12\] byte_manip.v(13) " "Inferred latch for \"dst_out\[12\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[13\] byte_manip.v(13) " "Inferred latch for \"dst_out\[13\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[14\] byte_manip.v(13) " "Inferred latch for \"dst_out\[14\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_out\[15\] byte_manip.v(13) " "Inferred latch for \"dst_out\[15\]\" at byte_manip.v(13)" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929699 "|xm23_cpu|byte_manip:byte_manipulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:ID " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:ID\"" {  } { { "xm23_cpu.v" "ID" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit\"" {  } { { "xm23_cpu.v" "ctrl_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_FLT control_unit.v(63) " "Verilog HDL or VHDL warning at control_unit.v(63): object \"PC_FLT\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PRI_FLT control_unit.v(63) " "Verilog HDL or VHDL warning at control_unit.v(63): object \"PRI_FLT\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpucycle_new control_unit.v(75) " "Verilog HDL or VHDL warning at control_unit.v(75): object \"cpucycle_new\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.v(122) " "Verilog HDL assignment warning at control_unit.v(122): truncated value with size 32 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(319) " "Verilog HDL assignment warning at control_unit.v(319): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 control_unit.v(320) " "Verilog HDL assignment warning at control_unit.v(320): truncated value with size 7 to match size of target (4)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(344) " "Verilog HDL assignment warning at control_unit.v(344): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 control_unit.v(369) " "Verilog HDL assignment warning at control_unit.v(369): truncated value with size 7 to match size of target (6)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 control_unit.v(480) " "Verilog HDL assignment warning at control_unit.v(480): truncated value with size 7 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(214) " "Verilog HDL Case Statement information at control_unit.v(214): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699319929707 "|xm23_cpu|control_unit:ctrl_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_vect_entry control_unit:ctrl_unit\|int_vect_entry:iv_ent " "Elaborating entity \"int_vect_entry\" for hierarchy \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\"" {  } { { "control_unit.v" "iv_ent" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929708 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(55) " "Verilog HDL Always Construct warning at int_vect_entry.v(55): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_inst int_vect_entry.v(61) " "Verilog HDL Always Construct warning at int_vect_entry.v(61): variable \"svc_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(75) " "Verilog HDL Always Construct warning at int_vect_entry.v(75): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "svc_in_prog int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"svc_in_prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "new_curr_pri int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"new_curr_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_pri int_vect_entry.v(76) " "Verilog HDL Always Construct warning at int_vect_entry.v(76): variable \"curr_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(58) " "Verilog HDL Case Statement warning at int_vect_entry.v(58): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pic_in int_vect_entry.v(186) " "Verilog HDL Always Construct warning at int_vect_entry.v(186): variable \"pic_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prev_pri int_vect_entry.v(186) " "Verilog HDL Always Construct warning at int_vect_entry.v(186): variable \"prev_pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(187) " "Verilog HDL Case Statement warning at int_vect_entry.v(187): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "int_vect_entry.v(255) " "Verilog HDL Case Statement warning at int_vect_entry.v(255): incomplete case statement has no default case item" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 255 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_type int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"inst_type\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "svc_in_prog int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"svc_in_prog\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_dst_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"data_dst_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_src_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"data_src_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word_byte int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"word_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prpo_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"prpo_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"inc_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"dec_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSW_ENT int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"PSW_ENT\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_src_iv int_vect_entry.v(41) " "Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable \"addr_src_iv\", which holds its previous value in one or more paths through the always construct" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_src_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"addr_src_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSW_ENT\[0\] int_vect_entry.v(41) " "Inferred latch for \"PSW_ENT\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSW_ENT\[1\] int_vect_entry.v(41) " "Inferred latch for \"PSW_ENT\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec_iv int_vect_entry.v(41) " "Inferred latch for \"dec_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_iv int_vect_entry.v(41) " "Inferred latch for \"inc_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prpo_iv int_vect_entry.v(41) " "Inferred latch for \"prpo_iv\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_byte int_vect_entry.v(41) " "Inferred latch for \"word_byte\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929709 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_src_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"data_src_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[0\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[1\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[2\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[3\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_dst_iv\[4\] int_vect_entry.v(41) " "Inferred latch for \"data_dst_iv\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[0\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[0\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[1\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[1\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[2\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[2\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[3\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[3\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[4\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[4\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[5\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[5\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type\[6\] int_vect_entry.v(41) " "Inferred latch for \"inst_type\[6\]\" at int_vect_entry.v(41)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "svc_in_prog int_vect_entry.v(185) " "Inferred latch for \"svc_in_prog\" at int_vect_entry.v(185)" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 "|xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmetic_logic_unit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmetic_logic_unit\"" {  } { { "xm23_cpu.v" "arithmetic_logic_unit" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(30) " "Verilog HDL Always Construct warning at alu.v(30): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(33) " "Verilog HDL Always Construct warning at alu.v(33): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(44) " "Verilog HDL Always Construct warning at alu.v(44): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(57) " "Verilog HDL Always Construct warning at alu.v(57): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(57) " "Verilog HDL Always Construct warning at alu.v(57): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(66) " "Verilog HDL Always Construct warning at alu.v(66): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(66) " "Verilog HDL Always Construct warning at alu.v(66): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(76) " "Verilog HDL Always Construct warning at alu.v(76): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(76) " "Verilog HDL Always Construct warning at alu.v(76): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(80) " "Verilog HDL Always Construct warning at alu.v(80): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(87) " "Verilog HDL Always Construct warning at alu.v(87): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(87) " "Verilog HDL Always Construct warning at alu.v(87): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(90) " "Verilog HDL Always Construct warning at alu.v(90): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(90) " "Verilog HDL Always Construct warning at alu.v(90): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(93) " "Verilog HDL Always Construct warning at alu.v(93): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(93) " "Verilog HDL Always Construct warning at alu.v(93): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(94) " "Verilog HDL Always Construct warning at alu.v(94): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(97) " "Verilog HDL Always Construct warning at alu.v(97): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(97) " "Verilog HDL Always Construct warning at alu.v(97): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(101) " "Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(103) " "Verilog HDL assignment warning at alu.v(103): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(107) " "Verilog HDL assignment warning at alu.v(107): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(112) " "Verilog HDL assignment warning at alu.v(112): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(120) " "Verilog HDL Always Construct warning at alu.v(120): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(122) " "Verilog HDL assignment warning at alu.v(122): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(129) " "Verilog HDL Always Construct warning at alu.v(129): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929712 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(130) " "Verilog HDL Always Construct warning at alu.v(130): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(130) " "Verilog HDL Always Construct warning at alu.v(130): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(133) " "Verilog HDL Always Construct warning at alu.v(133): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(133) " "Verilog HDL Always Construct warning at alu.v(133): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(136) " "Verilog HDL Always Construct warning at alu.v(136): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(137) " "Verilog HDL Always Construct warning at alu.v(137): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(137) " "Verilog HDL Always Construct warning at alu.v(137): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(138) " "Verilog HDL Always Construct warning at alu.v(138): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(141) " "Verilog HDL Always Construct warning at alu.v(141): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(141) " "Verilog HDL Always Construct warning at alu.v(141): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(144) " "Verilog HDL Always Construct warning at alu.v(144): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(144) " "Verilog HDL Always Construct warning at alu.v(144): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(150) " "Verilog HDL Always Construct warning at alu.v(150): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(150) " "Verilog HDL Always Construct warning at alu.v(150): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(151) " "Verilog HDL Always Construct warning at alu.v(151): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(157) " "Verilog HDL Always Construct warning at alu.v(157): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(157) " "Verilog HDL Always Construct warning at alu.v(157): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(163) " "Verilog HDL Always Construct warning at alu.v(163): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(163) " "Verilog HDL Always Construct warning at alu.v(163): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(164) " "Verilog HDL Always Construct warning at alu.v(164): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(170) " "Verilog HDL Always Construct warning at alu.v(170): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(170) " "Verilog HDL Always Construct warning at alu.v(170): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(176) " "Verilog HDL Always Construct warning at alu.v(176): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(176) " "Verilog HDL Always Construct warning at alu.v(176): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(177) " "Verilog HDL Always Construct warning at alu.v(177): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(183) " "Verilog HDL Always Construct warning at alu.v(183): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(184) " "Verilog HDL Always Construct warning at alu.v(184): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(185) " "Verilog HDL Always Construct warning at alu.v(185): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(185) " "Verilog HDL assignment warning at alu.v(185): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(187) " "Verilog HDL Always Construct warning at alu.v(187): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(187) " "Verilog HDL Always Construct warning at alu.v(187): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(187) " "Verilog HDL assignment warning at alu.v(187): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(193) " "Verilog HDL Always Construct warning at alu.v(193): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(194) " "Verilog HDL Always Construct warning at alu.v(194): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(195) " "Verilog HDL Always Construct warning at alu.v(195): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(195) " "Verilog HDL assignment warning at alu.v(195): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(197) " "Verilog HDL Always Construct warning at alu.v(197): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(197) " "Verilog HDL Always Construct warning at alu.v(197): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(197) " "Verilog HDL assignment warning at alu.v(197): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(203) " "Verilog HDL Always Construct warning at alu.v(203): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(204) " "Verilog HDL Always Construct warning at alu.v(204): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(204) " "Verilog HDL assignment warning at alu.v(204): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(206) " "Verilog HDL Always Construct warning at alu.v(206): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(206) " "Verilog HDL Always Construct warning at alu.v(206): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(206) " "Verilog HDL assignment warning at alu.v(206): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(212) " "Verilog HDL Always Construct warning at alu.v(212): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(213) " "Verilog HDL Always Construct warning at alu.v(213): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(213) " "Verilog HDL assignment warning at alu.v(213): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(215) " "Verilog HDL Always Construct warning at alu.v(215): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(215) " "Verilog HDL Always Construct warning at alu.v(215): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(215) " "Verilog HDL assignment warning at alu.v(215): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929713 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(221) " "Verilog HDL Always Construct warning at alu.v(221): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(222) " "Verilog HDL Always Construct warning at alu.v(222): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(222) " "Verilog HDL assignment warning at alu.v(222): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(224) " "Verilog HDL Always Construct warning at alu.v(224): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(224) " "Verilog HDL Always Construct warning at alu.v(224): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(224) " "Verilog HDL assignment warning at alu.v(224): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result alu.v(225) " "Verilog HDL Always Construct warning at alu.v(225): variable \"temp_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result alu.v(226) " "Verilog HDL Always Construct warning at alu.v(226): variable \"temp_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(230) " "Verilog HDL Always Construct warning at alu.v(230): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(231) " "Verilog HDL Always Construct warning at alu.v(231): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(231) " "Verilog HDL assignment warning at alu.v(231): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(233) " "Verilog HDL Always Construct warning at alu.v(233): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg2 alu.v(233) " "Verilog HDL Always Construct warning at alu.v(233): variable \"Reg2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(233) " "Verilog HDL assignment warning at alu.v(233): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(239) " "Verilog HDL Always Construct warning at alu.v(239): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(241) " "Verilog HDL Always Construct warning at alu.v(241): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(243) " "Verilog HDL Always Construct warning at alu.v(243): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(246) " "Verilog HDL Always Construct warning at alu.v(246): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(247) " "Verilog HDL Always Construct warning at alu.v(247): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(249) " "Verilog HDL Always Construct warning at alu.v(249): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(250) " "Verilog HDL Always Construct warning at alu.v(250): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(253) " "Verilog HDL Always Construct warning at alu.v(253): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(254) " "Verilog HDL Always Construct warning at alu.v(254): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(258) " "Verilog HDL Always Construct warning at alu.v(258): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(259) " "Verilog HDL Always Construct warning at alu.v(259): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reg1 alu.v(261) " "Verilog HDL Always Construct warning at alu.v(261): variable \"Reg1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(45) " "Verilog HDL Case Statement warning at alu.v(45): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_result alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable \"temp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(28) " "Inferred latch for \"result\[0\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(28) " "Inferred latch for \"result\[1\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(28) " "Inferred latch for \"result\[2\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(28) " "Inferred latch for \"result\[3\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(28) " "Inferred latch for \"result\[4\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(28) " "Inferred latch for \"result\[5\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(28) " "Inferred latch for \"result\[6\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(28) " "Inferred latch for \"result\[7\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(28) " "Inferred latch for \"result\[8\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(28) " "Inferred latch for \"result\[9\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(28) " "Inferred latch for \"result\[10\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(28) " "Inferred latch for \"result\[11\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(28) " "Inferred latch for \"result\[12\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(28) " "Inferred latch for \"result\[13\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(28) " "Inferred latch for \"result\[14\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(28) " "Inferred latch for \"result\[15\]\" at alu.v(28)" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929714 "|xm23_cpu|alu:arithmetic_logic_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_scr_drv kb_scr_drv:kb_scr " "Elaborating entity \"kb_scr_drv\" for hierarchy \"kb_scr_drv:kb_scr\"" {  } { { "xm23_cpu.v" "kb_scr" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scr_io_i kb_scr_drv.v(25) " "Verilog HDL or VHDL warning at kb_scr_drv.v(25): object \"scr_io_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929715 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scr_ie_i kb_scr_drv.v(25) " "Verilog HDL or VHDL warning at kb_scr_drv.v(25): object \"scr_ie_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929715 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_io_i kb_scr_drv.v(28) " "Verilog HDL or VHDL warning at kb_scr_drv.v(28): object \"kb_io_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929715 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_ie_i kb_scr_drv.v(28) " "Verilog HDL or VHDL warning at kb_scr_drv.v(28): object \"kb_ie_i\" assigned a value but never read" {  } { { "kb_scr_drv.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699319929715 "|xm23_cpu|kb_scr_drv:kb_scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:TMR " "Elaborating entity \"timer\" for hierarchy \"timer:TMR\"" {  } { { "xm23_cpu.v" "TMR" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929716 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "CSR timer.v(10) " "Verilog HDL warning at timer.v(10): initial value for variable CSR should be constant" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1699319929716 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.data_a 0 timer.v(6) " "Net \"clock_table.data_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699319929716 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.waddr_a 0 timer.v(6) " "Net \"clock_table.waddr_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699319929716 "|xm23_cpu|timer:TMR"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clock_table.we_a 0 timer.v(6) " "Net \"clock_table.we_a\" at timer.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "timer.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699319929716 "|xm23_cpu|timer:TMR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_lights traffic_lights:TL " "Elaborating entity \"traffic_lights\" for hierarchy \"traffic_lights:TL\"" {  } { { "xm23_cpu.v" "TL" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pedest_button pedest_button:PB " "Elaborating entity \"pedest_button\" for hierarchy \"pedest_button:PB\"" {  } { { "xm23_cpu.v" "PB" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319929717 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "CSR pedest_button.v(9) " "Verilog HDL warning at pedest_button.v(9): initial value for variable CSR should be constant" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1699319929718 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSR_in pedest_button.v(17) " "Verilog HDL Always Construct warning at pedest_button.v(17): variable \"CSR_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929718 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSR_in pedest_button.v(18) " "Verilog HDL Always Construct warning at pedest_button.v(18): variable \"CSR_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699319929718 "|xm23_cpu|pedest_button:PB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_out pedest_button.v(16) " "Verilog HDL Always Construct warning at pedest_button.v(16): inferring latch(es) for variable \"DR_out\", which holds its previous value in one or more paths through the always construct" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699319929718 "|xm23_cpu|pedest_button:PB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_out\[0\] pedest_button.v(16) " "Inferred latch for \"DR_out\[0\]\" at pedest_button.v(16)" {  } { { "pedest_button.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319929718 "|xm23_cpu|pedest_button:PB"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "timer:TMR\|clock_table " "RAM logic \"timer:TMR\|clock_table\" is uninferred due to asynchronous read logic" {  } { { "timer.v" "clock_table" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699319930452 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699319930452 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/xm23_cpu.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699319932381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1699319932381 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699319932381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319932413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/xm23_cpu.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/xm23_cpu.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319932413 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699319932413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s72 " "Found entity 1: altsyncram_2s72" {  } { { "db/altsyncram_2s72.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319932448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319932448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319932733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319932733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699319932761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319932761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699319933123 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inc_iv control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv " "Duplicate LATCH primitive \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inc_iv\" merged with LATCH primitive \"control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv\"" {  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699319933142 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699319933142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[2\] " "Latch view_data:data_viewer\|LEDG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[3\] " "Latch view_data:data_viewer\|LEDG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[4\] " "Latch view_data:data_viewer\|LEDG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDG\[5\] " "Latch view_data:data_viewer\|LEDG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[0\] " "Latch view_data:data_viewer\|LEDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[1\] " "Latch view_data:data_viewer\|LEDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933143 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[2\] " "Latch view_data:data_viewer\|LEDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[3\] " "Latch view_data:data_viewer\|LEDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[4\] " "Latch view_data:data_viewer\|LEDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[5\] " "Latch view_data:data_viewer\|LEDR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[6\] " "Latch view_data:data_viewer\|LEDR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[7\] " "Latch view_data:data_viewer\|LEDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[8\] " "Latch view_data:data_viewer\|LEDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[9\] " "Latch view_data:data_viewer\|LEDR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[10\] " "Latch view_data:data_viewer\|LEDR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[11\] " "Latch view_data:data_viewer\|LEDR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[12\] " "Latch view_data:data_viewer\|LEDR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[13\] " "Latch view_data:data_viewer\|LEDR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[14\] " "Latch view_data:data_viewer\|LEDR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|LEDR\[15\] " "Latch view_data:data_viewer\|LEDR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[3\] " "Ports D and ENA on the latch are fed by the same signal KEY\[3\]" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[0\] " "Latch view_data:data_viewer\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[1\] " "Latch view_data:data_viewer\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[2\] " "Latch view_data:data_viewer\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[3\] " "Latch view_data:data_viewer\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[4\] " "Latch view_data:data_viewer\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933144 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[5\] " "Latch view_data:data_viewer\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[6\] " "Latch view_data:data_viewer\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[7\] " "Latch view_data:data_viewer\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[8\] " "Latch view_data:data_viewer\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[9\] " "Latch view_data:data_viewer\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[10\] " "Latch view_data:data_viewer\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[11\] " "Latch view_data:data_viewer\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[12\] " "Latch view_data:data_viewer\|data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[13\] " "Latch view_data:data_viewer\|data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[14\] " "Latch view_data:data_viewer\|data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_data:data_viewer\|data\[15\] " "Latch view_data:data_viewer\|data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA view_data:data_viewer\|view_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal view_data:data_viewer\|view_mode\[0\]" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[5\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[4\] " "Latch alu:arithmetic_logic_unit\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[0\] " "Latch alu:arithmetic_logic_unit\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[1\] " "Latch alu:arithmetic_logic_unit\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933145 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|PSW_ENT\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|PSW_ENT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[2\] " "Latch alu:arithmetic_logic_unit\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[3\] " "Latch alu:arithmetic_logic_unit\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[14\] " "Latch alu:arithmetic_logic_unit\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[6\] " "Latch alu:arithmetic_logic_unit\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[13\] " "Latch alu:arithmetic_logic_unit\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[12\] " "Latch alu:arithmetic_logic_unit\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[7\] " "Latch alu:arithmetic_logic_unit\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[10\] " "Latch alu:arithmetic_logic_unit\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[15\] " "Latch alu:arithmetic_logic_unit\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[8\] " "Latch alu:arithmetic_logic_unit\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[5\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[5\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[11\] " "Latch alu:arithmetic_logic_unit\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[9\] " "Latch alu:arithmetic_logic_unit\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[4\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[4\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:arithmetic_logic_unit\|result\[5\] " "Latch alu:arithmetic_logic_unit\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|alu_op\[3\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|alu_op\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[0\] " "Latch byte_manip:byte_manipulator\|dst_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[1\] " "Latch byte_manip:byte_manipulator\|dst_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[2\] " "Latch byte_manip:byte_manipulator\|dst_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933146 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[3\] " "Latch byte_manip:byte_manipulator\|dst_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[4\] " "Latch byte_manip:byte_manipulator\|dst_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[5\] " "Latch byte_manip:byte_manipulator\|dst_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[6\] " "Latch byte_manip:byte_manipulator\|dst_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[7\] " "Latch byte_manip:byte_manipulator\|dst_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[8\] " "Latch byte_manip:byte_manipulator\|dst_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[9\] " "Latch byte_manip:byte_manipulator\|dst_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[10\] " "Latch byte_manip:byte_manipulator\|dst_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[11\] " "Latch byte_manip:byte_manipulator\|dst_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[12\] " "Latch byte_manip:byte_manipulator\|dst_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[13\] " "Latch byte_manip:byte_manipulator\|dst_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[14\] " "Latch byte_manip:byte_manipulator\|dst_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "byte_manip:byte_manipulator\|dst_out\[15\] " "Latch byte_manip:byte_manipulator\|dst_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|bm_op\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|bm_op\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[3\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933147 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[0\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[2\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933148 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[1\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_cnt\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933148 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[2\] " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933148 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|dec_iv " "Latch control_unit:ctrl_unit\|int_vect_entry:iv_ent\|dec_iv has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:ctrl_unit\|iv_enter " "Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit\|iv_enter" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699319933148 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699319933148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_gpio GND " "Pin \"test_gpio\" is stuck at GND" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699319936252 "|xm23_cpu|test_gpio"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_gpio2 GND " "Pin \"test_gpio2\" is stuck at GND" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699319936252 "|xm23_cpu|test_gpio2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699319936252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699319936391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699319941834 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "debugging_tools 24 " "Ignored 24 assignments for entity \"debugging_tools\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941891 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699319941891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "instr_decode_demo 24 " "Ignored 24 assignments for entity \"instr_decode_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941892 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699319941892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader 24 " "Ignored 24 assignments for entity \"loader\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699319941893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader_demo 24 " "Ignored 24 assignments for entity \"loader_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941893 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699319941893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "register_test 24 " "Ignored 24 assignments for entity \"register_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699319941894 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699319941894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319941936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699319942194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699319942194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699319942367 "|xm23_cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699319942367 "|xm23_cpu|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699319942367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4481 " "Implemented 4481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699319942367 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699319942367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4285 " "Implemented 4285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699319942367 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699319942367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699319942367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 513 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 513 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699319942396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:19:02 2023 " "Processing ended: Mon Nov  6 21:19:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699319942396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699319942396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699319942396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699319942396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699319943401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699319943402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:19:03 2023 " "Processing started: Mon Nov  6 21:19:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699319943402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699319943402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699319943402 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699319943460 ""}
{ "Info" "0" "" "Project  = xm23_cpu" {  } {  } 0 0 "Project  = xm23_cpu" 0 0 "Fitter" 0 0 1699319943461 ""}
{ "Info" "0" "" "Revision = xm23_cpu" {  } {  } 0 0 "Revision = xm23_cpu" 0 0 "Fitter" 0 0 1699319943461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699319943537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699319943537 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xm23_cpu EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"xm23_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699319943558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699319943593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699319943593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699319943823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699319943826 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699319943919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699319943919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 8197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699319943927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 8199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699319943927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 8201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699319943927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 8203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699319943927 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 8205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699319943927 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699319943927 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699319943929 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1699319944293 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 132 " "No exact pin location assignment(s) for 2 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1699319944811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "106 " "The Timing Analyzer is analyzing 106 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699319945250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xm23_cpu.sdc " "Synopsys Design Constraints File file not found: 'xm23_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699319945252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699319945252 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699319945266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699319945266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699319945266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699319945266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699319945266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699319945277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699319945278 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699319945278 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|ID_en  " "Automatically promoted node control_unit:ctrl_unit\|ID_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:arithmetic_logic_unit\|Mux0~0  " "Automatically promoted node alu:arithmetic_logic_unit\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "byte_manip:byte_manipulator\|Mux16~0  " "Automatically promoted node byte_manip:byte_manipulator\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 5093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|data\[0\]~6  " "Automatically promoted node view_data:data_viewer\|data\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 2180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|LEDR\[15\]~1  " "Automatically promoted node view_data:data_viewer\|LEDR\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\]~7  " "Automatically promoted node control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_src_iv\[4\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 5816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\]~10  " "Automatically promoted node control_unit:ctrl_unit\|int_vect_entry:iv_ent\|inst_type\[4\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 5751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\]~4  " "Automatically promoted node control_unit:ctrl_unit\|int_vect_entry:iv_ent\|data_dst_iv\[4\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 5823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "view_data:data_viewer\|LEDG\[5\]~2  " "Automatically promoted node view_data:data_viewer\|LEDG\[5\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv~2  " "Automatically promoted node control_unit:ctrl_unit\|int_vect_entry:iv_ent\|prpo_iv~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699319945482 ""}  } { { "int_vect_entry.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 0 { 0 ""} 0 5813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699319945482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699319945838 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699319945840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699319945840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699319945843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699319945846 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699319945849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699319945849 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699319945851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699319946012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699319946014 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699319946014 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1699319946045 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1699319946045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699319946045 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 58 13 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 58 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1699319946046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1699319946046 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699319946046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699319946460 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699319946469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699319947858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699319948477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699319948527 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699319955744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699319955744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699319956294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "C:/Users/mccoy/Documents/ECED3900/basic_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699319962230 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699319962230 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1699319986940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699320076563 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699320076563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:59 " "Fitter routing operations ending: elapsed time is 00:01:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699320076572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.48 " "Total time spent on timing analysis during the Fitter is 4.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699320076715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699320076753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699320077163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699320077164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699320077521 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699320078483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.fit.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699320079353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5903 " "Peak virtual memory: 5903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320080190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:21:20 2023 " "Processing ended: Mon Nov  6 21:21:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320080190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320080190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320080190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699320080190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699320081214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699320081214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:21:21 2023 " "Processing started: Mon Nov  6 21:21:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699320081214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699320081214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699320081214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699320081449 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699320083103 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699320083171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320083472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:21:23 2023 " "Processing ended: Mon Nov  6 21:21:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320083472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320083472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320083472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699320083472 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699320084071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699320084580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699320084580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:21:24 2023 " "Processing started: Mon Nov  6 21:21:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699320084580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699320084580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xm23_cpu -c xm23_cpu " "Command: quartus_sta xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699320084580 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699320084699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "debugging_tools 24 " "Ignored 24 assignments for entity \"debugging_tools\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084787 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1699320084787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "instr_decode_demo 24 " "Ignored 24 assignments for entity \"instr_decode_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084788 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1699320084788 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader 24 " "Ignored 24 assignments for entity \"loader\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1699320084789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader_demo 24 " "Ignored 24 assignments for entity \"loader_demo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084789 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1699320084789 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "register_test 24 " "Ignored 24 assignments for entity \"register_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1699320084790 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1699320084790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699320084873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699320084873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320084905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320084905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "106 " "The Timing Analyzer is analyzing 106 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699320085245 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xm23_cpu.sdc " "Synopsys Design Constraints File file not found: 'xm23_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699320085309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO GPIO " "create_clock -period 1.000 -name GPIO GPIO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[17\] SW\[17\] " "create_clock -period 1.000 -name SW\[17\] SW\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|alu_op\[2\] control_unit:ctrl_unit\|alu_op\[2\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|alu_op\[2\] control_unit:ctrl_unit\|alu_op\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " "create_clock -period 1.000 -name control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|iv_cnt\[0\] control_unit:ctrl_unit\|iv_cnt\[0\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|iv_cnt\[0\] control_unit:ctrl_unit\|iv_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|ID_en control_unit:ctrl_unit\|ID_en " "create_clock -period 1.000 -name control_unit:ctrl_unit\|ID_en control_unit:ctrl_unit\|ID_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:ctrl_unit\|bm_op\[0\] control_unit:ctrl_unit\|bm_op\[0\] " "create_clock -period 1.000 -name control_unit:ctrl_unit\|bm_op\[0\] control_unit:ctrl_unit\|bm_op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name arduino_ctrl_i\[1\] arduino_ctrl_i\[1\] " "create_clock -period 1.000 -name arduino_ctrl_i\[1\] arduino_ctrl_i\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699320085316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320085316 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320085325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320085325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320085325 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320085325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699320085325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699320085332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320085333 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699320085335 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699320085371 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699320085876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699320085876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.514 " "Worst-case setup slack is -16.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.514           -8118.215 GPIO  " "  -16.514           -8118.215 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.332            -247.684 control_unit:ctrl_unit\|alu_op\[2\]  " "  -16.332            -247.684 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.225             -70.301 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -7.225             -70.301 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.263             -61.978 control_unit:ctrl_unit\|bm_op\[0\]  " "   -6.263             -61.978 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.247             -30.619 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -6.247             -30.619 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.996            -108.700 KEY\[3\]  " "   -5.996            -108.700 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.355            -144.807 control_unit:ctrl_unit\|ID_en  " "   -3.355            -144.807 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.531 " "Worst-case hold slack is -3.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.531              -6.020 control_unit:ctrl_unit\|bm_op\[0\]  " "   -3.531              -6.020 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102              -7.620 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -3.102              -7.620 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.054             -14.715 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -3.054             -14.715 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.635              -6.679 GPIO  " "   -2.635              -6.679 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 KEY\[3\]  " "    0.199               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 control_unit:ctrl_unit\|ID_en  " "    0.404               0.000 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 control_unit:ctrl_unit\|alu_op\[2\]  " "    0.419               0.000 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.732 " "Worst-case recovery slack is -0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732              -0.732 arduino_ctrl_i\[1\]  " "   -0.732              -0.732 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.124 " "Worst-case removal slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 arduino_ctrl_i\[1\]  " "    1.124               0.000 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1878.787 GPIO  " "   -3.000           -1878.787 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 KEY\[3\]  " "   -3.000             -38.980 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 arduino_ctrl_i\[1\]  " "   -3.000              -4.285 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -78.385 control_unit:ctrl_unit\|ID_en  " "   -1.285             -78.385 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.991             -40.585 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -0.991             -40.585 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 control_unit:ctrl_unit\|alu_op\[2\]  " "    0.439               0.000 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "    0.442               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 control_unit:ctrl_unit\|bm_op\[0\]  " "    0.462               0.000 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320085938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320085938 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699320086396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320086396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699320086400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699320086425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699320086855 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699320087017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320087018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699320087146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699320087146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.149 " "Worst-case setup slack is -15.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.149           -7413.597 GPIO  " "  -15.149           -7413.597 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.087            -228.369 control_unit:ctrl_unit\|alu_op\[2\]  " "  -15.087            -228.369 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.813             -66.529 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -6.813             -66.529 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.948             -57.903 control_unit:ctrl_unit\|bm_op\[0\]  " "   -5.948             -57.903 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.895             -29.328 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -5.895             -29.328 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.473             -93.156 KEY\[3\]  " "   -5.473             -93.156 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123            -132.693 control_unit:ctrl_unit\|ID_en  " "   -3.123            -132.693 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.138 " "Worst-case hold slack is -3.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138              -5.075 control_unit:ctrl_unit\|bm_op\[0\]  " "   -3.138              -5.075 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817              -6.743 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -2.817              -6.743 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785             -12.965 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -2.785             -12.965 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406              -6.048 GPIO  " "   -2.406              -6.048 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 KEY\[3\]  " "    0.040               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 control_unit:ctrl_unit\|ID_en  " "    0.354               0.000 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 control_unit:ctrl_unit\|alu_op\[2\]  " "    0.368               0.000 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.557 " "Worst-case recovery slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -0.557 arduino_ctrl_i\[1\]  " "   -0.557              -0.557 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.006 " "Worst-case removal slack is 1.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 arduino_ctrl_i\[1\]  " "    1.006               0.000 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1861.891 GPIO  " "   -3.000           -1861.891 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.980 KEY\[3\]  " "   -3.000             -38.980 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 arduino_ctrl_i\[1\]  " "   -3.000              -4.285 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -78.385 control_unit:ctrl_unit\|ID_en  " "   -1.285             -78.385 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804             -34.967 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -0.804             -34.967 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "    0.386               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 control_unit:ctrl_unit\|alu_op\[2\]  " "    0.403               0.000 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 control_unit:ctrl_unit\|bm_op\[0\]  " "    0.442               0.000 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699320087693 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320087693 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699320087699 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|Mux25~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout " "Cell: ctrl_unit\|iv_ent\|WideOr14~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout " "Cell: ctrl_unit\|iv_ent\|data_src_iv\[4\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699320087817 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699320087817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320087819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699320087875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699320087875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.234 " "Worst-case setup slack is -8.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.234            -125.498 control_unit:ctrl_unit\|alu_op\[2\]  " "   -8.234            -125.498 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.403           -4051.643 GPIO  " "   -7.403           -4051.643 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643             -30.457 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -3.643             -30.457 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513             -13.664 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -3.513             -13.664 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102             -49.455 KEY\[3\]  " "   -3.102             -49.455 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085             -31.163 control_unit:ctrl_unit\|bm_op\[0\]  " "   -3.085             -31.163 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895             -78.934 control_unit:ctrl_unit\|ID_en  " "   -1.895             -78.934 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.012 " "Worst-case hold slack is -2.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012              -5.053 control_unit:ctrl_unit\|bm_op\[0\]  " "   -2.012              -5.053 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742              -4.492 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "   -1.742              -4.492 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.718              -4.920 GPIO  " "   -1.718              -4.920 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712              -8.556 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -1.712              -8.556 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.047 control_unit:ctrl_unit\|alu_op\[2\]  " "   -0.047              -0.047 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 KEY\[3\]  " "    0.065               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 control_unit:ctrl_unit\|ID_en  " "    0.182               0.000 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.168 " "Worst-case recovery slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 arduino_ctrl_i\[1\]  " "    0.168               0.000 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 arduino_ctrl_i\[1\]  " "    0.501               0.000 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1288.269 GPIO  " "   -3.000           -1288.269 GPIO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.900 KEY\[3\]  " "   -3.000             -41.900 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.164 arduino_ctrl_i\[1\]  " "   -3.000              -4.164 arduino_ctrl_i\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[17\]  " "   -3.000              -3.000 SW\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -61.000 control_unit:ctrl_unit\|ID_en  " "   -1.000             -61.000 control_unit:ctrl_unit\|ID_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -9.083 control_unit:ctrl_unit\|iv_cnt\[0\]  " "   -0.451              -9.083 control_unit:ctrl_unit\|iv_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 control_unit:ctrl_unit\|alu_op\[2\]  " "    0.273               0.000 control_unit:ctrl_unit\|alu_op\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog  " "    0.349               0.000 control_unit:ctrl_unit\|int_vect_entry:iv_ent\|svc_in_prog " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 control_unit:ctrl_unit\|bm_op\[0\]  " "    0.376               0.000 control_unit:ctrl_unit\|bm_op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699320087953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699320087953 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699320088491 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699320088491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699320088816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699320088821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 131 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320088935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:21:28 2023 " "Processing ended: Mon Nov  6 21:21:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320088935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320088935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320088935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699320088935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699320089954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699320089954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  6 21:21:29 2023 " "Processing started: Mon Nov  6 21:21:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699320089954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699320089954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699320089954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699320090297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xm23_cpu.vo C:/Users/mccoy/Documents/ECED3900/basic_cpu/simulation/modelsim/ simulation " "Generated file xm23_cpu.vo in folder \"C:/Users/mccoy/Documents/ECED3900/basic_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699320090733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699320090774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  6 21:21:30 2023 " "Processing ended: Mon Nov  6 21:21:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699320090774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699320090774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699320090774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699320090774 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 652 s " "Quartus Prime Full Compilation was successful. 0 errors, 652 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699320091410 ""}
