

================================================================
== Synthesis Summary Report of 'kp_502_15'
================================================================
+ General Information: 
    * Date:           Sat Dec  9 23:21:37 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_15
    * Solution:       sol2_10 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+-------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |   Modules   | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |           |             |             |     |
    |   & Loops   | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |      FF     |     LUT     | URAM|
    +-------------+------+-------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |+ kp_502_15  |     -|   1.18|     4115|  5.761e+04|         -|     4116|     -|        no|     -|  624 (84%)|  38450 (14%)|  34528 (25%)|    -|
    | o Loop      |     -|  13.00|     4113|  5.758e+04|        19|        1|  4096|       yes|     -|          -|            -|            -|    -|
    +-------------+------+-------+---------+-----------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_0_address0  | 12       |
| a_0_q0        | 64       |
| a_10_address0 | 12       |
| a_10_q0       | 64       |
| a_11_address0 | 12       |
| a_11_q0       | 64       |
| a_12_address0 | 12       |
| a_12_q0       | 64       |
| a_13_address0 | 12       |
| a_13_q0       | 64       |
| a_14_address0 | 12       |
| a_14_q0       | 64       |
| a_15_address0 | 12       |
| a_15_q0       | 64       |
| a_1_address0  | 12       |
| a_1_q0        | 64       |
| a_2_address0  | 12       |
| a_2_q0        | 64       |
| a_3_address0  | 12       |
| a_3_q0        | 64       |
| a_4_address0  | 12       |
| a_4_q0        | 64       |
| a_5_address0  | 12       |
| a_5_q0        | 64       |
| a_6_address0  | 12       |
| a_6_q0        | 64       |
| a_7_address0  | 12       |
| a_7_q0        | 64       |
| a_8_address0  | 12       |
| a_8_q0        | 64       |
| a_9_address0  | 12       |
| a_9_q0        | 64       |
| b_0_address0  | 12       |
| b_0_q0        | 64       |
| b_10_address0 | 12       |
| b_10_q0       | 64       |
| b_11_address0 | 12       |
| b_11_q0       | 64       |
| b_12_address0 | 12       |
| b_12_q0       | 64       |
| b_13_address0 | 12       |
| b_13_q0       | 64       |
| b_14_address0 | 12       |
| b_14_q0       | 64       |
| b_15_address0 | 12       |
| b_15_q0       | 64       |
| b_1_address0  | 12       |
| b_1_q0        | 64       |
| b_2_address0  | 12       |
| b_2_q0        | 64       |
| b_3_address0  | 12       |
| b_3_q0        | 64       |
| b_4_address0  | 12       |
| b_4_q0        | 64       |
| b_5_address0  | 12       |
| b_5_q0        | 64       |
| b_6_address0  | 12       |
| b_6_q0        | 64       |
| b_7_address0  | 12       |
| b_7_q0        | 64       |
| b_8_address0  | 12       |
| b_8_q0        | 64       |
| b_9_address0  | 12       |
| b_9_q0        | 64       |
| c_0_address0  | 12       |
| c_0_q0        | 64       |
| c_10_address0 | 12       |
| c_10_q0       | 64       |
| c_11_address0 | 12       |
| c_11_q0       | 64       |
| c_12_address0 | 12       |
| c_12_q0       | 64       |
| c_13_address0 | 12       |
| c_13_q0       | 64       |
| c_14_address0 | 12       |
| c_14_q0       | 64       |
| c_15_address0 | 12       |
| c_15_q0       | 64       |
| c_1_address0  | 12       |
| c_1_q0        | 64       |
| c_2_address0  | 12       |
| c_2_q0        | 64       |
| c_3_address0  | 12       |
| c_3_q0        | 64       |
| c_4_address0  | 12       |
| c_4_q0        | 64       |
| c_5_address0  | 12       |
| c_5_q0        | 64       |
| c_6_address0  | 12       |
| c_6_q0        | 64       |
| c_7_address0  | 12       |
| c_7_q0        | 64       |
| c_8_address0  | 12       |
| c_8_q0        | 64       |
| c_9_address0  | 12       |
| c_9_q0        | 64       |
| r_0_address0  | 12       |
| r_0_d0        | 64       |
| r_10_address0 | 12       |
| r_10_d0       | 64       |
| r_11_address0 | 12       |
| r_11_d0       | 64       |
| r_12_address0 | 12       |
| r_12_d0       | 64       |
| r_13_address0 | 12       |
| r_13_d0       | 64       |
| r_14_address0 | 12       |
| r_14_d0       | 64       |
| r_15_address0 | 12       |
| r_15_d0       | 64       |
| r_1_address0  | 12       |
| r_1_d0        | 64       |
| r_2_address0  | 12       |
| r_2_d0        | 64       |
| r_3_address0  | 12       |
| r_3_d0        | 64       |
| r_4_address0  | 12       |
| r_4_d0        | 64       |
| r_5_address0  | 12       |
| r_5_d0        | 64       |
| r_6_address0  | 12       |
| r_6_d0        | 64       |
| r_7_address0  | 12       |
| r_7_d0        | 64       |
| r_8_address0  | 12       |
| r_8_d0        | 64       |
| r_9_address0  | 12       |
| r_9_d0        | 64       |
| x_0_address0  | 12       |
| x_0_q0        | 64       |
| x_10_address0 | 12       |
| x_10_q0       | 64       |
| x_11_address0 | 12       |
| x_11_q0       | 64       |
| x_12_address0 | 12       |
| x_12_q0       | 64       |
| x_13_address0 | 12       |
| x_13_q0       | 64       |
| x_14_address0 | 12       |
| x_14_q0       | 64       |
| x_15_address0 | 12       |
| x_15_q0       | 64       |
| x_1_address0  | 12       |
| x_1_q0        | 64       |
| x_2_address0  | 12       |
| x_2_q0        | 64       |
| x_3_address0  | 12       |
| x_3_q0        | 64       |
| x_4_address0  | 12       |
| x_4_q0        | 64       |
| x_5_address0  | 12       |
| x_5_q0        | 64       |
| x_6_address0  | 12       |
| x_6_q0        | 64       |
| x_7_address0  | 12       |
| x_7_q0        | 64       |
| x_8_address0  | 12       |
| x_8_q0        | 64       |
| x_9_address0  | 12       |
| x_9_q0        | 64       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| r        | out       | double*  |
| a        | in        | double*  |
| b        | in        | double*  |
| c        | in        | double*  |
| x        | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| r        | r_0_address0  | port    | offset   |
| r        | r_0_ce0       | port    |          |
| r        | r_0_we0       | port    |          |
| r        | r_0_d0        | port    |          |
| r        | r_1_address0  | port    | offset   |
| r        | r_1_ce0       | port    |          |
| r        | r_1_we0       | port    |          |
| r        | r_1_d0        | port    |          |
| r        | r_2_address0  | port    | offset   |
| r        | r_2_ce0       | port    |          |
| r        | r_2_we0       | port    |          |
| r        | r_2_d0        | port    |          |
| r        | r_3_address0  | port    | offset   |
| r        | r_3_ce0       | port    |          |
| r        | r_3_we0       | port    |          |
| r        | r_3_d0        | port    |          |
| r        | r_4_address0  | port    | offset   |
| r        | r_4_ce0       | port    |          |
| r        | r_4_we0       | port    |          |
| r        | r_4_d0        | port    |          |
| r        | r_5_address0  | port    | offset   |
| r        | r_5_ce0       | port    |          |
| r        | r_5_we0       | port    |          |
| r        | r_5_d0        | port    |          |
| r        | r_6_address0  | port    | offset   |
| r        | r_6_ce0       | port    |          |
| r        | r_6_we0       | port    |          |
| r        | r_6_d0        | port    |          |
| r        | r_7_address0  | port    | offset   |
| r        | r_7_ce0       | port    |          |
| r        | r_7_we0       | port    |          |
| r        | r_7_d0        | port    |          |
| r        | r_8_address0  | port    | offset   |
| r        | r_8_ce0       | port    |          |
| r        | r_8_we0       | port    |          |
| r        | r_8_d0        | port    |          |
| r        | r_9_address0  | port    | offset   |
| r        | r_9_ce0       | port    |          |
| r        | r_9_we0       | port    |          |
| r        | r_9_d0        | port    |          |
| r        | r_10_address0 | port    | offset   |
| r        | r_10_ce0      | port    |          |
| r        | r_10_we0      | port    |          |
| r        | r_10_d0       | port    |          |
| r        | r_11_address0 | port    | offset   |
| r        | r_11_ce0      | port    |          |
| r        | r_11_we0      | port    |          |
| r        | r_11_d0       | port    |          |
| r        | r_12_address0 | port    | offset   |
| r        | r_12_ce0      | port    |          |
| r        | r_12_we0      | port    |          |
| r        | r_12_d0       | port    |          |
| r        | r_13_address0 | port    | offset   |
| r        | r_13_ce0      | port    |          |
| r        | r_13_we0      | port    |          |
| r        | r_13_d0       | port    |          |
| r        | r_14_address0 | port    | offset   |
| r        | r_14_ce0      | port    |          |
| r        | r_14_we0      | port    |          |
| r        | r_14_d0       | port    |          |
| r        | r_15_address0 | port    | offset   |
| r        | r_15_ce0      | port    |          |
| r        | r_15_we0      | port    |          |
| r        | r_15_d0       | port    |          |
| a        | a_0_address0  | port    | offset   |
| a        | a_0_ce0       | port    |          |
| a        | a_0_q0        | port    |          |
| a        | a_1_address0  | port    | offset   |
| a        | a_1_ce0       | port    |          |
| a        | a_1_q0        | port    |          |
| a        | a_2_address0  | port    | offset   |
| a        | a_2_ce0       | port    |          |
| a        | a_2_q0        | port    |          |
| a        | a_3_address0  | port    | offset   |
| a        | a_3_ce0       | port    |          |
| a        | a_3_q0        | port    |          |
| a        | a_4_address0  | port    | offset   |
| a        | a_4_ce0       | port    |          |
| a        | a_4_q0        | port    |          |
| a        | a_5_address0  | port    | offset   |
| a        | a_5_ce0       | port    |          |
| a        | a_5_q0        | port    |          |
| a        | a_6_address0  | port    | offset   |
| a        | a_6_ce0       | port    |          |
| a        | a_6_q0        | port    |          |
| a        | a_7_address0  | port    | offset   |
| a        | a_7_ce0       | port    |          |
| a        | a_7_q0        | port    |          |
| a        | a_8_address0  | port    | offset   |
| a        | a_8_ce0       | port    |          |
| a        | a_8_q0        | port    |          |
| a        | a_9_address0  | port    | offset   |
| a        | a_9_ce0       | port    |          |
| a        | a_9_q0        | port    |          |
| a        | a_10_address0 | port    | offset   |
| a        | a_10_ce0      | port    |          |
| a        | a_10_q0       | port    |          |
| a        | a_11_address0 | port    | offset   |
| a        | a_11_ce0      | port    |          |
| a        | a_11_q0       | port    |          |
| a        | a_12_address0 | port    | offset   |
| a        | a_12_ce0      | port    |          |
| a        | a_12_q0       | port    |          |
| a        | a_13_address0 | port    | offset   |
| a        | a_13_ce0      | port    |          |
| a        | a_13_q0       | port    |          |
| a        | a_14_address0 | port    | offset   |
| a        | a_14_ce0      | port    |          |
| a        | a_14_q0       | port    |          |
| a        | a_15_address0 | port    | offset   |
| a        | a_15_ce0      | port    |          |
| a        | a_15_q0       | port    |          |
| b        | b_0_address0  | port    | offset   |
| b        | b_0_ce0       | port    |          |
| b        | b_0_q0        | port    |          |
| b        | b_1_address0  | port    | offset   |
| b        | b_1_ce0       | port    |          |
| b        | b_1_q0        | port    |          |
| b        | b_2_address0  | port    | offset   |
| b        | b_2_ce0       | port    |          |
| b        | b_2_q0        | port    |          |
| b        | b_3_address0  | port    | offset   |
| b        | b_3_ce0       | port    |          |
| b        | b_3_q0        | port    |          |
| b        | b_4_address0  | port    | offset   |
| b        | b_4_ce0       | port    |          |
| b        | b_4_q0        | port    |          |
| b        | b_5_address0  | port    | offset   |
| b        | b_5_ce0       | port    |          |
| b        | b_5_q0        | port    |          |
| b        | b_6_address0  | port    | offset   |
| b        | b_6_ce0       | port    |          |
| b        | b_6_q0        | port    |          |
| b        | b_7_address0  | port    | offset   |
| b        | b_7_ce0       | port    |          |
| b        | b_7_q0        | port    |          |
| b        | b_8_address0  | port    | offset   |
| b        | b_8_ce0       | port    |          |
| b        | b_8_q0        | port    |          |
| b        | b_9_address0  | port    | offset   |
| b        | b_9_ce0       | port    |          |
| b        | b_9_q0        | port    |          |
| b        | b_10_address0 | port    | offset   |
| b        | b_10_ce0      | port    |          |
| b        | b_10_q0       | port    |          |
| b        | b_11_address0 | port    | offset   |
| b        | b_11_ce0      | port    |          |
| b        | b_11_q0       | port    |          |
| b        | b_12_address0 | port    | offset   |
| b        | b_12_ce0      | port    |          |
| b        | b_12_q0       | port    |          |
| b        | b_13_address0 | port    | offset   |
| b        | b_13_ce0      | port    |          |
| b        | b_13_q0       | port    |          |
| b        | b_14_address0 | port    | offset   |
| b        | b_14_ce0      | port    |          |
| b        | b_14_q0       | port    |          |
| b        | b_15_address0 | port    | offset   |
| b        | b_15_ce0      | port    |          |
| b        | b_15_q0       | port    |          |
| c        | c_0_address0  | port    | offset   |
| c        | c_0_ce0       | port    |          |
| c        | c_0_q0        | port    |          |
| c        | c_1_address0  | port    | offset   |
| c        | c_1_ce0       | port    |          |
| c        | c_1_q0        | port    |          |
| c        | c_2_address0  | port    | offset   |
| c        | c_2_ce0       | port    |          |
| c        | c_2_q0        | port    |          |
| c        | c_3_address0  | port    | offset   |
| c        | c_3_ce0       | port    |          |
| c        | c_3_q0        | port    |          |
| c        | c_4_address0  | port    | offset   |
| c        | c_4_ce0       | port    |          |
| c        | c_4_q0        | port    |          |
| c        | c_5_address0  | port    | offset   |
| c        | c_5_ce0       | port    |          |
| c        | c_5_q0        | port    |          |
| c        | c_6_address0  | port    | offset   |
| c        | c_6_ce0       | port    |          |
| c        | c_6_q0        | port    |          |
| c        | c_7_address0  | port    | offset   |
| c        | c_7_ce0       | port    |          |
| c        | c_7_q0        | port    |          |
| c        | c_8_address0  | port    | offset   |
| c        | c_8_ce0       | port    |          |
| c        | c_8_q0        | port    |          |
| c        | c_9_address0  | port    | offset   |
| c        | c_9_ce0       | port    |          |
| c        | c_9_q0        | port    |          |
| c        | c_10_address0 | port    | offset   |
| c        | c_10_ce0      | port    |          |
| c        | c_10_q0       | port    |          |
| c        | c_11_address0 | port    | offset   |
| c        | c_11_ce0      | port    |          |
| c        | c_11_q0       | port    |          |
| c        | c_12_address0 | port    | offset   |
| c        | c_12_ce0      | port    |          |
| c        | c_12_q0       | port    |          |
| c        | c_13_address0 | port    | offset   |
| c        | c_13_ce0      | port    |          |
| c        | c_13_q0       | port    |          |
| c        | c_14_address0 | port    | offset   |
| c        | c_14_ce0      | port    |          |
| c        | c_14_q0       | port    |          |
| c        | c_15_address0 | port    | offset   |
| c        | c_15_ce0      | port    |          |
| c        | c_15_q0       | port    |          |
| x        | x_0_address0  | port    | offset   |
| x        | x_0_ce0       | port    |          |
| x        | x_0_q0        | port    |          |
| x        | x_1_address0  | port    | offset   |
| x        | x_1_ce0       | port    |          |
| x        | x_1_q0        | port    |          |
| x        | x_2_address0  | port    | offset   |
| x        | x_2_ce0       | port    |          |
| x        | x_2_q0        | port    |          |
| x        | x_3_address0  | port    | offset   |
| x        | x_3_ce0       | port    |          |
| x        | x_3_q0        | port    |          |
| x        | x_4_address0  | port    | offset   |
| x        | x_4_ce0       | port    |          |
| x        | x_4_q0        | port    |          |
| x        | x_5_address0  | port    | offset   |
| x        | x_5_ce0       | port    |          |
| x        | x_5_q0        | port    |          |
| x        | x_6_address0  | port    | offset   |
| x        | x_6_ce0       | port    |          |
| x        | x_6_q0        | port    |          |
| x        | x_7_address0  | port    | offset   |
| x        | x_7_ce0       | port    |          |
| x        | x_7_q0        | port    |          |
| x        | x_8_address0  | port    | offset   |
| x        | x_8_ce0       | port    |          |
| x        | x_8_q0        | port    |          |
| x        | x_9_address0  | port    | offset   |
| x        | x_9_ce0       | port    |          |
| x        | x_9_q0        | port    |          |
| x        | x_10_address0 | port    | offset   |
| x        | x_10_ce0      | port    |          |
| x        | x_10_q0       | port    |          |
| x        | x_11_address0 | port    | offset   |
| x        | x_11_ce0      | port    |          |
| x        | x_11_q0       | port    |          |
| x        | x_12_address0 | port    | offset   |
| x        | x_12_ce0      | port    |          |
| x        | x_12_q0       | port    |          |
| x        | x_13_address0 | port    | offset   |
| x        | x_13_ce0      | port    |          |
| x        | x_13_q0       | port    |          |
| x        | x_14_address0 | port    | offset   |
| x        | x_14_ce0      | port    |          |
| x        | x_14_q0       | port    |          |
| x        | x_15_address0 | port    | offset   |
| x        | x_15_ce0      | port    |          |
| x        | x_15_q0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + kp_502_15                          | 624 |        |          |      |         |         |
|   dmul_64ns_64ns_64_4_max_dsp_1_U33  | 11  |        | mul      | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U49  | 11  |        | mul3     | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U50  | 11  |        | mul6     | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U1  | 3   |        | add      | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U17 | 3   |        | add9     | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U34  | 11  |        | mul_1    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U51  | 11  |        | mul3_1   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U52  | 11  |        | mul6_1   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U2  | 3   |        | add_1    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U18 | 3   |        | add9_1   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U35  | 11  |        | mul_2    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U53  | 11  |        | mul3_2   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U54  | 11  |        | mul6_2   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U3  | 3   |        | add_2    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U19 | 3   |        | add9_2   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U36  | 11  |        | mul_3    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U55  | 11  |        | mul3_3   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U56  | 11  |        | mul6_3   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U4  | 3   |        | add_3    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U20 | 3   |        | add9_3   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U37  | 11  |        | mul_4    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U57  | 11  |        | mul3_4   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U58  | 11  |        | mul6_4   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U5  | 3   |        | add_4    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U21 | 3   |        | add9_4   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U38  | 11  |        | mul_5    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U59  | 11  |        | mul3_5   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U60  | 11  |        | mul6_5   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U6  | 3   |        | add_5    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U22 | 3   |        | add9_5   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U39  | 11  |        | mul_6    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U61  | 11  |        | mul3_6   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U62  | 11  |        | mul6_6   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U7  | 3   |        | add_6    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U23 | 3   |        | add9_6   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U40  | 11  |        | mul_7    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U63  | 11  |        | mul3_7   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U64  | 11  |        | mul6_7   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U8  | 3   |        | add_7    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U24 | 3   |        | add9_7   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U41  | 11  |        | mul_8    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U65  | 11  |        | mul3_8   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U66  | 11  |        | mul6_8   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U9  | 3   |        | add_8    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U25 | 3   |        | add9_8   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U42  | 11  |        | mul_9    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U67  | 11  |        | mul3_9   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U68  | 11  |        | mul6_9   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U10 | 3   |        | add_9    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U26 | 3   |        | add9_9   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U43  | 11  |        | mul_s    | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U69  | 11  |        | mul3_s   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U70  | 11  |        | mul6_s   | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U11 | 3   |        | add_s    | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U27 | 3   |        | add9_s   | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U44  | 11  |        | mul_10   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U71  | 11  |        | mul3_10  | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U72  | 11  |        | mul6_10  | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U12 | 3   |        | add_10   | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U28 | 3   |        | add9_10  | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U45  | 11  |        | mul_11   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U73  | 11  |        | mul3_11  | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U74  | 11  |        | mul6_11  | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U13 | 3   |        | add_11   | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U29 | 3   |        | add9_11  | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U46  | 11  |        | mul_12   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U75  | 11  |        | mul3_12  | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U76  | 11  |        | mul6_12  | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U14 | 3   |        | add_12   | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U30 | 3   |        | add9_12  | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U47  | 11  |        | mul_13   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U77  | 11  |        | mul3_13  | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U78  | 11  |        | mul6_13  | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U15 | 3   |        | add_13   | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U31 | 3   |        | add9_13  | dadd | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U48  | 11  |        | mul_14   | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U79  | 11  |        | mul3_14  | dmul | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U80  | 11  |        | mul6_14  | dmul | maxdsp  | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U16 | 3   |        | add_14   | dadd | fulldsp | 3       |
|   dadd_64ns_64ns_64_4_full_dsp_1_U32 | 3   |        | add9_14  | dadd | fulldsp | 3       |
|   add_ln8_fu_1630_p2                 | -   |        | add_ln8  | add  | fabric  | 0       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+---------------------------+
| Type            | Options                           | Location                  |
+-----------------+-----------------------------------+---------------------------+
| array_partition | variable=a cyclic factor=16 dim=1 | DIRECTIVE in kp_502_15, a |
| array_partition | variable=b cyclic factor=16 dim=1 | DIRECTIVE in kp_502_15, b |
| array_partition | variable=c cyclic factor=16 dim=1 | DIRECTIVE in kp_502_15, c |
| array_partition | variable=r cyclic factor=16 dim=1 | DIRECTIVE in kp_502_15, r |
| array_partition | variable=x cyclic factor=16 dim=1 | DIRECTIVE in kp_502_15, x |
| pipeline        |                                   | DIRECTIVE in kp_502_15    |
| unroll          | factor=16                         | DIRECTIVE in kp_502_15    |
+-----------------+-----------------------------------+---------------------------+


