
RoundLDC_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e58  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08001f64  08001f64  00002f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f6c  08001f6c  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001f6c  08001f6c  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001f6c  08001f6c  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f6c  08001f6c  00002f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001f70  08001f70  00002f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001f74  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  2000000c  08001f80  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08001f80  000030c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000064ff  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019cc  00000000  00000000  00009534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  0000af00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005f0  00000000  00000000  0000b708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b59  00000000  00000000  0000bcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008b9d  00000000  00000000  00023851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000869b0  00000000  00000000  0002c3ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2d9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f3c  00000000  00000000  000b2de4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000b4d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001f4c 	.word	0x08001f4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001f4c 	.word	0x08001f4c

0800014c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000150:	4b04      	ldr	r3, [pc, #16]	@ (8000164 <LL_RCC_HSI_Enable+0x18>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a03      	ldr	r2, [pc, #12]	@ (8000164 <LL_RCC_HSI_Enable+0x18>)
 8000156:	f043 0301 	orr.w	r3, r3, #1
 800015a:	6013      	str	r3, [r2, #0]
}
 800015c:	bf00      	nop
 800015e:	46bd      	mov	sp, r7
 8000160:	bc80      	pop	{r7}
 8000162:	4770      	bx	lr
 8000164:	40021000 	.word	0x40021000

08000168 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000168:	b480      	push	{r7}
 800016a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800016c:	4b06      	ldr	r3, [pc, #24]	@ (8000188 <LL_RCC_HSI_IsReady+0x20>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	f003 0302 	and.w	r3, r3, #2
 8000174:	2b02      	cmp	r3, #2
 8000176:	bf0c      	ite	eq
 8000178:	2301      	moveq	r3, #1
 800017a:	2300      	movne	r3, #0
 800017c:	b2db      	uxtb	r3, r3
}
 800017e:	4618      	mov	r0, r3
 8000180:	46bd      	mov	sp, r7
 8000182:	bc80      	pop	{r7}
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	40021000 	.word	0x40021000

0800018c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800018c:	b480      	push	{r7}
 800018e:	b083      	sub	sp, #12
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000194:	4b06      	ldr	r3, [pc, #24]	@ (80001b0 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	00db      	lsls	r3, r3, #3
 80001a0:	4903      	ldr	r1, [pc, #12]	@ (80001b0 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80001a2:	4313      	orrs	r3, r2
 80001a4:	600b      	str	r3, [r1, #0]
}
 80001a6:	bf00      	nop
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	40021000 	.word	0x40021000

080001b4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80001bc:	4b06      	ldr	r3, [pc, #24]	@ (80001d8 <LL_RCC_SetSysClkSource+0x24>)
 80001be:	685b      	ldr	r3, [r3, #4]
 80001c0:	f023 0203 	bic.w	r2, r3, #3
 80001c4:	4904      	ldr	r1, [pc, #16]	@ (80001d8 <LL_RCC_SetSysClkSource+0x24>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	4313      	orrs	r3, r2
 80001ca:	604b      	str	r3, [r1, #4]
}
 80001cc:	bf00      	nop
 80001ce:	370c      	adds	r7, #12
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bc80      	pop	{r7}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	40021000 	.word	0x40021000

080001dc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80001e0:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <LL_RCC_GetSysClkSource+0x14>)
 80001e2:	685b      	ldr	r3, [r3, #4]
 80001e4:	f003 030c 	and.w	r3, r3, #12
}
 80001e8:	4618      	mov	r0, r3
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	40021000 	.word	0x40021000

080001f4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80001fc:	4b06      	ldr	r3, [pc, #24]	@ (8000218 <LL_RCC_SetAHBPrescaler+0x24>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000204:	4904      	ldr	r1, [pc, #16]	@ (8000218 <LL_RCC_SetAHBPrescaler+0x24>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4313      	orrs	r3, r2
 800020a:	604b      	str	r3, [r1, #4]
}
 800020c:	bf00      	nop
 800020e:	370c      	adds	r7, #12
 8000210:	46bd      	mov	sp, r7
 8000212:	bc80      	pop	{r7}
 8000214:	4770      	bx	lr
 8000216:	bf00      	nop
 8000218:	40021000 	.word	0x40021000

0800021c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800021c:	b480      	push	{r7}
 800021e:	b083      	sub	sp, #12
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000224:	4b06      	ldr	r3, [pc, #24]	@ (8000240 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000226:	685b      	ldr	r3, [r3, #4]
 8000228:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800022c:	4904      	ldr	r1, [pc, #16]	@ (8000240 <LL_RCC_SetAPB1Prescaler+0x24>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4313      	orrs	r3, r2
 8000232:	604b      	str	r3, [r1, #4]
}
 8000234:	bf00      	nop
 8000236:	370c      	adds	r7, #12
 8000238:	46bd      	mov	sp, r7
 800023a:	bc80      	pop	{r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40021000 	.word	0x40021000

08000244 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000244:	b480      	push	{r7}
 8000246:	b083      	sub	sp, #12
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800024c:	4b06      	ldr	r3, [pc, #24]	@ (8000268 <LL_RCC_SetAPB2Prescaler+0x24>)
 800024e:	685b      	ldr	r3, [r3, #4]
 8000250:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000254:	4904      	ldr	r1, [pc, #16]	@ (8000268 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	4313      	orrs	r3, r2
 800025a:	604b      	str	r3, [r1, #4]
}
 800025c:	bf00      	nop
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	bc80      	pop	{r7}
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	40021000 	.word	0x40021000

0800026c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000270:	4b04      	ldr	r3, [pc, #16]	@ (8000284 <LL_RCC_PLL_Enable+0x18>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a03      	ldr	r2, [pc, #12]	@ (8000284 <LL_RCC_PLL_Enable+0x18>)
 8000276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800027a:	6013      	str	r3, [r2, #0]
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	bc80      	pop	{r7}
 8000282:	4770      	bx	lr
 8000284:	40021000 	.word	0x40021000

08000288 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <LL_RCC_PLL_IsReady+0x20>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000294:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000298:	bf0c      	ite	eq
 800029a:	2301      	moveq	r3, #1
 800029c:	2300      	movne	r3, #0
 800029e:	b2db      	uxtb	r3, r3
}
 80002a0:	4618      	mov	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	40021000 	.word	0x40021000

080002ac <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80002b8:	685b      	ldr	r3, [r3, #4]
 80002ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	430b      	orrs	r3, r1
 80002c8:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80002ca:	4313      	orrs	r3, r2
 80002cc:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 80002ce:	bf00      	nop
 80002d0:	370c      	adds	r7, #12
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bc80      	pop	{r7}
 80002d6:	4770      	bx	lr
 80002d8:	40021000 	.word	0x40021000

080002dc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80002e4:	4b08      	ldr	r3, [pc, #32]	@ (8000308 <LL_APB2_GRP1_EnableClock+0x2c>)
 80002e6:	699a      	ldr	r2, [r3, #24]
 80002e8:	4907      	ldr	r1, [pc, #28]	@ (8000308 <LL_APB2_GRP1_EnableClock+0x2c>)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4313      	orrs	r3, r2
 80002ee:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80002f0:	4b05      	ldr	r3, [pc, #20]	@ (8000308 <LL_APB2_GRP1_EnableClock+0x2c>)
 80002f2:	699a      	ldr	r2, [r3, #24]
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4013      	ands	r3, r2
 80002f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002fa:	68fb      	ldr	r3, [r7, #12]
}
 80002fc:	bf00      	nop
 80002fe:	3714      	adds	r7, #20
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40021000 	.word	0x40021000

0800030c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000314:	4b06      	ldr	r3, [pc, #24]	@ (8000330 <LL_FLASH_SetLatency+0x24>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	f023 0207 	bic.w	r2, r3, #7
 800031c:	4904      	ldr	r1, [pc, #16]	@ (8000330 <LL_FLASH_SetLatency+0x24>)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4313      	orrs	r3, r2
 8000322:	600b      	str	r3, [r1, #0]
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	bc80      	pop	{r7}
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40022000 	.word	0x40022000

08000334 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000338:	4b03      	ldr	r3, [pc, #12]	@ (8000348 <LL_FLASH_GetLatency+0x14>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f003 0307 	and.w	r3, r3, #7
}
 8000340:	4618      	mov	r0, r3
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40022000 	.word	0x40022000

0800034c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000356:	683b      	ldr	r3, [r7, #0]
 8000358:	0a1b      	lsrs	r3, r3, #8
 800035a:	b29a      	uxth	r2, r3
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	615a      	str	r2, [r3, #20]
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr
	...

0800036c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b086      	sub	sp, #24
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000372:	f000 fd6f 	bl	8000e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000376:	f000 f84f 	bl	8000418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800037a:	f000 f8e9 	bl	8000550 <MX_GPIO_Init>
  MX_DMA_Init();
 800037e:	f000 f8c9 	bl	8000514 <MX_DMA_Init>
  MX_SPI1_Init();
 8000382:	f000 f88f 	bl	80004a4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  GC9A01_init();
 8000386:	f000 fae4 	bl	8000952 <GC9A01_init>
  struct GC9A01_frame frame = {{0,0},{239,239}};
 800038a:	4a22      	ldr	r2, [pc, #136]	@ (8000414 <main+0xa8>)
 800038c:	f107 0308 	add.w	r3, r7, #8
 8000390:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000394:	e883 0003 	stmia.w	r3, {r0, r1}
  GC9A01_set_frame(frame);
 8000398:	f107 0308 	add.w	r3, r7, #8
 800039c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80003a0:	f000 fd1b 	bl	8000dda <GC9A01_set_frame>
  HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
 80003a4:	200b      	movs	r0, #11
 80003a6:	f000 fedc 	bl	8001162 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t color[3];
	  // Triangle
	  color[0] = 0xFF;
 80003aa:	23ff      	movs	r3, #255	@ 0xff
 80003ac:	713b      	strb	r3, [r7, #4]
	  color[1] = 0xFF;
 80003ae:	23ff      	movs	r3, #255	@ 0xff
 80003b0:	717b      	strb	r3, [r7, #5]
	  for (int x = 0; x < 240; x++) {
 80003b2:	2300      	movs	r3, #0
 80003b4:	617b      	str	r3, [r7, #20]
 80003b6:	e025      	b.n	8000404 <main+0x98>
		  for (int y = 0; y < 240; y++) {
 80003b8:	2300      	movs	r3, #0
 80003ba:	613b      	str	r3, [r7, #16]
 80003bc:	e01c      	b.n	80003f8 <main+0x8c>
			  if (x < y) {
 80003be:	697a      	ldr	r2, [r7, #20]
 80003c0:	693b      	ldr	r3, [r7, #16]
 80003c2:	429a      	cmp	r2, r3
 80003c4:	da02      	bge.n	80003cc <main+0x60>
				  color[2] = 0xFF;
 80003c6:	23ff      	movs	r3, #255	@ 0xff
 80003c8:	71bb      	strb	r3, [r7, #6]
 80003ca:	e001      	b.n	80003d0 <main+0x64>
			  } else {
				  color[2] = 0x00;
 80003cc:	2300      	movs	r3, #0
 80003ce:	71bb      	strb	r3, [r7, #6]
			  }
			  if (x == 0 && y == 0) {
 80003d0:	697b      	ldr	r3, [r7, #20]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d108      	bne.n	80003e8 <main+0x7c>
 80003d6:	693b      	ldr	r3, [r7, #16]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d105      	bne.n	80003e8 <main+0x7c>
				  GC9A01_write(color, sizeof(color));
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	2103      	movs	r1, #3
 80003e0:	4618      	mov	r0, r3
 80003e2:	f000 fa96 	bl	8000912 <GC9A01_write>
 80003e6:	e004      	b.n	80003f2 <main+0x86>
			  } else {
				  GC9A01_write_continue(color, sizeof(color));
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2103      	movs	r1, #3
 80003ec:	4618      	mov	r0, r3
 80003ee:	f000 faa0 	bl	8000932 <GC9A01_write_continue>
		  for (int y = 0; y < 240; y++) {
 80003f2:	693b      	ldr	r3, [r7, #16]
 80003f4:	3301      	adds	r3, #1
 80003f6:	613b      	str	r3, [r7, #16]
 80003f8:	693b      	ldr	r3, [r7, #16]
 80003fa:	2bef      	cmp	r3, #239	@ 0xef
 80003fc:	dddf      	ble.n	80003be <main+0x52>
	  for (int x = 0; x < 240; x++) {
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	3301      	adds	r3, #1
 8000402:	617b      	str	r3, [r7, #20]
 8000404:	697b      	ldr	r3, [r7, #20]
 8000406:	2bef      	cmp	r3, #239	@ 0xef
 8000408:	ddd6      	ble.n	80003b8 <main+0x4c>
			  }
		  }
	  }
	  LL_mDelay(1000);
 800040a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800040e:	f001 fd47 	bl	8001ea0 <LL_mDelay>
  {
 8000412:	e7ca      	b.n	80003aa <main+0x3e>
 8000414:	08001f64 	.word	0x08001f64

08000418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 800041c:	2002      	movs	r0, #2
 800041e:	f7ff ff75 	bl	800030c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000422:	bf00      	nop
 8000424:	f7ff ff86 	bl	8000334 <LL_FLASH_GetLatency>
 8000428:	4603      	mov	r3, r0
 800042a:	2b02      	cmp	r3, #2
 800042c:	d1fa      	bne.n	8000424 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800042e:	2010      	movs	r0, #16
 8000430:	f7ff feac 	bl	800018c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000434:	f7ff fe8a 	bl	800014c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000438:	bf00      	nop
 800043a:	f7ff fe95 	bl	8000168 <LL_RCC_HSI_IsReady>
 800043e:	4603      	mov	r3, r0
 8000440:	2b01      	cmp	r3, #1
 8000442:	d1fa      	bne.n	800043a <SystemClock_Config+0x22>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 8000444:	f44f 1160 	mov.w	r1, #3670016	@ 0x380000
 8000448:	2000      	movs	r0, #0
 800044a:	f7ff ff2f 	bl	80002ac <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800044e:	f7ff ff0d 	bl	800026c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000452:	bf00      	nop
 8000454:	f7ff ff18 	bl	8000288 <LL_RCC_PLL_IsReady>
 8000458:	4603      	mov	r3, r0
 800045a:	2b01      	cmp	r3, #1
 800045c:	d1fa      	bne.n	8000454 <SystemClock_Config+0x3c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800045e:	2000      	movs	r0, #0
 8000460:	f7ff fec8 	bl	80001f4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000464:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000468:	f7ff fed8 	bl	800021c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800046c:	2000      	movs	r0, #0
 800046e:	f7ff fee9 	bl	8000244 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000472:	2002      	movs	r0, #2
 8000474:	f7ff fe9e 	bl	80001b4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000478:	bf00      	nop
 800047a:	f7ff feaf 	bl	80001dc <LL_RCC_GetSysClkSource>
 800047e:	4603      	mov	r3, r0
 8000480:	2b08      	cmp	r3, #8
 8000482:	d1fa      	bne.n	800047a <SystemClock_Config+0x62>
  {

  }
  LL_SetSystemCoreClock(64000000);
 8000484:	4806      	ldr	r0, [pc, #24]	@ (80004a0 <SystemClock_Config+0x88>)
 8000486:	f001 fd2f 	bl	8001ee8 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800048a:	200f      	movs	r0, #15
 800048c:	f000 fcf8 	bl	8000e80 <HAL_InitTick>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000496:	f000 f881 	bl	800059c <Error_Handler>
  }
}
 800049a:	bf00      	nop
 800049c:	bd80      	pop	{r7, pc}
 800049e:	bf00      	nop
 80004a0:	03d09000 	.word	0x03d09000

080004a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004a8:	4b18      	ldr	r3, [pc, #96]	@ (800050c <MX_SPI1_Init+0x68>)
 80004aa:	4a19      	ldr	r2, [pc, #100]	@ (8000510 <MX_SPI1_Init+0x6c>)
 80004ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004ae:	4b17      	ldr	r3, [pc, #92]	@ (800050c <MX_SPI1_Init+0x68>)
 80004b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80004b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80004b6:	4b15      	ldr	r3, [pc, #84]	@ (800050c <MX_SPI1_Init+0x68>)
 80004b8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80004bc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004be:	4b13      	ldr	r3, [pc, #76]	@ (800050c <MX_SPI1_Init+0x68>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c4:	4b11      	ldr	r3, [pc, #68]	@ (800050c <MX_SPI1_Init+0x68>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004ca:	4b10      	ldr	r3, [pc, #64]	@ (800050c <MX_SPI1_Init+0x68>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004d0:	4b0e      	ldr	r3, [pc, #56]	@ (800050c <MX_SPI1_Init+0x68>)
 80004d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80004d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	@ (800050c <MX_SPI1_Init+0x68>)
 80004da:	2208      	movs	r2, #8
 80004dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004de:	4b0b      	ldr	r3, [pc, #44]	@ (800050c <MX_SPI1_Init+0x68>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e4:	4b09      	ldr	r3, [pc, #36]	@ (800050c <MX_SPI1_Init+0x68>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	@ (800050c <MX_SPI1_Init+0x68>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80004f0:	4b06      	ldr	r3, [pc, #24]	@ (800050c <MX_SPI1_Init+0x68>)
 80004f2:	220a      	movs	r2, #10
 80004f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004f6:	4805      	ldr	r0, [pc, #20]	@ (800050c <MX_SPI1_Init+0x68>)
 80004f8:	f001 f932 	bl	8001760 <HAL_SPI_Init>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000502:	f000 f84b 	bl	800059c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000506:	bf00      	nop
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000028 	.word	0x20000028
 8000510:	40013000 	.word	0x40013000

08000514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800051a:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <MX_DMA_Init+0x38>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	4a0b      	ldr	r2, [pc, #44]	@ (800054c <MX_DMA_Init+0x38>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6153      	str	r3, [r2, #20]
 8000526:	4b09      	ldr	r3, [pc, #36]	@ (800054c <MX_DMA_Init+0x38>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000532:	2200      	movs	r2, #0
 8000534:	2100      	movs	r1, #0
 8000536:	200d      	movs	r0, #13
 8000538:	f000 fde9 	bl	800110e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800053c:	200d      	movs	r0, #13
 800053e:	f000 fe02 	bl	8001146 <HAL_NVIC_EnableIRQ>

}
 8000542:	bf00      	nop
 8000544:	3708      	adds	r7, #8
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000

08000550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000564:	2004      	movs	r0, #4
 8000566:	f7ff feb9 	bl	80002dc <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, CS_Pin|RES_Pin|DC_Pin);
 800056a:	f645 0158 	movw	r1, #22616	@ 0x5858
 800056e:	480a      	ldr	r0, [pc, #40]	@ (8000598 <MX_GPIO_Init+0x48>)
 8000570:	f7ff feec 	bl	800034c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = CS_Pin|RES_Pin|DC_Pin;
 8000574:	f645 0358 	movw	r3, #22616	@ 0x5858
 8000578:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800057a:	2301      	movs	r3, #1
 800057c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800057e:	2302      	movs	r3, #2
 8000580:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	4619      	mov	r1, r3
 800058a:	4803      	ldr	r0, [pc, #12]	@ (8000598 <MX_GPIO_Init+0x48>)
 800058c:	f001 fc21 	bl	8001dd2 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000590:	bf00      	nop
 8000592:	3718      	adds	r7, #24
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40010800 	.word	0x40010800

0800059c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a0:	b672      	cpsid	i
}
 80005a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <Error_Handler+0x8>

080005a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ae:	4b15      	ldr	r3, [pc, #84]	@ (8000604 <HAL_MspInit+0x5c>)
 80005b0:	699b      	ldr	r3, [r3, #24]
 80005b2:	4a14      	ldr	r2, [pc, #80]	@ (8000604 <HAL_MspInit+0x5c>)
 80005b4:	f043 0301 	orr.w	r3, r3, #1
 80005b8:	6193      	str	r3, [r2, #24]
 80005ba:	4b12      	ldr	r3, [pc, #72]	@ (8000604 <HAL_MspInit+0x5c>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	60bb      	str	r3, [r7, #8]
 80005c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000604 <HAL_MspInit+0x5c>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000604 <HAL_MspInit+0x5c>)
 80005cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005d0:	61d3      	str	r3, [r2, #28]
 80005d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000604 <HAL_MspInit+0x5c>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005de:	4b0a      	ldr	r3, [pc, #40]	@ (8000608 <HAL_MspInit+0x60>)
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <HAL_MspInit+0x60>)
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	40021000 	.word	0x40021000
 8000608:	40010000 	.word	0x40010000

0800060c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b088      	sub	sp, #32
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000614:	f107 0310 	add.w	r3, r7, #16
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a28      	ldr	r2, [pc, #160]	@ (80006c8 <HAL_SPI_MspInit+0xbc>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d149      	bne.n	80006c0 <HAL_SPI_MspInit+0xb4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	4a26      	ldr	r2, [pc, #152]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 8000632:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000636:	6193      	str	r3, [r2, #24]
 8000638:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a20      	ldr	r2, [pc, #128]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 800064a:	f043 0304 	orr.w	r3, r3, #4
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <HAL_SPI_MspInit+0xc0>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f003 0304 	and.w	r3, r3, #4
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800065c:	23a0      	movs	r3, #160	@ 0xa0
 800065e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000660:	2302      	movs	r3, #2
 8000662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000664:	2303      	movs	r3, #3
 8000666:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000668:	f107 0310 	add.w	r3, r7, #16
 800066c:	4619      	mov	r1, r3
 800066e:	4818      	ldr	r0, [pc, #96]	@ (80006d0 <HAL_SPI_MspInit+0xc4>)
 8000670:	f000 fef2 	bl	8001458 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000674:	4b17      	ldr	r3, [pc, #92]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 8000676:	4a18      	ldr	r2, [pc, #96]	@ (80006d8 <HAL_SPI_MspInit+0xcc>)
 8000678:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800067a:	4b16      	ldr	r3, [pc, #88]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 800067c:	2210      	movs	r2, #16
 800067e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000680:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000686:	4b13      	ldr	r3, [pc, #76]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 8000688:	2280      	movs	r2, #128	@ 0x80
 800068a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 8000694:	2200      	movs	r2, #0
 8000696:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000698:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 800069a:	2200      	movs	r2, #0
 800069c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800069e:	4b0d      	ldr	r3, [pc, #52]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80006a4:	480b      	ldr	r0, [pc, #44]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 80006a6:	f000 fd77 	bl	8001198 <HAL_DMA_Init>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 80006b0:	f7ff ff74 	bl	800059c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a07      	ldr	r2, [pc, #28]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 80006b8:	649a      	str	r2, [r3, #72]	@ 0x48
 80006ba:	4a06      	ldr	r2, [pc, #24]	@ (80006d4 <HAL_SPI_MspInit+0xc8>)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80006c0:	bf00      	nop
 80006c2:	3720      	adds	r7, #32
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40013000 	.word	0x40013000
 80006cc:	40021000 	.word	0x40021000
 80006d0:	40010800 	.word	0x40010800
 80006d4:	20000080 	.word	0x20000080
 80006d8:	40020030 	.word	0x40020030

080006dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <NMI_Handler+0x4>

080006e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e8:	bf00      	nop
 80006ea:	e7fd      	b.n	80006e8 <HardFault_Handler+0x4>

080006ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <MemManage_Handler+0x4>

080006f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f8:	bf00      	nop
 80006fa:	e7fd      	b.n	80006f8 <BusFault_Handler+0x4>

080006fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <UsageFault_Handler+0x4>

08000704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072c:	f000 fbd8 	bl	8000ee0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}

08000734 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000738:	4802      	ldr	r0, [pc, #8]	@ (8000744 <DMA1_Channel3_IRQHandler+0x10>)
 800073a:	f000 fd87 	bl	800124c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000080 	.word	0x20000080

08000748 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000754:	f7ff fff8 	bl	8000748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000758:	480b      	ldr	r0, [pc, #44]	@ (8000788 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800075a:	490c      	ldr	r1, [pc, #48]	@ (800078c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800075c:	4a0c      	ldr	r2, [pc, #48]	@ (8000790 <LoopFillZerobss+0x16>)
  movs r3, #0
 800075e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000760:	e002      	b.n	8000768 <LoopCopyDataInit>

08000762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000766:	3304      	adds	r3, #4

08000768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800076c:	d3f9      	bcc.n	8000762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076e:	4a09      	ldr	r2, [pc, #36]	@ (8000794 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000770:	4c09      	ldr	r4, [pc, #36]	@ (8000798 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000774:	e001      	b.n	800077a <LoopFillZerobss>

08000776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000778:	3204      	adds	r2, #4

0800077a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800077c:	d3fb      	bcc.n	8000776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800077e:	f001 fbc1 	bl	8001f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000782:	f7ff fdf3 	bl	800036c <main>
  bx lr
 8000786:	4770      	bx	lr
  ldr r0, =_sdata
 8000788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800078c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000790:	08001f74 	.word	0x08001f74
  ldr r2, =_sbss
 8000794:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000798:	200000c8 	.word	0x200000c8

0800079c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_2_IRQHandler>

0800079e <LL_GPIO_SetOutputPin>:
{
 800079e:	b480      	push	{r7}
 80007a0:	b083      	sub	sp, #12
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
 80007a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	0a1b      	lsrs	r3, r3, #8
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	611a      	str	r2, [r3, #16]
}
 80007b2:	bf00      	nop
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bc80      	pop	{r7}
 80007ba:	4770      	bx	lr

080007bc <LL_GPIO_ResetOutputPin>:
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	615a      	str	r2, [r3, #20]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
	...

080007dc <GC9A01_spi_tx>:
#define CS_ON               LL_GPIO_SetOutputPin(CS_GPIO_Port, CS_Pin)
#define CS_OFF              LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);

extern SPI_HandleTypeDef hspi1;

void GC9A01_spi_tx(uint8_t *data, size_t len) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
    HAL_SPI_Transmit(&hspi1, data, len, 100);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	2364      	movs	r3, #100	@ 0x64
 80007ec:	6879      	ldr	r1, [r7, #4]
 80007ee:	4803      	ldr	r0, [pc, #12]	@ (80007fc <GC9A01_spi_tx+0x20>)
 80007f0:	f001 f83a 	bl	8001868 <HAL_SPI_Transmit>
}
 80007f4:	bf00      	nop
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000028 	.word	0x20000028

08000800 <GC9A01_set_reset>:

void GC9A01_set_reset(uint8_t val) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d105      	bne.n	800081c <GC9A01_set_reset+0x1c>
        RESET_OFF;
 8000810:	f241 0110 	movw	r1, #4112	@ 0x1010
 8000814:	4806      	ldr	r0, [pc, #24]	@ (8000830 <GC9A01_set_reset+0x30>)
 8000816:	f7ff ffd1 	bl	80007bc <LL_GPIO_ResetOutputPin>
    } else {
        RESET_ON;
    }
}
 800081a:	e004      	b.n	8000826 <GC9A01_set_reset+0x26>
        RESET_ON;
 800081c:	f241 0110 	movw	r1, #4112	@ 0x1010
 8000820:	4803      	ldr	r0, [pc, #12]	@ (8000830 <GC9A01_set_reset+0x30>)
 8000822:	f7ff ffbc 	bl	800079e <LL_GPIO_SetOutputPin>
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40010800 	.word	0x40010800

08000834 <GC9A01_set_data_command>:

void GC9A01_set_data_command(uint8_t val) {
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d105      	bne.n	8000850 <GC9A01_set_data_command+0x1c>
        DC_OFF;
 8000844:	f244 0140 	movw	r1, #16448	@ 0x4040
 8000848:	4806      	ldr	r0, [pc, #24]	@ (8000864 <GC9A01_set_data_command+0x30>)
 800084a:	f7ff ffb7 	bl	80007bc <LL_GPIO_ResetOutputPin>
    } else {
        DC_ON;
    }
}
 800084e:	e004      	b.n	800085a <GC9A01_set_data_command+0x26>
        DC_ON;
 8000850:	f244 0140 	movw	r1, #16448	@ 0x4040
 8000854:	4803      	ldr	r0, [pc, #12]	@ (8000864 <GC9A01_set_data_command+0x30>)
 8000856:	f7ff ffa2 	bl	800079e <LL_GPIO_SetOutputPin>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40010800 	.word	0x40010800

08000868 <GC9A01_set_chip_select>:

void GC9A01_set_chip_select(uint8_t val) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
    if (val==0) {
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d105      	bne.n	8000884 <GC9A01_set_chip_select+0x1c>
        CS_OFF;
 8000878:	f640 0108 	movw	r1, #2056	@ 0x808
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <GC9A01_set_chip_select+0x30>)
 800087e:	f7ff ff9d 	bl	80007bc <LL_GPIO_ResetOutputPin>
    } else {
        CS_ON;
    }
}
 8000882:	e004      	b.n	800088e <GC9A01_set_chip_select+0x26>
        CS_ON;
 8000884:	f640 0108 	movw	r1, #2056	@ 0x808
 8000888:	4803      	ldr	r0, [pc, #12]	@ (8000898 <GC9A01_set_chip_select+0x30>)
 800088a:	f7ff ff88 	bl	800079e <LL_GPIO_SetOutputPin>
}
 800088e:	bf00      	nop
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40010800 	.word	0x40010800

0800089c <GC9A01_write_command>:

void GC9A01_write_command(uint8_t cmd) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
    GC9A01_set_data_command(OFF);
 80008a6:	2000      	movs	r0, #0
 80008a8:	f7ff ffc4 	bl	8000834 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 80008ac:	2000      	movs	r0, #0
 80008ae:	f7ff ffdb 	bl	8000868 <GC9A01_set_chip_select>
    GC9A01_spi_tx(&cmd, sizeof(cmd));
 80008b2:	1dfb      	adds	r3, r7, #7
 80008b4:	2101      	movs	r1, #1
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff ff90 	bl	80007dc <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff ffd3 	bl	8000868 <GC9A01_set_chip_select>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <GC9A01_write_data>:

void GC9A01_write_data(uint8_t *data, size_t len) {
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
 80008d2:	6039      	str	r1, [r7, #0]
    GC9A01_set_data_command(ON);
 80008d4:	2001      	movs	r0, #1
 80008d6:	f7ff ffad 	bl	8000834 <GC9A01_set_data_command>
    GC9A01_set_chip_select(OFF);
 80008da:	2000      	movs	r0, #0
 80008dc:	f7ff ffc4 	bl	8000868 <GC9A01_set_chip_select>
    GC9A01_spi_tx(data, len);
 80008e0:	6839      	ldr	r1, [r7, #0]
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ff7a 	bl	80007dc <GC9A01_spi_tx>
    GC9A01_set_chip_select(ON);
 80008e8:	2001      	movs	r0, #1
 80008ea:	f7ff ffbd 	bl	8000868 <GC9A01_set_chip_select>
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <GC9A01_write_byte>:

static inline void GC9A01_write_byte(uint8_t val) {
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b082      	sub	sp, #8
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	4603      	mov	r3, r0
 80008fe:	71fb      	strb	r3, [r7, #7]
    GC9A01_write_data(&val, sizeof(val));
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	2101      	movs	r1, #1
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffe0 	bl	80008ca <GC9A01_write_data>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <GC9A01_write>:

void GC9A01_write(uint8_t *data, size_t len) {
 8000912:	b580      	push	{r7, lr}
 8000914:	b082      	sub	sp, #8
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
 800091a:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR);
 800091c:	202c      	movs	r0, #44	@ 0x2c
 800091e:	f7ff ffbd 	bl	800089c <GC9A01_write_command>
    GC9A01_write_data(data, len);
 8000922:	6839      	ldr	r1, [r7, #0]
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f7ff ffd0 	bl	80008ca <GC9A01_write_data>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <GC9A01_write_continue>:

void GC9A01_write_continue(uint8_t *data, size_t len) {
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
 800093a:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR_CONT);
 800093c:	203c      	movs	r0, #60	@ 0x3c
 800093e:	f7ff ffad 	bl	800089c <GC9A01_write_command>
    GC9A01_write_data(data, len);
 8000942:	6839      	ldr	r1, [r7, #0]
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f7ff ffc0 	bl	80008ca <GC9A01_write_data>
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <GC9A01_init>:

void GC9A01_init(void) {
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0

    GC9A01_set_chip_select(ON);
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff ff86 	bl	8000868 <GC9A01_set_chip_select>
    LL_mDelay(5);
 800095c:	2005      	movs	r0, #5
 800095e:	f001 fa9f 	bl	8001ea0 <LL_mDelay>
    GC9A01_set_reset(OFF);
 8000962:	2000      	movs	r0, #0
 8000964:	f7ff ff4c 	bl	8000800 <GC9A01_set_reset>
    LL_mDelay(10);
 8000968:	200a      	movs	r0, #10
 800096a:	f001 fa99 	bl	8001ea0 <LL_mDelay>
    GC9A01_set_reset(ON);
 800096e:	2001      	movs	r0, #1
 8000970:	f7ff ff46 	bl	8000800 <GC9A01_set_reset>
    LL_mDelay(120);
 8000974:	2078      	movs	r0, #120	@ 0x78
 8000976:	f001 fa93 	bl	8001ea0 <LL_mDelay>

    /* Initial Sequence */

    GC9A01_write_command(0xEF);
 800097a:	20ef      	movs	r0, #239	@ 0xef
 800097c:	f7ff ff8e 	bl	800089c <GC9A01_write_command>

    GC9A01_write_command(0xEB);
 8000980:	20eb      	movs	r0, #235	@ 0xeb
 8000982:	f7ff ff8b 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 8000986:	2014      	movs	r0, #20
 8000988:	f7ff ffb5 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xFE);
 800098c:	20fe      	movs	r0, #254	@ 0xfe
 800098e:	f7ff ff85 	bl	800089c <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 8000992:	20ef      	movs	r0, #239	@ 0xef
 8000994:	f7ff ff82 	bl	800089c <GC9A01_write_command>

    GC9A01_write_command(0xEB);
 8000998:	20eb      	movs	r0, #235	@ 0xeb
 800099a:	f7ff ff7f 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 800099e:	2014      	movs	r0, #20
 80009a0:	f7ff ffa9 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x84);
 80009a4:	2084      	movs	r0, #132	@ 0x84
 80009a6:	f7ff ff79 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 80009aa:	2040      	movs	r0, #64	@ 0x40
 80009ac:	f7ff ffa3 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x85);
 80009b0:	2085      	movs	r0, #133	@ 0x85
 80009b2:	f7ff ff73 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80009b6:	20ff      	movs	r0, #255	@ 0xff
 80009b8:	f7ff ff9d 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x86);
 80009bc:	2086      	movs	r0, #134	@ 0x86
 80009be:	f7ff ff6d 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80009c2:	20ff      	movs	r0, #255	@ 0xff
 80009c4:	f7ff ff97 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x87);
 80009c8:	2087      	movs	r0, #135	@ 0x87
 80009ca:	f7ff ff67 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80009ce:	20ff      	movs	r0, #255	@ 0xff
 80009d0:	f7ff ff91 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x88);
 80009d4:	2088      	movs	r0, #136	@ 0x88
 80009d6:	f7ff ff61 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 80009da:	200a      	movs	r0, #10
 80009dc:	f7ff ff8b 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x89);
 80009e0:	2089      	movs	r0, #137	@ 0x89
 80009e2:	f7ff ff5b 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 80009e6:	2021      	movs	r0, #33	@ 0x21
 80009e8:	f7ff ff85 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8A);
 80009ec:	208a      	movs	r0, #138	@ 0x8a
 80009ee:	f7ff ff55 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 80009f2:	2000      	movs	r0, #0
 80009f4:	f7ff ff7f 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8B);
 80009f8:	208b      	movs	r0, #139	@ 0x8b
 80009fa:	f7ff ff4f 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 80009fe:	2080      	movs	r0, #128	@ 0x80
 8000a00:	f7ff ff79 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8C);
 8000a04:	208c      	movs	r0, #140	@ 0x8c
 8000a06:	f7ff ff49 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f7ff ff73 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8D);
 8000a10:	208d      	movs	r0, #141	@ 0x8d
 8000a12:	f7ff ff43 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000a16:	2001      	movs	r0, #1
 8000a18:	f7ff ff6d 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8E);
 8000a1c:	208e      	movs	r0, #142	@ 0x8e
 8000a1e:	f7ff ff3d 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000a22:	20ff      	movs	r0, #255	@ 0xff
 8000a24:	f7ff ff67 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x8F);
 8000a28:	208f      	movs	r0, #143	@ 0x8f
 8000a2a:	f7ff ff37 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000a2e:	20ff      	movs	r0, #255	@ 0xff
 8000a30:	f7ff ff61 	bl	80008f6 <GC9A01_write_byte>


    GC9A01_write_command(0xB6);
 8000a34:	20b6      	movs	r0, #182	@ 0xb6
 8000a36:	f7ff ff31 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f7ff ff5b 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f7ff ff58 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x36);
 8000a46:	2036      	movs	r0, #54	@ 0x36
 8000a48:	f7ff ff28 	bl	800089c <GC9A01_write_command>
#if ORIENTATION == 0
    GC9A01_write_byte(0x18);
#elif ORIENTATION == 1
    GC9A01_write_byte(0x28);
#elif ORIENTATION == 2
    GC9A01_write_byte(0x48);
 8000a4c:	2048      	movs	r0, #72	@ 0x48
 8000a4e:	f7ff ff52 	bl	80008f6 <GC9A01_write_byte>
#else
    GC9A01_write_byte(0x88);
#endif

    GC9A01_write_command(COLOR_MODE);
 8000a52:	203a      	movs	r0, #58	@ 0x3a
 8000a54:	f7ff ff22 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__18_BIT);
 8000a58:	2006      	movs	r0, #6
 8000a5a:	f7ff ff4c 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x90);
 8000a5e:	2090      	movs	r0, #144	@ 0x90
 8000a60:	f7ff ff1c 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x08);
 8000a64:	2008      	movs	r0, #8
 8000a66:	f7ff ff46 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000a6a:	2008      	movs	r0, #8
 8000a6c:	f7ff ff43 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000a70:	2008      	movs	r0, #8
 8000a72:	f7ff ff40 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000a76:	2008      	movs	r0, #8
 8000a78:	f7ff ff3d 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xBD);
 8000a7c:	20bd      	movs	r0, #189	@ 0xbd
 8000a7e:	f7ff ff0d 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 8000a82:	2006      	movs	r0, #6
 8000a84:	f7ff ff37 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xBC);
 8000a88:	20bc      	movs	r0, #188	@ 0xbc
 8000a8a:	f7ff ff07 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff ff31 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xFF);
 8000a94:	20ff      	movs	r0, #255	@ 0xff
 8000a96:	f7ff ff01 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 8000a9a:	2060      	movs	r0, #96	@ 0x60
 8000a9c:	f7ff ff2b 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	f7ff ff28 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 8000aa6:	2004      	movs	r0, #4
 8000aa8:	f7ff ff25 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xC3);
 8000aac:	20c3      	movs	r0, #195	@ 0xc3
 8000aae:	f7ff fef5 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000ab2:	2013      	movs	r0, #19
 8000ab4:	f7ff ff1f 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_command(0xC4);
 8000ab8:	20c4      	movs	r0, #196	@ 0xc4
 8000aba:	f7ff feef 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000abe:	2013      	movs	r0, #19
 8000ac0:	f7ff ff19 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xC9);
 8000ac4:	20c9      	movs	r0, #201	@ 0xc9
 8000ac6:	f7ff fee9 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 8000aca:	2022      	movs	r0, #34	@ 0x22
 8000acc:	f7ff ff13 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xBE);
 8000ad0:	20be      	movs	r0, #190	@ 0xbe
 8000ad2:	f7ff fee3 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 8000ad6:	2011      	movs	r0, #17
 8000ad8:	f7ff ff0d 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xE1);
 8000adc:	20e1      	movs	r0, #225	@ 0xe1
 8000ade:	f7ff fedd 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 8000ae2:	2010      	movs	r0, #16
 8000ae4:	f7ff ff07 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 8000ae8:	200e      	movs	r0, #14
 8000aea:	f7ff ff04 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xDF);
 8000aee:	20df      	movs	r0, #223	@ 0xdf
 8000af0:	f7ff fed4 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 8000af4:	2021      	movs	r0, #33	@ 0x21
 8000af6:	f7ff fefe 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0c);
 8000afa:	200c      	movs	r0, #12
 8000afc:	f7ff fefb 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x02);
 8000b00:	2002      	movs	r0, #2
 8000b02:	f7ff fef8 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xF0);
 8000b06:	20f0      	movs	r0, #240	@ 0xf0
 8000b08:	f7ff fec8 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000b0c:	2045      	movs	r0, #69	@ 0x45
 8000b0e:	f7ff fef2 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000b12:	2009      	movs	r0, #9
 8000b14:	f7ff feef 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000b18:	2008      	movs	r0, #8
 8000b1a:	f7ff feec 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000b1e:	2008      	movs	r0, #8
 8000b20:	f7ff fee9 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8000b24:	2026      	movs	r0, #38	@ 0x26
 8000b26:	f7ff fee6 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8000b2a:	202a      	movs	r0, #42	@ 0x2a
 8000b2c:	f7ff fee3 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xF1);
 8000b30:	20f1      	movs	r0, #241	@ 0xf1
 8000b32:	f7ff feb3 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000b36:	2043      	movs	r0, #67	@ 0x43
 8000b38:	f7ff fedd 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000b3c:	2070      	movs	r0, #112	@ 0x70
 8000b3e:	f7ff feda 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 8000b42:	2072      	movs	r0, #114	@ 0x72
 8000b44:	f7ff fed7 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8000b48:	2036      	movs	r0, #54	@ 0x36
 8000b4a:	f7ff fed4 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8000b4e:	2037      	movs	r0, #55	@ 0x37
 8000b50:	f7ff fed1 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 8000b54:	206f      	movs	r0, #111	@ 0x6f
 8000b56:	f7ff fece 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xF2);
 8000b5a:	20f2      	movs	r0, #242	@ 0xf2
 8000b5c:	f7ff fe9e 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8000b60:	2045      	movs	r0, #69	@ 0x45
 8000b62:	f7ff fec8 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000b66:	2009      	movs	r0, #9
 8000b68:	f7ff fec5 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000b6c:	2008      	movs	r0, #8
 8000b6e:	f7ff fec2 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000b72:	2008      	movs	r0, #8
 8000b74:	f7ff febf 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 8000b78:	2026      	movs	r0, #38	@ 0x26
 8000b7a:	f7ff febc 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8000b7e:	202a      	movs	r0, #42	@ 0x2a
 8000b80:	f7ff feb9 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xF3);
 8000b84:	20f3      	movs	r0, #243	@ 0xf3
 8000b86:	f7ff fe89 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8000b8a:	2043      	movs	r0, #67	@ 0x43
 8000b8c:	f7ff feb3 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000b90:	2070      	movs	r0, #112	@ 0x70
 8000b92:	f7ff feb0 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 8000b96:	2072      	movs	r0, #114	@ 0x72
 8000b98:	f7ff fead 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 8000b9c:	2036      	movs	r0, #54	@ 0x36
 8000b9e:	f7ff feaa 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8000ba2:	2037      	movs	r0, #55	@ 0x37
 8000ba4:	f7ff fea7 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 8000ba8:	206f      	movs	r0, #111	@ 0x6f
 8000baa:	f7ff fea4 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xED);
 8000bae:	20ed      	movs	r0, #237	@ 0xed
 8000bb0:	f7ff fe74 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 8000bb4:	201b      	movs	r0, #27
 8000bb6:	f7ff fe9e 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0B);
 8000bba:	200b      	movs	r0, #11
 8000bbc:	f7ff fe9b 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xAE);
 8000bc0:	20ae      	movs	r0, #174	@ 0xae
 8000bc2:	f7ff fe6b 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 8000bc6:	2077      	movs	r0, #119	@ 0x77
 8000bc8:	f7ff fe95 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xCD);
 8000bcc:	20cd      	movs	r0, #205	@ 0xcd
 8000bce:	f7ff fe65 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x63);
 8000bd2:	2063      	movs	r0, #99	@ 0x63
 8000bd4:	f7ff fe8f 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x70);
 8000bd8:	2070      	movs	r0, #112	@ 0x70
 8000bda:	f7ff fe5f 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x07);
 8000bde:	2007      	movs	r0, #7
 8000be0:	f7ff fe89 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8000be4:	2007      	movs	r0, #7
 8000be6:	f7ff fe86 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 8000bea:	2004      	movs	r0, #4
 8000bec:	f7ff fe83 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 8000bf0:	200e      	movs	r0, #14
 8000bf2:	f7ff fe80 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 8000bf6:	200f      	movs	r0, #15
 8000bf8:	f7ff fe7d 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8000bfc:	2009      	movs	r0, #9
 8000bfe:	f7ff fe7a 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8000c02:	2007      	movs	r0, #7
 8000c04:	f7ff fe77 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8000c08:	2008      	movs	r0, #8
 8000c0a:	f7ff fe74 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x03);
 8000c0e:	2003      	movs	r0, #3
 8000c10:	f7ff fe71 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0xE8);
 8000c14:	20e8      	movs	r0, #232	@ 0xe8
 8000c16:	f7ff fe41 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8000c1a:	2034      	movs	r0, #52	@ 0x34
 8000c1c:	f7ff fe6b 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x62);
 8000c20:	2062      	movs	r0, #98	@ 0x62
 8000c22:	f7ff fe3b 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 8000c26:	2018      	movs	r0, #24
 8000c28:	f7ff fe65 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0D);
 8000c2c:	200d      	movs	r0, #13
 8000c2e:	f7ff fe62 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8000c32:	2071      	movs	r0, #113	@ 0x71
 8000c34:	f7ff fe5f 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xED);
 8000c38:	20ed      	movs	r0, #237	@ 0xed
 8000c3a:	f7ff fe5c 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c3e:	2070      	movs	r0, #112	@ 0x70
 8000c40:	f7ff fe59 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c44:	2070      	movs	r0, #112	@ 0x70
 8000c46:	f7ff fe56 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 8000c4a:	2018      	movs	r0, #24
 8000c4c:	f7ff fe53 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 8000c50:	200f      	movs	r0, #15
 8000c52:	f7ff fe50 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8000c56:	2071      	movs	r0, #113	@ 0x71
 8000c58:	f7ff fe4d 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xEF);
 8000c5c:	20ef      	movs	r0, #239	@ 0xef
 8000c5e:	f7ff fe4a 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c62:	2070      	movs	r0, #112	@ 0x70
 8000c64:	f7ff fe47 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c68:	2070      	movs	r0, #112	@ 0x70
 8000c6a:	f7ff fe44 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x63);
 8000c6e:	2063      	movs	r0, #99	@ 0x63
 8000c70:	f7ff fe14 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 8000c74:	2018      	movs	r0, #24
 8000c76:	f7ff fe3e 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x11);
 8000c7a:	2011      	movs	r0, #17
 8000c7c:	f7ff fe3b 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8000c80:	2071      	movs	r0, #113	@ 0x71
 8000c82:	f7ff fe38 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8000c86:	20f1      	movs	r0, #241	@ 0xf1
 8000c88:	f7ff fe35 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c8c:	2070      	movs	r0, #112	@ 0x70
 8000c8e:	f7ff fe32 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000c92:	2070      	movs	r0, #112	@ 0x70
 8000c94:	f7ff fe2f 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 8000c98:	2018      	movs	r0, #24
 8000c9a:	f7ff fe2c 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x13);
 8000c9e:	2013      	movs	r0, #19
 8000ca0:	f7ff fe29 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8000ca4:	2071      	movs	r0, #113	@ 0x71
 8000ca6:	f7ff fe26 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xF3);
 8000caa:	20f3      	movs	r0, #243	@ 0xf3
 8000cac:	f7ff fe23 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000cb0:	2070      	movs	r0, #112	@ 0x70
 8000cb2:	f7ff fe20 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8000cb6:	2070      	movs	r0, #112	@ 0x70
 8000cb8:	f7ff fe1d 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x64);
 8000cbc:	2064      	movs	r0, #100	@ 0x64
 8000cbe:	f7ff fded 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 8000cc2:	2028      	movs	r0, #40	@ 0x28
 8000cc4:	f7ff fe17 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x29);
 8000cc8:	2029      	movs	r0, #41	@ 0x29
 8000cca:	f7ff fe14 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8000cce:	20f1      	movs	r0, #241	@ 0xf1
 8000cd0:	f7ff fe11 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f7ff fe0e 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8000cda:	20f1      	movs	r0, #241	@ 0xf1
 8000cdc:	f7ff fe0b 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff fe08 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8000ce6:	2007      	movs	r0, #7
 8000ce8:	f7ff fe05 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x66);
 8000cec:	2066      	movs	r0, #102	@ 0x66
 8000cee:	f7ff fdd5 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 8000cf2:	203c      	movs	r0, #60	@ 0x3c
 8000cf4:	f7ff fdff 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f7ff fdfc 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0xCD);
 8000cfe:	20cd      	movs	r0, #205	@ 0xcd
 8000d00:	f7ff fdf9 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x67);
 8000d04:	2067      	movs	r0, #103	@ 0x67
 8000d06:	f7ff fdf6 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8000d0a:	2045      	movs	r0, #69	@ 0x45
 8000d0c:	f7ff fdf3 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8000d10:	2045      	movs	r0, #69	@ 0x45
 8000d12:	f7ff fdf0 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 8000d16:	2010      	movs	r0, #16
 8000d18:	f7ff fded 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff fdea 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d22:	2000      	movs	r0, #0
 8000d24:	f7ff fde7 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fde4 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x67);
 8000d2e:	2067      	movs	r0, #103	@ 0x67
 8000d30:	f7ff fdb4 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000d34:	2000      	movs	r0, #0
 8000d36:	f7ff fdde 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x3C);
 8000d3a:	203c      	movs	r0, #60	@ 0x3c
 8000d3c:	f7ff fddb 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff fdd8 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d46:	2000      	movs	r0, #0
 8000d48:	f7ff fdd5 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fdd2 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f7ff fdcf 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x54);
 8000d58:	2054      	movs	r0, #84	@ 0x54
 8000d5a:	f7ff fdcc 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 8000d5e:	2010      	movs	r0, #16
 8000d60:	f7ff fdc9 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x32);
 8000d64:	2032      	movs	r0, #50	@ 0x32
 8000d66:	f7ff fdc6 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x98);
 8000d6a:	2098      	movs	r0, #152	@ 0x98
 8000d6c:	f7ff fdc3 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x74);
 8000d70:	2074      	movs	r0, #116	@ 0x74
 8000d72:	f7ff fd93 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 8000d76:	2010      	movs	r0, #16
 8000d78:	f7ff fdbd 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x85);
 8000d7c:	2085      	movs	r0, #133	@ 0x85
 8000d7e:	f7ff fdba 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x80);
 8000d82:	2080      	movs	r0, #128	@ 0x80
 8000d84:	f7ff fdb7 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff fdb4 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f7ff fdb1 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x4E);
 8000d94:	204e      	movs	r0, #78	@ 0x4e
 8000d96:	f7ff fdae 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f7ff fdab 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x98);
 8000da0:	2098      	movs	r0, #152	@ 0x98
 8000da2:	f7ff fd7b 	bl	800089c <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 8000da6:	203e      	movs	r0, #62	@ 0x3e
 8000da8:	f7ff fda5 	bl	80008f6 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8000dac:	2007      	movs	r0, #7
 8000dae:	f7ff fda2 	bl	80008f6 <GC9A01_write_byte>

    GC9A01_write_command(0x35);
 8000db2:	2035      	movs	r0, #53	@ 0x35
 8000db4:	f7ff fd72 	bl	800089c <GC9A01_write_command>
    GC9A01_write_command(0x21);
 8000db8:	2021      	movs	r0, #33	@ 0x21
 8000dba:	f7ff fd6f 	bl	800089c <GC9A01_write_command>

    GC9A01_write_command(0x11);
 8000dbe:	2011      	movs	r0, #17
 8000dc0:	f7ff fd6c 	bl	800089c <GC9A01_write_command>
    LL_mDelay(120);
 8000dc4:	2078      	movs	r0, #120	@ 0x78
 8000dc6:	f001 f86b 	bl	8001ea0 <LL_mDelay>
    GC9A01_write_command(0x29);
 8000dca:	2029      	movs	r0, #41	@ 0x29
 8000dcc:	f7ff fd66 	bl	800089c <GC9A01_write_command>
    LL_mDelay(20);
 8000dd0:	2014      	movs	r0, #20
 8000dd2:	f001 f865 	bl	8001ea0 <LL_mDelay>

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <GC9A01_set_frame>:

void GC9A01_set_frame(struct GC9A01_frame frame) {
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	463b      	mov	r3, r7
 8000de2:	e883 0003 	stmia.w	r3, {r0, r1}

    uint8_t data[4];

    GC9A01_write_command(COL_ADDR_SET);
 8000de6:	202a      	movs	r0, #42	@ 0x2a
 8000de8:	f7ff fd58 	bl	800089c <GC9A01_write_command>
    data[0] = (frame.start.X >> 8) & 0xFF;
 8000dec:	883b      	ldrh	r3, [r7, #0]
 8000dee:	0a1b      	lsrs	r3, r3, #8
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	733b      	strb	r3, [r7, #12]
    data[1] = frame.start.X & 0xFF;
 8000df6:	883b      	ldrh	r3, [r7, #0]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	737b      	strb	r3, [r7, #13]
    data[2] = (frame.end.X >> 8) & 0xFF;
 8000dfc:	88bb      	ldrh	r3, [r7, #4]
 8000dfe:	0a1b      	lsrs	r3, r3, #8
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	73bb      	strb	r3, [r7, #14]
    data[3] = frame.end.X & 0xFF;
 8000e06:	88bb      	ldrh	r3, [r7, #4]
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	2104      	movs	r1, #4
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fd59 	bl	80008ca <GC9A01_write_data>

    GC9A01_write_command(ROW_ADDR_SET);
 8000e18:	202b      	movs	r0, #43	@ 0x2b
 8000e1a:	f7ff fd3f 	bl	800089c <GC9A01_write_command>
    data[0] = (frame.start.Y >> 8) & 0xFF;
 8000e1e:	887b      	ldrh	r3, [r7, #2]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	733b      	strb	r3, [r7, #12]
    data[1] = frame.start.Y & 0xFF;
 8000e28:	887b      	ldrh	r3, [r7, #2]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	737b      	strb	r3, [r7, #13]
    data[2] = (frame.end.Y >> 8) & 0xFF;
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	73bb      	strb	r3, [r7, #14]
    data[3] = frame.end.Y & 0xFF;
 8000e38:	88fb      	ldrh	r3, [r7, #6]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	2104      	movs	r1, #4
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fd40 	bl	80008ca <GC9A01_write_data>

}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e58:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <HAL_Init+0x28>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a07      	ldr	r2, [pc, #28]	@ (8000e7c <HAL_Init+0x28>)
 8000e5e:	f043 0310 	orr.w	r3, r3, #16
 8000e62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e64:	2003      	movs	r0, #3
 8000e66:	f000 f947 	bl	80010f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e6a:	200f      	movs	r0, #15
 8000e6c:	f000 f808 	bl	8000e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e70:	f7ff fb9a 	bl	80005a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40022000 	.word	0x40022000

08000e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e88:	4b12      	ldr	r3, [pc, #72]	@ (8000ed4 <HAL_InitTick+0x54>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <HAL_InitTick+0x58>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	4619      	mov	r1, r3
 8000e92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f96d 	bl	800117e <HAL_SYSTICK_Config>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e00e      	b.n	8000ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b0f      	cmp	r3, #15
 8000eb2:	d80a      	bhi.n	8000eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	f000 f927 	bl	800110e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec0:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <HAL_InitTick+0x5c>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e000      	b.n	8000ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000004 	.word	0x20000004

08000ee0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee4:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <HAL_IncTick+0x1c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <HAL_IncTick+0x20>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a03      	ldr	r2, [pc, #12]	@ (8000f00 <HAL_IncTick+0x20>)
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr
 8000efc:	20000008 	.word	0x20000008
 8000f00:	200000c4 	.word	0x200000c4

08000f04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return uwTick;
 8000f08:	4b02      	ldr	r3, [pc, #8]	@ (8000f14 <HAL_GetTick+0x10>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	200000c4 	.word	0x200000c4

08000f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f34:	4013      	ands	r3, r2
 8000f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4a:	4a04      	ldr	r2, [pc, #16]	@ (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	60d3      	str	r3, [r2, #12]
}
 8000f50:	bf00      	nop
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b04      	ldr	r3, [pc, #16]	@ (8000f78 <__NVIC_GetPriorityGrouping+0x18>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	f003 0307 	and.w	r3, r3, #7
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bc80      	pop	{r7}
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db0b      	blt.n	8000fa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 021f 	and.w	r2, r3, #31
 8000f94:	4906      	ldr	r1, [pc, #24]	@ (8000fb0 <__NVIC_EnableIRQ+0x34>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db12      	blt.n	8000fec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	490a      	ldr	r1, [pc, #40]	@ (8000ff8 <__NVIC_DisableIRQ+0x44>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	3320      	adds	r3, #32
 8000fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fe0:	f3bf 8f4f 	dsb	sy
}
 8000fe4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fe6:	f3bf 8f6f 	isb	sy
}
 8000fea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	e000e100 	.word	0xe000e100

08000ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	6039      	str	r1, [r7, #0]
 8001006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	2b00      	cmp	r3, #0
 800100e:	db0a      	blt.n	8001026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	b2da      	uxtb	r2, r3
 8001014:	490c      	ldr	r1, [pc, #48]	@ (8001048 <__NVIC_SetPriority+0x4c>)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	0112      	lsls	r2, r2, #4
 800101c:	b2d2      	uxtb	r2, r2
 800101e:	440b      	add	r3, r1
 8001020:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001024:	e00a      	b.n	800103c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4908      	ldr	r1, [pc, #32]	@ (800104c <__NVIC_SetPriority+0x50>)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	f003 030f 	and.w	r3, r3, #15
 8001032:	3b04      	subs	r3, #4
 8001034:	0112      	lsls	r2, r2, #4
 8001036:	b2d2      	uxtb	r2, r2
 8001038:	440b      	add	r3, r1
 800103a:	761a      	strb	r2, [r3, #24]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001050:	b480      	push	{r7}
 8001052:	b089      	sub	sp, #36	@ 0x24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f1c3 0307 	rsb	r3, r3, #7
 800106a:	2b04      	cmp	r3, #4
 800106c:	bf28      	it	cs
 800106e:	2304      	movcs	r3, #4
 8001070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3304      	adds	r3, #4
 8001076:	2b06      	cmp	r3, #6
 8001078:	d902      	bls.n	8001080 <NVIC_EncodePriority+0x30>
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3b03      	subs	r3, #3
 800107e:	e000      	b.n	8001082 <NVIC_EncodePriority+0x32>
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001084:	f04f 32ff 	mov.w	r2, #4294967295
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43da      	mvns	r2, r3
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	401a      	ands	r2, r3
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001098:	f04f 31ff 	mov.w	r1, #4294967295
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	43d9      	mvns	r1, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	4313      	orrs	r3, r2
         );
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3724      	adds	r7, #36	@ 0x24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3b01      	subs	r3, #1
 80010c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010c4:	d301      	bcc.n	80010ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010c6:	2301      	movs	r3, #1
 80010c8:	e00f      	b.n	80010ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ca:	4a0a      	ldr	r2, [pc, #40]	@ (80010f4 <SysTick_Config+0x40>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010d2:	210f      	movs	r1, #15
 80010d4:	f04f 30ff 	mov.w	r0, #4294967295
 80010d8:	f7ff ff90 	bl	8000ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <SysTick_Config+0x40>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010e2:	4b04      	ldr	r3, [pc, #16]	@ (80010f4 <SysTick_Config+0x40>)
 80010e4:	2207      	movs	r2, #7
 80010e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	e000e010 	.word	0xe000e010

080010f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ff09 	bl	8000f18 <__NVIC_SetPriorityGrouping>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af00      	add	r7, sp, #0
 8001114:	4603      	mov	r3, r0
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001120:	f7ff ff1e 	bl	8000f60 <__NVIC_GetPriorityGrouping>
 8001124:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	68b9      	ldr	r1, [r7, #8]
 800112a:	6978      	ldr	r0, [r7, #20]
 800112c:	f7ff ff90 	bl	8001050 <NVIC_EncodePriority>
 8001130:	4602      	mov	r2, r0
 8001132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001136:	4611      	mov	r1, r2
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff5f 	bl	8000ffc <__NVIC_SetPriority>
}
 800113e:	bf00      	nop
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	4603      	mov	r3, r0
 800114e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff11 	bl	8000f7c <__NVIC_EnableIRQ>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff1f 	bl	8000fb4 <__NVIC_DisableIRQ>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ff94 	bl	80010b4 <SysTick_Config>
 800118c:	4603      	mov	r3, r0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e043      	b.n	8001236 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	461a      	mov	r2, r3
 80011b4:	4b22      	ldr	r3, [pc, #136]	@ (8001240 <HAL_DMA_Init+0xa8>)
 80011b6:	4413      	add	r3, r2
 80011b8:	4a22      	ldr	r2, [pc, #136]	@ (8001244 <HAL_DMA_Init+0xac>)
 80011ba:	fba2 2303 	umull	r2, r3, r2, r3
 80011be:	091b      	lsrs	r3, r3, #4
 80011c0:	009a      	lsls	r2, r3, #2
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001248 <HAL_DMA_Init+0xb0>)
 80011ca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2202      	movs	r2, #2
 80011d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80011e2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80011f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001208:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	4313      	orrs	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	bffdfff8 	.word	0xbffdfff8
 8001244:	cccccccd 	.word	0xcccccccd
 8001248:	40020000 	.word	0x40020000

0800124c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001268:	2204      	movs	r2, #4
 800126a:	409a      	lsls	r2, r3
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d04f      	beq.n	8001314 <HAL_DMA_IRQHandler+0xc8>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	2b00      	cmp	r3, #0
 800127c:	d04a      	beq.n	8001314 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0320 	and.w	r3, r3, #32
 8001288:	2b00      	cmp	r3, #0
 800128a:	d107      	bne.n	800129c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0204 	bic.w	r2, r2, #4
 800129a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a66      	ldr	r2, [pc, #408]	@ (800143c <HAL_DMA_IRQHandler+0x1f0>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d029      	beq.n	80012fa <HAL_DMA_IRQHandler+0xae>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a65      	ldr	r2, [pc, #404]	@ (8001440 <HAL_DMA_IRQHandler+0x1f4>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d022      	beq.n	80012f6 <HAL_DMA_IRQHandler+0xaa>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a63      	ldr	r2, [pc, #396]	@ (8001444 <HAL_DMA_IRQHandler+0x1f8>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01a      	beq.n	80012f0 <HAL_DMA_IRQHandler+0xa4>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a62      	ldr	r2, [pc, #392]	@ (8001448 <HAL_DMA_IRQHandler+0x1fc>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d012      	beq.n	80012ea <HAL_DMA_IRQHandler+0x9e>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a60      	ldr	r2, [pc, #384]	@ (800144c <HAL_DMA_IRQHandler+0x200>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00a      	beq.n	80012e4 <HAL_DMA_IRQHandler+0x98>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a5f      	ldr	r2, [pc, #380]	@ (8001450 <HAL_DMA_IRQHandler+0x204>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d102      	bne.n	80012de <HAL_DMA_IRQHandler+0x92>
 80012d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012dc:	e00e      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012de:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80012e2:	e00b      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012e4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80012e8:	e008      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012ee:	e005      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012f4:	e002      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012f6:	2340      	movs	r3, #64	@ 0x40
 80012f8:	e000      	b.n	80012fc <HAL_DMA_IRQHandler+0xb0>
 80012fa:	2304      	movs	r3, #4
 80012fc:	4a55      	ldr	r2, [pc, #340]	@ (8001454 <HAL_DMA_IRQHandler+0x208>)
 80012fe:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 8094 	beq.w	8001432 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001312:	e08e      	b.n	8001432 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	2202      	movs	r2, #2
 800131a:	409a      	lsls	r2, r3
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4013      	ands	r3, r2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d056      	beq.n	80013d2 <HAL_DMA_IRQHandler+0x186>
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d051      	beq.n	80013d2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0320 	and.w	r3, r3, #32
 8001338:	2b00      	cmp	r3, #0
 800133a:	d10b      	bne.n	8001354 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f022 020a 	bic.w	r2, r2, #10
 800134a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2201      	movs	r2, #1
 8001350:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a38      	ldr	r2, [pc, #224]	@ (800143c <HAL_DMA_IRQHandler+0x1f0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d029      	beq.n	80013b2 <HAL_DMA_IRQHandler+0x166>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a37      	ldr	r2, [pc, #220]	@ (8001440 <HAL_DMA_IRQHandler+0x1f4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d022      	beq.n	80013ae <HAL_DMA_IRQHandler+0x162>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a35      	ldr	r2, [pc, #212]	@ (8001444 <HAL_DMA_IRQHandler+0x1f8>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d01a      	beq.n	80013a8 <HAL_DMA_IRQHandler+0x15c>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a34      	ldr	r2, [pc, #208]	@ (8001448 <HAL_DMA_IRQHandler+0x1fc>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d012      	beq.n	80013a2 <HAL_DMA_IRQHandler+0x156>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a32      	ldr	r2, [pc, #200]	@ (800144c <HAL_DMA_IRQHandler+0x200>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d00a      	beq.n	800139c <HAL_DMA_IRQHandler+0x150>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a31      	ldr	r2, [pc, #196]	@ (8001450 <HAL_DMA_IRQHandler+0x204>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d102      	bne.n	8001396 <HAL_DMA_IRQHandler+0x14a>
 8001390:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001394:	e00e      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 8001396:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800139a:	e00b      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 800139c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013a0:	e008      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 80013a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013a6:	e005      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 80013a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ac:	e002      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 80013ae:	2320      	movs	r3, #32
 80013b0:	e000      	b.n	80013b4 <HAL_DMA_IRQHandler+0x168>
 80013b2:	2302      	movs	r3, #2
 80013b4:	4a27      	ldr	r2, [pc, #156]	@ (8001454 <HAL_DMA_IRQHandler+0x208>)
 80013b6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d034      	beq.n	8001432 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80013d0:	e02f      	b.n	8001432 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	2208      	movs	r2, #8
 80013d8:	409a      	lsls	r2, r3
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d028      	beq.n	8001434 <HAL_DMA_IRQHandler+0x1e8>
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d023      	beq.n	8001434 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f022 020e 	bic.w	r2, r2, #14
 80013fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001404:	2101      	movs	r1, #1
 8001406:	fa01 f202 	lsl.w	r2, r1, r2
 800140a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2201      	movs	r2, #1
 8001410:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2201      	movs	r2, #1
 8001416:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	2b00      	cmp	r3, #0
 8001428:	d004      	beq.n	8001434 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	4798      	blx	r3
    }
  }
  return;
 8001432:	bf00      	nop
 8001434:	bf00      	nop
}
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40020008 	.word	0x40020008
 8001440:	4002001c 	.word	0x4002001c
 8001444:	40020030 	.word	0x40020030
 8001448:	40020044 	.word	0x40020044
 800144c:	40020058 	.word	0x40020058
 8001450:	4002006c 	.word	0x4002006c
 8001454:	40020000 	.word	0x40020000

08001458 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001458:	b480      	push	{r7}
 800145a:	b08b      	sub	sp, #44	@ 0x2c
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146a:	e169      	b.n	8001740 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800146c:	2201      	movs	r2, #1
 800146e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	69fa      	ldr	r2, [r7, #28]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	429a      	cmp	r2, r3
 8001486:	f040 8158 	bne.w	800173a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	4a9a      	ldr	r2, [pc, #616]	@ (80016f8 <HAL_GPIO_Init+0x2a0>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d05e      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
 8001494:	4a98      	ldr	r2, [pc, #608]	@ (80016f8 <HAL_GPIO_Init+0x2a0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d875      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 800149a:	4a98      	ldr	r2, [pc, #608]	@ (80016fc <HAL_GPIO_Init+0x2a4>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d058      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
 80014a0:	4a96      	ldr	r2, [pc, #600]	@ (80016fc <HAL_GPIO_Init+0x2a4>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d86f      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 80014a6:	4a96      	ldr	r2, [pc, #600]	@ (8001700 <HAL_GPIO_Init+0x2a8>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d052      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
 80014ac:	4a94      	ldr	r2, [pc, #592]	@ (8001700 <HAL_GPIO_Init+0x2a8>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d869      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 80014b2:	4a94      	ldr	r2, [pc, #592]	@ (8001704 <HAL_GPIO_Init+0x2ac>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04c      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
 80014b8:	4a92      	ldr	r2, [pc, #584]	@ (8001704 <HAL_GPIO_Init+0x2ac>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d863      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 80014be:	4a92      	ldr	r2, [pc, #584]	@ (8001708 <HAL_GPIO_Init+0x2b0>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d046      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
 80014c4:	4a90      	ldr	r2, [pc, #576]	@ (8001708 <HAL_GPIO_Init+0x2b0>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d85d      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 80014ca:	2b12      	cmp	r3, #18
 80014cc:	d82a      	bhi.n	8001524 <HAL_GPIO_Init+0xcc>
 80014ce:	2b12      	cmp	r3, #18
 80014d0:	d859      	bhi.n	8001586 <HAL_GPIO_Init+0x12e>
 80014d2:	a201      	add	r2, pc, #4	@ (adr r2, 80014d8 <HAL_GPIO_Init+0x80>)
 80014d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014d8:	08001553 	.word	0x08001553
 80014dc:	0800152d 	.word	0x0800152d
 80014e0:	0800153f 	.word	0x0800153f
 80014e4:	08001581 	.word	0x08001581
 80014e8:	08001587 	.word	0x08001587
 80014ec:	08001587 	.word	0x08001587
 80014f0:	08001587 	.word	0x08001587
 80014f4:	08001587 	.word	0x08001587
 80014f8:	08001587 	.word	0x08001587
 80014fc:	08001587 	.word	0x08001587
 8001500:	08001587 	.word	0x08001587
 8001504:	08001587 	.word	0x08001587
 8001508:	08001587 	.word	0x08001587
 800150c:	08001587 	.word	0x08001587
 8001510:	08001587 	.word	0x08001587
 8001514:	08001587 	.word	0x08001587
 8001518:	08001587 	.word	0x08001587
 800151c:	08001535 	.word	0x08001535
 8001520:	08001549 	.word	0x08001549
 8001524:	4a79      	ldr	r2, [pc, #484]	@ (800170c <HAL_GPIO_Init+0x2b4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d013      	beq.n	8001552 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800152a:	e02c      	b.n	8001586 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	623b      	str	r3, [r7, #32]
          break;
 8001532:	e029      	b.n	8001588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	3304      	adds	r3, #4
 800153a:	623b      	str	r3, [r7, #32]
          break;
 800153c:	e024      	b.n	8001588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	3308      	adds	r3, #8
 8001544:	623b      	str	r3, [r7, #32]
          break;
 8001546:	e01f      	b.n	8001588 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	330c      	adds	r3, #12
 800154e:	623b      	str	r3, [r7, #32]
          break;
 8001550:	e01a      	b.n	8001588 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800155a:	2304      	movs	r3, #4
 800155c:	623b      	str	r3, [r7, #32]
          break;
 800155e:	e013      	b.n	8001588 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d105      	bne.n	8001574 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001568:	2308      	movs	r3, #8
 800156a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69fa      	ldr	r2, [r7, #28]
 8001570:	611a      	str	r2, [r3, #16]
          break;
 8001572:	e009      	b.n	8001588 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001574:	2308      	movs	r3, #8
 8001576:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	69fa      	ldr	r2, [r7, #28]
 800157c:	615a      	str	r2, [r3, #20]
          break;
 800157e:	e003      	b.n	8001588 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001580:	2300      	movs	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
          break;
 8001584:	e000      	b.n	8001588 <HAL_GPIO_Init+0x130>
          break;
 8001586:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	2bff      	cmp	r3, #255	@ 0xff
 800158c:	d801      	bhi.n	8001592 <HAL_GPIO_Init+0x13a>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	e001      	b.n	8001596 <HAL_GPIO_Init+0x13e>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3304      	adds	r3, #4
 8001596:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	2bff      	cmp	r3, #255	@ 0xff
 800159c:	d802      	bhi.n	80015a4 <HAL_GPIO_Init+0x14c>
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	e002      	b.n	80015aa <HAL_GPIO_Init+0x152>
 80015a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a6:	3b08      	subs	r3, #8
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	210f      	movs	r1, #15
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	401a      	ands	r2, r3
 80015bc:	6a39      	ldr	r1, [r7, #32]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
 80015c4:	431a      	orrs	r2, r3
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 80b1 	beq.w	800173a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001710 <HAL_GPIO_Init+0x2b8>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001710 <HAL_GPIO_Init+0x2b8>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001710 <HAL_GPIO_Init+0x2b8>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015f0:	4a48      	ldr	r2, [pc, #288]	@ (8001714 <HAL_GPIO_Init+0x2bc>)
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	089b      	lsrs	r3, r3, #2
 80015f6:	3302      	adds	r3, #2
 80015f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	f003 0303 	and.w	r3, r3, #3
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	220f      	movs	r2, #15
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43db      	mvns	r3, r3
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	4013      	ands	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a40      	ldr	r2, [pc, #256]	@ (8001718 <HAL_GPIO_Init+0x2c0>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d013      	beq.n	8001644 <HAL_GPIO_Init+0x1ec>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a3f      	ldr	r2, [pc, #252]	@ (800171c <HAL_GPIO_Init+0x2c4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d00d      	beq.n	8001640 <HAL_GPIO_Init+0x1e8>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a3e      	ldr	r2, [pc, #248]	@ (8001720 <HAL_GPIO_Init+0x2c8>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d007      	beq.n	800163c <HAL_GPIO_Init+0x1e4>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a3d      	ldr	r2, [pc, #244]	@ (8001724 <HAL_GPIO_Init+0x2cc>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d101      	bne.n	8001638 <HAL_GPIO_Init+0x1e0>
 8001634:	2303      	movs	r3, #3
 8001636:	e006      	b.n	8001646 <HAL_GPIO_Init+0x1ee>
 8001638:	2304      	movs	r3, #4
 800163a:	e004      	b.n	8001646 <HAL_GPIO_Init+0x1ee>
 800163c:	2302      	movs	r3, #2
 800163e:	e002      	b.n	8001646 <HAL_GPIO_Init+0x1ee>
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <HAL_GPIO_Init+0x1ee>
 8001644:	2300      	movs	r3, #0
 8001646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001648:	f002 0203 	and.w	r2, r2, #3
 800164c:	0092      	lsls	r2, r2, #2
 800164e:	4093      	lsls	r3, r2
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001656:	492f      	ldr	r1, [pc, #188]	@ (8001714 <HAL_GPIO_Init+0x2bc>)
 8001658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165a:	089b      	lsrs	r3, r3, #2
 800165c:	3302      	adds	r3, #2
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d006      	beq.n	800167e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001670:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	492c      	ldr	r1, [pc, #176]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	4313      	orrs	r3, r2
 800167a:	608b      	str	r3, [r1, #8]
 800167c:	e006      	b.n	800168c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800167e:	4b2a      	ldr	r3, [pc, #168]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	43db      	mvns	r3, r3
 8001686:	4928      	ldr	r1, [pc, #160]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 8001688:	4013      	ands	r3, r2
 800168a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d006      	beq.n	80016a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	4922      	ldr	r1, [pc, #136]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	60cb      	str	r3, [r1, #12]
 80016a4:	e006      	b.n	80016b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	491e      	ldr	r1, [pc, #120]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016c0:	4b19      	ldr	r3, [pc, #100]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	4918      	ldr	r1, [pc, #96]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	604b      	str	r3, [r1, #4]
 80016cc:	e006      	b.n	80016dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016ce:	4b16      	ldr	r3, [pc, #88]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	43db      	mvns	r3, r3
 80016d6:	4914      	ldr	r1, [pc, #80]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016d8:	4013      	ands	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d021      	beq.n	800172c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	490e      	ldr	r1, [pc, #56]	@ (8001728 <HAL_GPIO_Init+0x2d0>)
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	600b      	str	r3, [r1, #0]
 80016f4:	e021      	b.n	800173a <HAL_GPIO_Init+0x2e2>
 80016f6:	bf00      	nop
 80016f8:	10320000 	.word	0x10320000
 80016fc:	10310000 	.word	0x10310000
 8001700:	10220000 	.word	0x10220000
 8001704:	10210000 	.word	0x10210000
 8001708:	10120000 	.word	0x10120000
 800170c:	10110000 	.word	0x10110000
 8001710:	40021000 	.word	0x40021000
 8001714:	40010000 	.word	0x40010000
 8001718:	40010800 	.word	0x40010800
 800171c:	40010c00 	.word	0x40010c00
 8001720:	40011000 	.word	0x40011000
 8001724:	40011400 	.word	0x40011400
 8001728:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800172c:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <HAL_GPIO_Init+0x304>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	43db      	mvns	r3, r3
 8001734:	4909      	ldr	r1, [pc, #36]	@ (800175c <HAL_GPIO_Init+0x304>)
 8001736:	4013      	ands	r3, r2
 8001738:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800173a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173c:	3301      	adds	r3, #1
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	fa22 f303 	lsr.w	r3, r2, r3
 800174a:	2b00      	cmp	r3, #0
 800174c:	f47f ae8e 	bne.w	800146c <HAL_GPIO_Init+0x14>
  }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	372c      	adds	r7, #44	@ 0x2c
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	40010400 	.word	0x40010400

08001760 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e076      	b.n	8001860 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001776:	2b00      	cmp	r3, #0
 8001778:	d108      	bne.n	800178c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001782:	d009      	beq.n	8001798 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	61da      	str	r2, [r3, #28]
 800178a:	e005      	b.n	8001798 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d106      	bne.n	80017b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f7fe ff2a 	bl	800060c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2202      	movs	r2, #2
 80017bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80017e0:	431a      	orrs	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	431a      	orrs	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	431a      	orrs	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001808:	431a      	orrs	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	69db      	ldr	r3, [r3, #28]
 800180e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001812:	431a      	orrs	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181c:	ea42 0103 	orr.w	r1, r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001824:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	430a      	orrs	r2, r1
 800182e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	0c1a      	lsrs	r2, r3, #16
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f002 0204 	and.w	r2, r2, #4
 800183e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	69da      	ldr	r2, [r3, #28]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800184e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2201      	movs	r2, #1
 800185a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	603b      	str	r3, [r7, #0]
 8001874:	4613      	mov	r3, r2
 8001876:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001878:	f7ff fb44 	bl	8000f04 <HAL_GetTick>
 800187c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b01      	cmp	r3, #1
 800188c:	d001      	beq.n	8001892 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800188e:	2302      	movs	r3, #2
 8001890:	e12a      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d002      	beq.n	800189e <HAL_SPI_Transmit+0x36>
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e122      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d101      	bne.n	80018b0 <HAL_SPI_Transmit+0x48>
 80018ac:	2302      	movs	r3, #2
 80018ae:	e11b      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2203      	movs	r2, #3
 80018bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2200      	movs	r2, #0
 80018c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	88fa      	ldrh	r2, [r7, #6]
 80018d0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	88fa      	ldrh	r2, [r7, #6]
 80018d6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2200      	movs	r2, #0
 80018dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2200      	movs	r2, #0
 80018f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80018fe:	d10f      	bne.n	8001920 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800190e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800191e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800192a:	2b40      	cmp	r3, #64	@ 0x40
 800192c:	d007      	beq.n	800193e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800193c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001946:	d152      	bne.n	80019ee <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d002      	beq.n	8001956 <HAL_SPI_Transmit+0xee>
 8001950:	8b7b      	ldrh	r3, [r7, #26]
 8001952:	2b01      	cmp	r3, #1
 8001954:	d145      	bne.n	80019e2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	881a      	ldrh	r2, [r3, #0]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	1c9a      	adds	r2, r3, #2
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001970:	b29b      	uxth	r3, r3
 8001972:	3b01      	subs	r3, #1
 8001974:	b29a      	uxth	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800197a:	e032      	b.n	80019e2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b02      	cmp	r3, #2
 8001988:	d112      	bne.n	80019b0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	881a      	ldrh	r2, [r3, #0]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	1c9a      	adds	r2, r3, #2
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	3b01      	subs	r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	86da      	strh	r2, [r3, #54]	@ 0x36
 80019ae:	e018      	b.n	80019e2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80019b0:	f7ff faa8 	bl	8000f04 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d803      	bhi.n	80019c8 <HAL_SPI_Transmit+0x160>
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c6:	d102      	bne.n	80019ce <HAL_SPI_Transmit+0x166>
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d109      	bne.n	80019e2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2201      	movs	r2, #1
 80019d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e082      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1c7      	bne.n	800197c <HAL_SPI_Transmit+0x114>
 80019ec:	e053      	b.n	8001a96 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d002      	beq.n	80019fc <HAL_SPI_Transmit+0x194>
 80019f6:	8b7b      	ldrh	r3, [r7, #26]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d147      	bne.n	8001a8c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	330c      	adds	r3, #12
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001a22:	e033      	b.n	8001a8c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d113      	bne.n	8001a5a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	330c      	adds	r3, #12
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	3b01      	subs	r3, #1
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001a58:	e018      	b.n	8001a8c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a5a:	f7ff fa53 	bl	8000f04 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d803      	bhi.n	8001a72 <HAL_SPI_Transmit+0x20a>
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a70:	d102      	bne.n	8001a78 <HAL_SPI_Transmit+0x210>
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d109      	bne.n	8001a8c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e02d      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1c6      	bne.n	8001a24 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a96:	69fa      	ldr	r2, [r7, #28]
 8001a98:	6839      	ldr	r1, [r7, #0]
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	f000 f8b0 	bl	8001c00 <SPI_EndRxTxTransaction>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d002      	beq.n	8001aac <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2220      	movs	r2, #32
 8001aaa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d10a      	bne.n	8001aca <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e000      	b.n	8001ae8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
  }
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3720      	adds	r7, #32
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	4613      	mov	r3, r2
 8001afe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001b00:	f7ff fa00 	bl	8000f04 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b08:	1a9b      	subs	r3, r3, r2
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001b10:	f7ff f9f8 	bl	8000f04 <HAL_GetTick>
 8001b14:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	015b      	lsls	r3, r3, #5
 8001b1c:	0d1b      	lsrs	r3, r3, #20
 8001b1e:	69fa      	ldr	r2, [r7, #28]
 8001b20:	fb02 f303 	mul.w	r3, r2, r3
 8001b24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001b26:	e054      	b.n	8001bd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b2e:	d050      	beq.n	8001bd2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001b30:	f7ff f9e8 	bl	8000f04 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	69fa      	ldr	r2, [r7, #28]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d902      	bls.n	8001b46 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d13d      	bne.n	8001bc2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001b54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001b5e:	d111      	bne.n	8001b84 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b68:	d004      	beq.n	8001b74 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b72:	d107      	bne.n	8001b84 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b8c:	d10f      	bne.n	8001bae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001bac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e017      	b.n	8001bf2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	bf0c      	ite	eq
 8001be2:	2301      	moveq	r3, #1
 8001be4:	2300      	movne	r3, #0
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	461a      	mov	r2, r3
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d19b      	bne.n	8001b28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000000 	.word	0x20000000

08001c00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2201      	movs	r2, #1
 8001c14:	2102      	movs	r1, #2
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f7ff ff6a 	bl	8001af0 <SPI_WaitFlagStateUntilTimeout>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d007      	beq.n	8001c32 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c26:	f043 0220 	orr.w	r2, r3, #32
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e013      	b.n	8001c5a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2180      	movs	r1, #128	@ 0x80
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	f7ff ff57 	bl	8001af0 <SPI_WaitFlagStateUntilTimeout>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d007      	beq.n	8001c58 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c4c:	f043 0220 	orr.w	r2, r3, #32
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e000      	b.n	8001c5a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <LL_GPIO_SetPinMode>:
{
 8001c62:	b490      	push	{r4, r7}
 8001c64:	b088      	sub	sp, #32
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	60f8      	str	r0, [r7, #12]
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	461a      	mov	r2, r3
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	0e1b      	lsrs	r3, r3, #24
 8001c76:	4413      	add	r3, r2
 8001c78:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001c7a:	6822      	ldr	r2, [r4, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	210f      	movs	r1, #15
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	61bb      	str	r3, [r7, #24]
  return result;
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	fab3 f383 	clz	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	6023      	str	r3, [r4, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	3720      	adds	r7, #32
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc90      	pop	{r4, r7}
 8001cc4:	4770      	bx	lr

08001cc6 <LL_GPIO_SetPinSpeed>:
{
 8001cc6:	b490      	push	{r4, r7}
 8001cc8:	b088      	sub	sp, #32
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	60f8      	str	r0, [r7, #12]
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	0e1b      	lsrs	r3, r3, #24
 8001cda:	4413      	add	r3, r2
 8001cdc:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001cde:	6822      	ldr	r2, [r4, #0]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	fa93 f3a3 	rbit	r3, r3
 8001cea:	613b      	str	r3, [r7, #16]
  return result;
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	fab3 f383 	clz	r3, r3
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	2103      	movs	r1, #3
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	401a      	ands	r2, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	fa93 f3a3 	rbit	r3, r3
 8001d0a:	61bb      	str	r3, [r7, #24]
  return result;
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	fab3 f383 	clz	r3, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	6023      	str	r3, [r4, #0]
}
 8001d20:	bf00      	nop
 8001d22:	3720      	adds	r7, #32
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc90      	pop	{r4, r7}
 8001d28:	4770      	bx	lr

08001d2a <LL_GPIO_SetPinOutputType>:
{
 8001d2a:	b490      	push	{r4, r7}
 8001d2c:	b088      	sub	sp, #32
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	0e1b      	lsrs	r3, r3, #24
 8001d3e:	4413      	add	r3, r2
 8001d40:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001d42:	6822      	ldr	r2, [r4, #0]
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	613b      	str	r3, [r7, #16]
  return result;
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	2104      	movs	r1, #4
 8001d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	401a      	ands	r2, r3
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	61bb      	str	r3, [r7, #24]
  return result;
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d80:	4313      	orrs	r3, r2
 8001d82:	6023      	str	r3, [r4, #0]
}
 8001d84:	bf00      	nop
 8001d86:	3720      	adds	r7, #32
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc90      	pop	{r4, r7}
 8001d8c:	4770      	bx	lr

08001d8e <LL_GPIO_SetPinPull>:
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b087      	sub	sp, #28
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	43db      	mvns	r3, r3
 8001da4:	401a      	ands	r2, r3
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	fa93 f3a3 	rbit	r3, r3
 8001db2:	613b      	str	r3, [r7, #16]
  return result;
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	408b      	lsls	r3, r1
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	60da      	str	r2, [r3, #12]
}
 8001dc8:	bf00      	nop
 8001dca:	371c      	adds	r7, #28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b088      	sub	sp, #32
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	021b      	lsls	r3, r3, #8
 8001de2:	0c1b      	lsrs	r3, r3, #16
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	60fb      	str	r3, [r7, #12]
  return result;
 8001df2:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001df4:	fab3 f383 	clz	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8001dfc:	e044      	b.n	8001e88 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	409a      	lsls	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d03a      	beq.n	8001e82 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	2b07      	cmp	r3, #7
 8001e10:	d806      	bhi.n	8001e20 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001e12:	f240 1201 	movw	r2, #257	@ 0x101
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	61bb      	str	r3, [r7, #24]
 8001e1e:	e008      	b.n	8001e32 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	3b08      	subs	r3, #8
 8001e24:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e30:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b08      	cmp	r3, #8
 8001e38:	d106      	bne.n	8001e48 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	69b9      	ldr	r1, [r7, #24]
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff ffa3 	bl	8001d8e <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	69b9      	ldr	r1, [r7, #24]
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff ff06 	bl	8001c62 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d003      	beq.n	8001e66 <LL_GPIO_Init+0x94>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b09      	cmp	r3, #9
 8001e64:	d10d      	bne.n	8001e82 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	69b9      	ldr	r1, [r7, #24]
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7ff ff29 	bl	8001cc6 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	69b9      	ldr	r1, [r7, #24]
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7ff ff54 	bl	8001d2a <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	3301      	adds	r3, #1
 8001e86:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d1b4      	bne.n	8001dfe <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3720      	adds	r7, #32
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <LL_mDelay+0x44>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001eae:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb6:	d00c      	beq.n	8001ed2 <LL_mDelay+0x32>
  {
    Delay++;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001ebe:	e008      	b.n	8001ed2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <LL_mDelay+0x44>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d002      	beq.n	8001ed2 <LL_mDelay+0x32>
    {
      Delay--;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1f3      	bne.n	8001ec0 <LL_mDelay+0x20>
    }
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001ef0:	4a03      	ldr	r2, [pc, #12]	@ (8001f00 <LL_SetSystemCoreClock+0x18>)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6013      	str	r3, [r2, #0]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr
 8001f00:	20000000 	.word	0x20000000

08001f04 <__libc_init_array>:
 8001f04:	b570      	push	{r4, r5, r6, lr}
 8001f06:	2600      	movs	r6, #0
 8001f08:	4d0c      	ldr	r5, [pc, #48]	@ (8001f3c <__libc_init_array+0x38>)
 8001f0a:	4c0d      	ldr	r4, [pc, #52]	@ (8001f40 <__libc_init_array+0x3c>)
 8001f0c:	1b64      	subs	r4, r4, r5
 8001f0e:	10a4      	asrs	r4, r4, #2
 8001f10:	42a6      	cmp	r6, r4
 8001f12:	d109      	bne.n	8001f28 <__libc_init_array+0x24>
 8001f14:	f000 f81a 	bl	8001f4c <_init>
 8001f18:	2600      	movs	r6, #0
 8001f1a:	4d0a      	ldr	r5, [pc, #40]	@ (8001f44 <__libc_init_array+0x40>)
 8001f1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f48 <__libc_init_array+0x44>)
 8001f1e:	1b64      	subs	r4, r4, r5
 8001f20:	10a4      	asrs	r4, r4, #2
 8001f22:	42a6      	cmp	r6, r4
 8001f24:	d105      	bne.n	8001f32 <__libc_init_array+0x2e>
 8001f26:	bd70      	pop	{r4, r5, r6, pc}
 8001f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f2c:	4798      	blx	r3
 8001f2e:	3601      	adds	r6, #1
 8001f30:	e7ee      	b.n	8001f10 <__libc_init_array+0xc>
 8001f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f36:	4798      	blx	r3
 8001f38:	3601      	adds	r6, #1
 8001f3a:	e7f2      	b.n	8001f22 <__libc_init_array+0x1e>
 8001f3c:	08001f6c 	.word	0x08001f6c
 8001f40:	08001f6c 	.word	0x08001f6c
 8001f44:	08001f6c 	.word	0x08001f6c
 8001f48:	08001f70 	.word	0x08001f70

08001f4c <_init>:
 8001f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f4e:	bf00      	nop
 8001f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f52:	bc08      	pop	{r3}
 8001f54:	469e      	mov	lr, r3
 8001f56:	4770      	bx	lr

08001f58 <_fini>:
 8001f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f5a:	bf00      	nop
 8001f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f5e:	bc08      	pop	{r3}
 8001f60:	469e      	mov	lr, r3
 8001f62:	4770      	bx	lr
