( ( nil
  version "2.1"
  mapType "incremental"
  blockName "G4_XOR2_N2"
  repList "auCdl schematic"
  stopList "auCdl"
  hierDelim "."
  netlistDir "/home/u1081888/TIGFET-10nm-PDK/calibre/runset/Standard_Cell_Library/N2/G4_XOR2_N2/LVS"
 )
( model
( "TIGFET10nm/G4_XOR2_N2/schematic" "G4_XOR2_N2" )
 )
( "G4_XOR2_N2" "ihnl/cds0/map" )
 )
