{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 17:12:27 2023 " "Processing started: Sun Oct 15 17:12:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697361147112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697361147294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 1 1 " "Found 1 design units, including 1 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso_shift_reg " "Found entity 1: piso_shift_reg" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../DDS_32BIT/hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147329 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../DDS_32BIT/hdlsrc/mux.v " "Entity \"mux\" obtained from \"../DDS_32BIT/hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697361147330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697361147334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697361147334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697361147351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_shift_reg piso_shift_reg:inst " "Elaborating entity \"piso_shift_reg\" for hierarchy \"piso_shift_reg:inst\"" {  } { { "i2s.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { { 240 576 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697361147355 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[31\] piso_shift_reg:inst\|shift_reg\[31\]~_emulated piso_shift_reg:inst\|shift_reg\[31\]~1 " "Register \"piso_shift_reg:inst\|shift_reg\[31\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[31\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[31\]~1\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[30\] piso_shift_reg:inst\|shift_reg\[30\]~_emulated piso_shift_reg:inst\|shift_reg\[30\]~6 " "Register \"piso_shift_reg:inst\|shift_reg\[30\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[30\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[30\]~6\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[29\] piso_shift_reg:inst\|shift_reg\[29\]~_emulated piso_shift_reg:inst\|shift_reg\[29\]~11 " "Register \"piso_shift_reg:inst\|shift_reg\[29\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[29\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[29\]~11\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[28\] piso_shift_reg:inst\|shift_reg\[28\]~_emulated piso_shift_reg:inst\|shift_reg\[28\]~16 " "Register \"piso_shift_reg:inst\|shift_reg\[28\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[28\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[28\]~16\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[27\] piso_shift_reg:inst\|shift_reg\[27\]~_emulated piso_shift_reg:inst\|shift_reg\[27\]~21 " "Register \"piso_shift_reg:inst\|shift_reg\[27\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[27\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[27\]~21\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[26\] piso_shift_reg:inst\|shift_reg\[26\]~_emulated piso_shift_reg:inst\|shift_reg\[26\]~26 " "Register \"piso_shift_reg:inst\|shift_reg\[26\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[26\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[26\]~26\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[25\] piso_shift_reg:inst\|shift_reg\[25\]~_emulated piso_shift_reg:inst\|shift_reg\[25\]~31 " "Register \"piso_shift_reg:inst\|shift_reg\[25\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[25\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[25\]~31\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[24\] piso_shift_reg:inst\|shift_reg\[24\]~_emulated piso_shift_reg:inst\|shift_reg\[24\]~36 " "Register \"piso_shift_reg:inst\|shift_reg\[24\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[24\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[24\]~36\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[23\] piso_shift_reg:inst\|shift_reg\[23\]~_emulated piso_shift_reg:inst\|shift_reg\[23\]~41 " "Register \"piso_shift_reg:inst\|shift_reg\[23\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[23\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[23\]~41\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[22\] piso_shift_reg:inst\|shift_reg\[22\]~_emulated piso_shift_reg:inst\|shift_reg\[22\]~46 " "Register \"piso_shift_reg:inst\|shift_reg\[22\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[22\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[22\]~46\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[21\] piso_shift_reg:inst\|shift_reg\[21\]~_emulated piso_shift_reg:inst\|shift_reg\[21\]~51 " "Register \"piso_shift_reg:inst\|shift_reg\[21\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[21\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[21\]~51\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[20\] piso_shift_reg:inst\|shift_reg\[20\]~_emulated piso_shift_reg:inst\|shift_reg\[20\]~56 " "Register \"piso_shift_reg:inst\|shift_reg\[20\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[20\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[20\]~56\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[19\] piso_shift_reg:inst\|shift_reg\[19\]~_emulated piso_shift_reg:inst\|shift_reg\[19\]~61 " "Register \"piso_shift_reg:inst\|shift_reg\[19\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[19\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[19\]~61\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[18\] piso_shift_reg:inst\|shift_reg\[18\]~_emulated piso_shift_reg:inst\|shift_reg\[18\]~66 " "Register \"piso_shift_reg:inst\|shift_reg\[18\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[18\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[18\]~66\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[17\] piso_shift_reg:inst\|shift_reg\[17\]~_emulated piso_shift_reg:inst\|shift_reg\[17\]~71 " "Register \"piso_shift_reg:inst\|shift_reg\[17\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[17\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[17\]~71\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[16\] piso_shift_reg:inst\|shift_reg\[16\]~_emulated piso_shift_reg:inst\|shift_reg\[16\]~76 " "Register \"piso_shift_reg:inst\|shift_reg\[16\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[16\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[16\]~76\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[15\] piso_shift_reg:inst\|shift_reg\[15\]~_emulated piso_shift_reg:inst\|shift_reg\[15\]~81 " "Register \"piso_shift_reg:inst\|shift_reg\[15\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[15\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[15\]~81\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[14\] piso_shift_reg:inst\|shift_reg\[14\]~_emulated piso_shift_reg:inst\|shift_reg\[14\]~86 " "Register \"piso_shift_reg:inst\|shift_reg\[14\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[14\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[14\]~86\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[13\] piso_shift_reg:inst\|shift_reg\[13\]~_emulated piso_shift_reg:inst\|shift_reg\[13\]~91 " "Register \"piso_shift_reg:inst\|shift_reg\[13\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[13\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[13\]~91\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[12\] piso_shift_reg:inst\|shift_reg\[12\]~_emulated piso_shift_reg:inst\|shift_reg\[12\]~96 " "Register \"piso_shift_reg:inst\|shift_reg\[12\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[12\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[12\]~96\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[11\] piso_shift_reg:inst\|shift_reg\[11\]~_emulated piso_shift_reg:inst\|shift_reg\[11\]~101 " "Register \"piso_shift_reg:inst\|shift_reg\[11\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[11\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[11\]~101\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[10\] piso_shift_reg:inst\|shift_reg\[10\]~_emulated piso_shift_reg:inst\|shift_reg\[10\]~106 " "Register \"piso_shift_reg:inst\|shift_reg\[10\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[10\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[10\]~106\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[9\] piso_shift_reg:inst\|shift_reg\[9\]~_emulated piso_shift_reg:inst\|shift_reg\[9\]~111 " "Register \"piso_shift_reg:inst\|shift_reg\[9\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[9\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[9\]~111\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[8\] piso_shift_reg:inst\|shift_reg\[8\]~_emulated piso_shift_reg:inst\|shift_reg\[8\]~116 " "Register \"piso_shift_reg:inst\|shift_reg\[8\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[8\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[8\]~116\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[7\] piso_shift_reg:inst\|shift_reg\[7\]~_emulated piso_shift_reg:inst\|shift_reg\[7\]~121 " "Register \"piso_shift_reg:inst\|shift_reg\[7\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[7\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[7\]~121\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[6\] piso_shift_reg:inst\|shift_reg\[6\]~_emulated piso_shift_reg:inst\|shift_reg\[6\]~126 " "Register \"piso_shift_reg:inst\|shift_reg\[6\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[6\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[6\]~126\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[5\] piso_shift_reg:inst\|shift_reg\[5\]~_emulated piso_shift_reg:inst\|shift_reg\[5\]~131 " "Register \"piso_shift_reg:inst\|shift_reg\[5\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[5\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[5\]~131\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[4\] piso_shift_reg:inst\|shift_reg\[4\]~_emulated piso_shift_reg:inst\|shift_reg\[4\]~136 " "Register \"piso_shift_reg:inst\|shift_reg\[4\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[4\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[4\]~136\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[3\] piso_shift_reg:inst\|shift_reg\[3\]~_emulated piso_shift_reg:inst\|shift_reg\[3\]~141 " "Register \"piso_shift_reg:inst\|shift_reg\[3\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[3\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[3\]~141\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[2\] piso_shift_reg:inst\|shift_reg\[2\]~_emulated piso_shift_reg:inst\|shift_reg\[2\]~146 " "Register \"piso_shift_reg:inst\|shift_reg\[2\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[2\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[2\]~146\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[1\] piso_shift_reg:inst\|shift_reg\[1\]~_emulated piso_shift_reg:inst\|shift_reg\[1\]~151 " "Register \"piso_shift_reg:inst\|shift_reg\[1\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[1\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[1\]~151\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "piso_shift_reg:inst\|shift_reg\[0\] piso_shift_reg:inst\|shift_reg\[0\]~_emulated piso_shift_reg:inst\|shift_reg\[0\]~156 " "Register \"piso_shift_reg:inst\|shift_reg\[0\]\" is converted into an equivalent circuit using register \"piso_shift_reg:inst\|shift_reg\[0\]~_emulated\" and latch \"piso_shift_reg:inst\|shift_reg\[0\]~156\"" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1697361147617 "|i2s|piso_shift_reg:inst|shift_reg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1697361147617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697361147702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697361147847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697361147847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697361147874 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697361147874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697361147874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697361147874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 17:12:27 2023 " "Processing ended: Sun Oct 15 17:12:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697361147886 ""}
