v 20150101 2
L 300 900 700 900 3 0 0 0 -1 -1
L 300 300 700 300 3 0 0 0 -1 -1
L 300 300 300 900 3 0 0 0 -1 -1
A 700 600 300 270 180 3 0 0 0 -1 -1
L 300 900 300 1200 3 0 0 0 -1 -1
L 300 300 300 0 3 0 0 0 -1 -1
P 1000 600 1300 600 1 0 1
{
T 1050 450 5 8 0 1 0 0 1
pinnumber=1
T 1050 450 5 8 0 1 0 0 1
pinseq=1
T 1050 650 5 8 0 1 0 0 1
pinlabel=OUT
T 1150 450 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 350 100 5 8 0 1 0 0 1
pinnumber=2
T 350 100 5 8 0 1 0 0 1
pinseq=2
T 50 150 9 8 0 1 0 0 1
pinlabel=IN0
T 450 100 5 8 0 1 0 0 1
pintype=io
}
P 300 300 0 300 1 0 1
{
T 350 350 5 8 0 1 0 0 1
pinnumber=3
T 350 350 5 8 0 1 0 0 1
pinseq=3
T 50 350 9 8 0 1 0 0 1
pinlabel=IN1
T 450 350 5 8 0 1 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 350 500 5 8 0 1 0 0 1
pinnumber=4
T 350 500 5 8 0 1 0 0 1
pinseq=4
T 50 550 9 8 0 1 0 0 1
pinlabel=IN2
T 450 500 5 8 0 1 0 0 1
pintype=io
}
P 300 700 0 700 1 0 1
{
T 350 700 5 8 0 1 0 0 1
pinnumber=5
T 350 700 5 8 0 1 0 0 1
pinseq=5
T 50 750 9 8 0 1 0 0 1
pinlabel=IN3
T 450 700 5 8 0 1 0 0 1
pintype=io
}
P 300 900 0 900 1 0 1
{
T 350 950 5 8 0 1 0 0 1
pinnumber=6
T 350 950 5 8 0 1 0 0 1
pinseq=6
T 50 950 9 8 0 1 0 0 1
pinlabel=IN4
T 450 950 5 8 0 1 0 0 1
pintype=io
}
P 300 1100 0 1100 1 0 1
{
T 350 1150 5 8 0 1 0 0 1
pinnumber=7
T 350 1150 5 8 0 1 0 0 1
pinseq=7
T 50 1150 9 8 0 1 0 0 1
pinlabel=IN5
T 450 1150 5 8 0 1 0 0 1
pintype=io
}
T 1200 1050 8 10 1 1 0 6 1
refdes=U?
T 600 550 5 8 0 1 0 0 1
device=AND
T 100 1350 5 8 0 1 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 100 1650 9 10 0 0 0 0 1
numslots=0
T 100 1500 9 10 0 0 0 0 1
footprint=unknown
