$date
  Mon Dec  8 23:00:32 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_signed $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module tb_mips32 $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 32 # pc_out[31:0] $end
$var reg 32 $ alu_result[31:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 32 ' pc_out[31:0] $end
$var reg 32 ( alu_result[31:0] $end
$var reg 32 ) pc_current[31:0] $end
$var reg 32 * pc_next[31:0] $end
$var reg 32 + pc_plus4_if[31:0] $end
$var reg 32 , instr_if[31:0] $end
$var reg 32 - if_id_pc_plus4[31:0] $end
$var reg 32 . if_id_instr[31:0] $end
$var reg 2 / reg_dst[1:0] $end
$var reg 2 0 mem_to_reg[1:0] $end
$var reg 2 1 alu_op[1:0] $end
$var reg 2 2 sign_or_zero[1:0] $end
$var reg 1 3 jump $end
$var reg 1 4 branch $end
$var reg 1 5 mem_read $end
$var reg 1 6 mem_write $end
$var reg 1 7 alu_src $end
$var reg 1 8 reg_write $end
$var reg 32 9 reg_read_data_1[31:0] $end
$var reg 32 : reg_read_data_2[31:0] $end
$var reg 32 ; sign_ext_im[31:0] $end
$var reg 32 < zero_ext_im[31:0] $end
$var reg 32 = float_ext_im[31:0] $end
$var reg 32 > imm_ext_id[31:0] $end
$var reg 1 ? wb_reg_write_id $end
$var reg 2 @ wb_mem_to_reg_id[1:0] $end
$var reg 1 A m_mem_read_id $end
$var reg 1 B m_mem_write_id $end
$var reg 1 C m_branch_id $end
$var reg 1 D ex_alu_src_id $end
$var reg 2 E ex_reg_dst_id[1:0] $end
$var reg 2 F ex_alu_op_id[1:0] $end
$var reg 32 G id_ex_pc_plus4[31:0] $end
$var reg 32 H id_ex_read_data_1[31:0] $end
$var reg 32 I id_ex_read_data_2[31:0] $end
$var reg 32 J id_ex_imm_ext[31:0] $end
$var reg 5 K id_ex_instr_25_21[4:0] $end
$var reg 5 L id_ex_instr_20_16[4:0] $end
$var reg 5 M id_ex_instr_15_11[4:0] $end
$var reg 6 N id_ex_funct[5:0] $end
$var reg 1 O id_ex_wb_reg_write $end
$var reg 2 P id_ex_wb_mem_to_reg[1:0] $end
$var reg 1 Q id_ex_m_mem_read $end
$var reg 1 R id_ex_m_mem_write $end
$var reg 1 S id_ex_m_branch $end
$var reg 1 T id_ex_ex_alu_src $end
$var reg 2 U id_ex_ex_reg_dst[1:0] $end
$var reg 2 V id_ex_ex_alu_op[1:0] $end
$var reg 6 W alu_cont_ex[5:0] $end
$var reg 32 X alu_in_b_ex[31:0] $end
$var reg 32 Y alu_result_ex[31:0] $end
$var reg 1 Z zero_flag_ex $end
$var reg 5 [ reg_write_dest_ex[4:0] $end
$var reg 32 \ branch_target_ex[31:0] $end
$var reg 32 ] ex_mem_alu_result[31:0] $end
$var reg 32 ^ ex_mem_write_data[31:0] $end
$var reg 5 _ ex_mem_reg_dest[4:0] $end
$var reg 1 ` ex_mem_zero $end
$var reg 32 a ex_mem_branch_target[31:0] $end
$var reg 1 b ex_mem_wb_reg_write $end
$var reg 2 c ex_mem_wb_mem_to_reg[1:0] $end
$var reg 1 d ex_mem_m_mem_read $end
$var reg 1 e ex_mem_m_mem_write $end
$var reg 1 f ex_mem_m_branch $end
$var reg 32 g mem_read_data_mem[31:0] $end
$var reg 1 h pc_src_mem $end
$var reg 32 i mem_wb_read_data[31:0] $end
$var reg 32 j mem_wb_alu_result[31:0] $end
$var reg 5 k mem_wb_reg_dest[4:0] $end
$var reg 32 l mem_wb_pc_plus4[31:0] $end
$var reg 1 m mem_wb_wb_reg_write $end
$var reg 2 n mem_wb_wb_mem_to_reg[1:0] $end
$var reg 32 o write_back_data_wb[31:0] $end
$var reg 2 p forwarda[1:0] $end
$var reg 2 q forwardb[1:0] $end
$var reg 32 r alu_src_a_mux[31:0] $end
$var reg 32 s alu_src_b_mux[31:0] $end
$var reg 1 t stall_from_cache $end
$var reg 32 u instruction_wire[31:0] $end
$scope module icache $end
$var reg 1 v clk $end
$var reg 1 w reset $end
$var reg 32 x pc[31:0] $end
$var reg 32 y instruction[31:0] $end
$var reg 1 z cpu_stall $end
$comment tags is not handled $end
$var reg 64 { valid[0:63] $end
$comment data is not handled $end
$comment state is not handled $end
$var integer 32 | wait_counter $end
$upscope $end
$scope module ctrl $end
$var reg 6 } opcode[5:0] $end
$var reg 1 !" reset $end
$var reg 2 "" reg_dst[1:0] $end
$var reg 2 #" mem_to_reg[1:0] $end
$var reg 2 $" alu_op[1:0] $end
$var reg 2 %" sign_or_zero[1:0] $end
$var reg 1 &" jump $end
$var reg 1 '" branch $end
$var reg 1 (" mem_read $end
$var reg 1 )" mem_write $end
$var reg 1 *" alu_src $end
$var reg 1 +" reg_write $end
$upscope $end
$scope module regfile $end
$var reg 1 ," clk $end
$var reg 1 -" rst $end
$var reg 1 ." reg_write_en $end
$var reg 5 /" reg_write_dest[4:0] $end
$var reg 32 0" reg_write_data[31:0] $end
$var reg 5 1" reg_read_addr_1[4:0] $end
$var reg 32 2" reg_read_data_1[31:0] $end
$var reg 5 3" reg_read_addr_2[4:0] $end
$var reg 32 4" reg_read_data_2[31:0] $end
$comment reg_array is not handled $end
$upscope $end
$scope module fw_unit $end
$var reg 5 5" id_ex_rs[4:0] $end
$var reg 5 6" id_ex_rt[4:0] $end
$var reg 5 7" ex_mem_rd[4:0] $end
$var reg 5 8" mem_wb_rd[4:0] $end
$var reg 1 9" ex_mem_regwrite $end
$var reg 1 :" mem_wb_regwrite $end
$var reg 2 ;" forwarda[1:0] $end
$var reg 2 <" forwardb[1:0] $end
$upscope $end
$scope module alucontrol $end
$var reg 2 =" op[1:0] $end
$var reg 6 >" funct[5:0] $end
$var reg 6 ?" alu_cont[5:0] $end
$var reg 6 @" result[5:0] $end
$upscope $end
$scope module alu $end
$var reg 6 A" alu_cont[5:0] $end
$var reg 32 B" a[31:0] $end
$var reg 32 C" b[31:0] $end
$var reg 32 D" alu_result[31:0] $end
$var reg 1 E" zero $end
$var reg 33 F" int_res[32:0] $end
$var reg 32 G" float_res[31:0] $end
$var reg 32 H" result[31:0] $end
$var reg 32 I" fadd_x[31:0] $end
$var reg 32 J" fadd_y[31:0] $end
$scope module u_fadd $end
$var reg 32 K" x[31:0] $end
$var reg 32 L" y[31:0] $end
$var reg 32 M" r[31:0] $end
$var reg 31 N" expfracx[30:0] $end
$var reg 31 O" expfracy[30:0] $end
$var reg 9 P" expxmexpy[8:0] $end
$var reg 9 Q" expymexpx[8:0] $end
$var reg 1 R" swap $end
$var reg 32 S" newx[31:0] $end
$var reg 32 T" newy[31:0] $end
$var reg 9 U" expdiff[8:0] $end
$var reg 8 V" expnewx[7:0] $end
$var reg 8 W" expnewy[7:0] $end
$var reg 1 X" signnewx $end
$var reg 1 Y" signnewy $end
$var reg 1 Z" effsub $end
$var reg 1 [" xexpfieldzero $end
$var reg 1 \" yexpfieldzero $end
$var reg 1 ]" xexpfieldallones $end
$var reg 1 ^" yexpfieldallones $end
$var reg 1 _" xsigfieldzero $end
$var reg 1 `" ysigfieldzero $end
$var reg 1 a" xisnan $end
$var reg 1 b" yisnan $end
$var reg 1 c" xisinfinity $end
$var reg 1 d" yisinfinity $end
$var reg 1 e" xiszero $end
$var reg 1 f" yiszero $end
$var reg 1 g" bothsubnormals $end
$var reg 1 h" resultisnan $end
$var reg 24 i" significandnewx[23:0] $end
$var reg 24 j" significandnewy[23:0] $end
$var reg 1 k" allshiftedout $end
$var reg 5 l" rightshiftvalue[4:0] $end
$var reg 1 m" shiftcorrection $end
$var reg 5 n" finalrightshiftvalue[4:0] $end
$var reg 26 o" significandy00[25:0] $end
$var reg 26 p" shiftedsignificandy[25:0] $end
$var reg 1 q" stickylow $end
$var reg 27 r" summandy[26:0] $end
$var reg 27 s" summandx[26:0] $end
$var reg 1 t" carryin $end
$var reg 27 u" significandz[26:0] $end
$var reg 1 v" z1 $end
$var reg 1 w" z0 $end
$var reg 26 x" lzczinput[25:0] $end
$var reg 5 y" lzc[4:0] $end
$var reg 5 z" leftshiftval[4:0] $end
$var reg 53 {" normalizedsignificand[52:0] $end
$var reg 23 |" significandpreround[22:0] $end
$var reg 1 }" lsb $end
$var reg 1 !# roundbit $end
$var reg 1 "# stickybit $end
$var reg 8 ## deltaexp[7:0] $end
$var reg 1 $# fullcancellation $end
$var reg 8 %# exppreround[7:0] $end
$var reg 31 &# expsigpreround[30:0] $end
$var reg 1 '# roundupbit $end
$var reg 31 (# expsigr[30:0] $end
$var reg 1 )# resultiszero $end
$var reg 1 *# resultisinf $end
$var reg 31 +# constinf[30:0] $end
$var reg 31 ,# constnan[30:0] $end
$var reg 31 -# expsigr2[30:0] $end
$var reg 1 .# signr $end
$var reg 32 /# computedr[31:0] $end
$scope module rightshiftercomponent $end
$var reg 26 0# x[25:0] $end
$var reg 5 1# s[4:0] $end
$var reg 26 2# r[25:0] $end
$var reg 1 3# sticky $end
$var reg 5 4# ps[4:0] $end
$var reg 26 5# xpadded[25:0] $end
$var reg 26 6# level5[25:0] $end
$var reg 1 7# stk4 $end
$var reg 26 8# level4[25:0] $end
$var reg 1 9# stk3 $end
$var reg 26 :# level3[25:0] $end
$var reg 1 ;# stk2 $end
$var reg 26 <# level2[25:0] $end
$var reg 1 =# stk1 $end
$var reg 26 ># level1[25:0] $end
$var reg 1 ?# stk0 $end
$var reg 26 @# level0[25:0] $end
$var reg 1 A# stk $end
$upscope $end
$scope module fracadder $end
$var reg 27 B# x[26:0] $end
$var reg 27 C# y[26:0] $end
$var reg 1 D# cin $end
$var reg 27 E# r[26:0] $end
$var reg 27 F# rtmp[26:0] $end
$upscope $end
$scope module ieeefpadd_8_23_comb_uid2leadingzerocounter $end
$var reg 26 G# i[25:0] $end
$var reg 5 H# o[4:0] $end
$var reg 31 I# level5[30:0] $end
$var reg 1 J# digit4 $end
$var reg 15 K# level4[14:0] $end
$var reg 1 L# digit3 $end
$var reg 7 M# level3[6:0] $end
$var reg 1 N# digit2 $end
$var reg 3 O# level2[2:0] $end
$var reg 2 P# lowbits[1:0] $end
$var reg 3 Q# outhighbits[2:0] $end
$upscope $end
$scope module leftshiftercomponent $end
$var reg 27 R# x[26:0] $end
$var reg 5 S# s[4:0] $end
$var reg 53 T# r[52:0] $end
$var reg 5 U# ps[4:0] $end
$var reg 27 V# level0[26:0] $end
$var reg 28 W# level1[27:0] $end
$var reg 30 X# level2[29:0] $end
$var reg 34 Y# level3[33:0] $end
$var reg 42 Z# level4[41:0] $end
$var reg 58 [# level5[57:0] $end
$upscope $end
$scope module roundingadder $end
$var reg 31 \# x[30:0] $end
$var reg 31 ]# y[30:0] $end
$var reg 1 ^# cin $end
$var reg 31 _# r[30:0] $end
$var reg 31 `# rtmp[30:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmem $end
$var reg 1 a# clk $end
$var reg 32 b# mem_access_addr[31:0] $end
$var reg 32 c# mem_write_data[31:0] $end
$var reg 1 d# mem_write_en $end
$var reg 1 e# mem_read $end
$var reg 32 f# mem_read_data[31:0] $end
$var integer 32 g# i $end
$var reg 10 h# ram_addr[9:0] $end
$comment ram is not handled $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000000000000000000000000000000 #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
0%
1&
b00000000000000000000000000000000 '
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU (
b00000000000000000000000000000000 )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00 /
b00 0
b00 1
b01 2
03
04
05
06
07
08
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
0?
b00 @
0A
0B
0C
0D
b00 E
b00 F
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU H
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU I
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU J
bUUUUU K
bUUUUU L
bUUUUU M
bUUUUUU N
0O
bUU P
UQ
0R
0S
UT
bUU U
bUU V
b100000 W
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU X
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX Y
0Z
bUUUUU [
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX \
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ]
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ^
bUUUUU _
U`
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU a
Ub
bUU c
Ud
Ue
Uf
b00000000000000000000000000000000 g
Uh
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU i
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU j
bUUUUU k
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU l
0m
bUU n
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU o
b00 p
b00 q
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU r
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU s
0t
b00000000000000000000000000000000 u
0v
1w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
0z
b0000000000000000000000000000000000000000000000000000000000000000 {
b0 |
b000000 }
1!"
b00 ""
b00 #"
b00 $"
b01 %"
0&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
bUUUUU /"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 0"
b00000 1"
b00000000000000000000000000000000 2"
b00000 3"
b00000000000000000000000000000000 4"
bUUUUU 5"
bUUUUU 6"
bUUUUU 7"
bUUUUU 8"
U9"
0:"
b00 ;"
b00 <"
bUU ="
bUUUUUU >"
b100000 ?"
b100000 @"
b100000 A"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU B"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU C"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX D"
0E"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU F"
b00000000000000000000000000000000 G"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX H"
b00000000000000000000000000000000 I"
b00000000000000000000000000000000 J"
b00000000000000000000000000000000 K"
b00000000000000000000000000000000 L"
b00000000000000000000000000000000 M"
b0000000000000000000000000000000 N"
b0000000000000000000000000000000 O"
b000000000 P"
b000000000 Q"
0R"
b00000000000000000000000000000000 S"
b00000000000000000000000000000000 T"
b000000000 U"
b00000000 V"
b00000000 W"
0X"
0Y"
0Z"
1["
1\"
0]"
0^"
1_"
1`"
0a"
0b"
0c"
0d"
1e"
1f"
1g"
0h"
b000000000000000000000000 i"
b000000000000000000000000 j"
0k"
b00000 l"
0m"
b00000 n"
b00000000000000000000000000 o"
b00000000000000000000000000 p"
0q"
b000000000000000000000000000 r"
b000000000000000000000000000 s"
0t"
b000000000000000000000000000 u"
0v"
0w"
b00000000000000000000000000 x"
b11010 y"
b00001 z"
b00000000000000000000000000000000000000000000000000000 {"
b00000000000000000000000 |"
0}"
0!#
0"#
b00000000 ##
1$#
b00000000 %#
b0000000000000000000000000000000 &#
0'#
b0000000000000000000000000000000 (#
1)#
0*#
b1111111100000000000000000000000 +#
b1111111111111111111111111111111 ,#
b0000000000000000000000000000000 -#
0.#
b00000000000000000000000000000000 /#
b00000000000000000000000000 0#
b00000 1#
b00000000000000000000000000 2#
03#
b00000 4#
b00000000000000000000000000 5#
b00000000000000000000000000 6#
07#
b00000000000000000000000000 8#
09#
b00000000000000000000000000 :#
0;#
b00000000000000000000000000 <#
0=#
b00000000000000000000000000 >#
0?#
b00000000000000000000000000 @#
0A#
b000000000000000000000000000 B#
b000000000000000000000000000 C#
0D#
b000000000000000000000000000 E#
b000000000000000000000000000 F#
b00000000000000000000000000 G#
b11010 H#
b0000000000000000000000000011111 I#
1J#
b000000000011111 K#
1L#
b0011111 M#
0N#
b001 O#
b10 P#
b110 Q#
b000000000000000000000000000 R#
b00001 S#
b00000000000000000000000000000000000000000000000000000 T#
b00001 U#
b000000000000000000000000000 V#
b0000000000000000000000000000 W#
b000000000000000000000000000000 X#
b0000000000000000000000000000000000 Y#
b000000000000000000000000000000000000000000 Z#
b0000000000000000000000000000000000000000000000000000000000 [#
b0000000000000000000000000000000 \#
b0000000000000000000000000000000 ]#
0^#
b0000000000000000000000000000000 _#
b0000000000000000000000000000000 `#
0a#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU b#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU c#
Ud#
Ue#
b00000000000000000000000000000000 f#
b10000000000000000000000000000000 g#
bUUUUUUUUUU h#
#5000000
1!
1%
1v
1,"
1a#
#10000000
0!
0%
0v
0,"
0a#
#15000000
1!
1%
1v
1,"
1a#
#20000000
0!
0"
0%
0&
b01 /
18
1?
b01 E
0v
0w
0!"
b01 ""
1+"
0,"
0-"
0a#
#25000000
1!
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
1%
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU )
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b00000 K
b00000 L
b00000 M
b000000 N
1O
b00 P
0Q
0T
b01 U
b00 V
b000000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
1Z
b00000 [
b00000000000000000000000000000000 \
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ]
0`
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX a
0b
0e
0f
b00000000000000000000000000000000 i
Um
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
1t
1v
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU x
1z
b101 |
1,"
U."
b00000 5"
b00000 6"
09"
U:"
b00 ="
b000000 >"
b000000 ?"
b000000 @"
b000000 A"
b00000000000000000000000000000000 B"
b00000000000000000000000000000000 C"
b00000000000000000000000000000000 D"
1E"
b00000000000000000000000000000000 H"
1a#
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX b#
0d#
bXXXXXXXXXX h#
#30000000
0!
0%
0v
0,"
0a#
#35000000
1!
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX $
1%
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX (
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX \
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 ^
b00000 _
1`
b00000000000000000000000000000000 a
1b
b00 c
0d
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX j
0m
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX o
1v
b100 |
1,"
0."
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX 0"
b00000 7"
19"
0:"
1a#
b00000000000000000000000000000000 b#
b00000000000000000000000000000000 c#
0e#
b0000000000 h#
#40000000
0!
0%
0v
0,"
0a#
#45000000
1!
b00000000000000000000000000000000 $
1%
b00000000000000000000000000000000 (
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX a
b00000000000000000000000000000000 j
b00000 k
1m
b00 n
b00000000000000000000000000000000 o
1v
b11 |
1,"
1."
b00000 /"
b00000000000000000000000000000000 0"
b00000 8"
1:"
1a#
#50000000
0!
0%
0v
0,"
0a#
#55000000
1!
1%
1v
b10 |
1,"
1a#
#60000000
0!
0%
0v
0,"
0a#
#65000000
1!
1%
1v
b1 |
1,"
1a#
#70000000
0!
0%
0v
0,"
0a#
#75000000
1!
1%
1v
b0 |
1,"
1a#
#80000000
0!
0%
0v
0,"
0a#
#85000000
1!
1%
1v
b1000000000000000000000000000000000000000000000000000000000000000 {
1,"
1a#
#90000000
0!
0%
0v
0,"
0a#
#95000000
1!
1%
b00100000000000010000000000001111 ,
0t
b00100000000000010000000000001111 u
1v
b00100000000000010000000000001111 y
0z
1,"
1a#
#100000000
0!
0%
0v
0,"
0a#
#105000000
1!
1%
b00100000000000010000000000001111 .
b00000000000000000000000000001111 ;
b00000000000000000000000000001111 <
b00000000000011110000000000000000 =
b00000000000000000000000000001111 >
1v
b001000 }
1,"
b00001 3"
1a#
#110000000
0!
0%
0v
0,"
0a#
#115000000
1!
1%
b00000000000000000000000000001111 J
b00001 L
b001111 N
b001111 W
1v
1,"
b00001 6"
b001111 >"
b001111 ?"
b001111 @"
b001111 A"
1a#
#120000000
0!
0%
0v
0,"
0a#
#125000000
1!
1%
1v
1,"
1a#
#130000000
0!
0%
0v
0,"
0a#
#135000000
1!
1%
1v
1,"
1a#
#140000000
0!
0%
0v
0,"
0a#
#145000000
1!
1%
1v
1,"
1a#
#150000000
0!
0%
0v
0,"
0a#
#155000000
1!
1%
1v
1,"
1a#
#160000000
0!
0%
0v
0,"
0a#
#165000000
1!
1%
1v
1,"
1a#
#170000000
0!
0%
0v
0,"
0a#
#175000000
1!
1%
1v
1,"
1a#
#180000000
0!
0%
0v
0,"
0a#
#185000000
1!
1%
1v
1,"
1a#
#190000000
0!
0%
0v
0,"
0a#
#195000000
1!
1%
1v
1,"
1a#
#200000000
0!
0%
0v
0,"
0a#
#205000000
1!
1%
1v
1,"
1a#
#210000000
0!
0%
0v
0,"
0a#
#215000000
1!
1%
1v
1,"
1a#
#220000000
0!
0%
0v
0,"
0a#
#225000000
1!
1%
1v
1,"
1a#
#230000000
0!
0%
0v
0,"
0a#
#235000000
1!
1%
1v
1,"
1a#
#240000000
0!
0%
0v
0,"
0a#
#245000000
1!
1%
1v
1,"
1a#
#250000000
0!
0%
0v
0,"
0a#
#255000000
1!
1%
1v
1,"
1a#
#260000000
0!
0%
0v
0,"
0a#
#265000000
1!
1%
1v
1,"
1a#
#270000000
0!
0%
0v
0,"
0a#
#275000000
1!
1%
1v
1,"
1a#
#280000000
0!
0%
0v
0,"
0a#
#285000000
1!
1%
1v
1,"
1a#
#290000000
0!
0%
0v
0,"
0a#
#295000000
1!
1%
1v
1,"
1a#
#300000000
0!
0%
0v
0,"
0a#
#305000000
1!
1%
1v
1,"
1a#
#310000000
0!
0%
0v
0,"
0a#
#315000000
1!
1%
1v
1,"
1a#
#320000000
0!
0%
0v
0,"
0a#
#325000000
1!
1%
1v
1,"
1a#
#330000000
0!
0%
0v
0,"
0a#
#335000000
1!
1%
1v
1,"
1a#
#340000000
0!
0%
0v
0,"
0a#
#345000000
1!
1%
1v
1,"
1a#
#350000000
0!
0%
0v
0,"
0a#
#355000000
1!
1%
1v
1,"
1a#
#360000000
0!
0%
0v
0,"
0a#
#365000000
1!
1%
1v
1,"
1a#
#370000000
0!
0%
0v
0,"
0a#
#375000000
1!
1%
1v
1,"
1a#
#380000000
0!
0%
0v
0,"
0a#
#385000000
1!
1%
1v
1,"
1a#
#390000000
0!
0%
0v
0,"
0a#
#395000000
1!
1%
1v
1,"
1a#
#400000000
0!
0%
0v
0,"
0a#
#405000000
1!
1%
1v
1,"
1a#
#410000000
0!
0%
0v
0,"
0a#
#415000000
1!
1%
1v
1,"
1a#
#420000000
0!
0%
0v
0,"
0a#
#425000000
1!
1%
1v
1,"
1a#
#430000000
0!
0%
0v
0,"
0a#
#435000000
1!
1%
1v
1,"
1a#
#440000000
0!
0%
0v
0,"
0a#
#445000000
1!
1%
1v
1,"
1a#
#450000000
0!
0%
0v
0,"
0a#
#455000000
1!
1%
1v
1,"
1a#
#460000000
0!
0%
0v
0,"
0a#
#465000000
1!
1%
1v
1,"
1a#
#470000000
0!
0%
0v
0,"
0a#
#475000000
1!
1%
1v
1,"
1a#
#480000000
0!
0%
0v
0,"
0a#
#485000000
1!
1%
1v
1,"
1a#
#490000000
0!
0%
0v
0,"
0a#
#495000000
1!
1%
1v
1,"
1a#
#500000000
0!
0%
0v
0,"
0a#
