Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Dec 28 21:21:50 2022
| Host         : jkmxm-pc running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               14          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: controller/state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            next_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.263ns  (logic 3.229ns (61.358%)  route 2.034ns (38.642%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE                         0.000     0.000 r  controller/next_state_reg[1]/G
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/next_state_reg[1]/Q
                         net (fo=2, routed)           2.034     2.593    next_state_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     5.263 r  next_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.263    next_state[1]
    T10                                                               r  next_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            next_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.171ns  (logic 3.205ns (61.983%)  route 1.966ns (38.017%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE                         0.000     0.000 r  controller/next_state_reg[3]/G
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/next_state_reg[3]/Q
                         net (fo=2, routed)           1.966     2.525    next_state_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     5.171 r  next_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.171    next_state[3]
    U13                                                               r  next_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.124ns  (logic 3.217ns (62.773%)  route 1.908ns (37.227%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[4]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/state_reg[4]/Q
                         net (fo=9, routed)           1.908     2.467    state_OBUF[4]
    U11                  OBUF (Prop_obuf_I_O)         2.658     5.124 r  state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.124    state[4]
    U11                                                               r  state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 3.230ns (63.115%)  route 1.888ns (36.885%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          LDCE                         0.000     0.000 r  controller/state_reg[3]/G
    SLICE_X1Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/state_reg[3]/Q
                         net (fo=7, routed)           1.888     2.447    state_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         2.671     5.118 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.118    state[3]
    U12                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            state[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.117ns  (logic 3.204ns (62.608%)  route 1.913ns (37.392%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[6]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/state_reg[6]/Q
                         net (fo=8, routed)           1.913     2.472    state_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         2.645     5.117 r  state_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.117    state[6]
    V17                                                               r  state[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            next_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.103ns  (logic 3.226ns (63.228%)  route 1.876ns (36.772%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE                         0.000     0.000 r  controller/next_state_reg[2]/G
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/next_state_reg[2]/Q
                         net (fo=2, routed)           1.876     2.435    next_state_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.667     5.103 r  next_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.103    next_state[2]
    T9                                                                r  next_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            next_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.097ns  (logic 3.207ns (62.928%)  route 1.890ns (37.072%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  controller/next_state_reg[0]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/next_state_reg[0]/Q
                         net (fo=2, routed)           1.890     2.449    next_state_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.097 r  next_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.097    next_state[0]
    R10                                                               r  next_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.092ns  (logic 3.231ns (63.455%)  route 1.861ns (36.545%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          LDCE                         0.000     0.000 r  controller/state_reg[1]/G
    SLICE_X1Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/state_reg[1]/Q
                         net (fo=9, routed)           1.861     2.420    state_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.092 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.092    state[1]
    V10                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 3.222ns (63.762%)  route 1.831ns (36.238%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          LDCE                         0.000     0.000 r  controller/state_reg[2]/G
    SLICE_X1Y56          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/state_reg[2]/Q
                         net (fo=8, routed)           1.831     2.390    state_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         2.663     5.054 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.054    state[2]
    V12                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            next_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.030ns  (logic 3.206ns (63.745%)  route 1.823ns (36.255%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  controller/next_state_reg[5]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  controller/next_state_reg[5]/Q
                         net (fo=2, routed)           1.823     2.382    next_state_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     5.030 r  next_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.030    next_state[5]
    V14                                                               r  next_state[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.206ns (63.157%)  route 0.120ns (36.843%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[0]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  controller/state_reg[0]/Q
                         net (fo=9, routed)           0.120     0.278    controller/Q[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.048     0.326 r  controller/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    controller/next_state_reg[0]_i_1_n_0
    SLICE_X0Y57          LDCE                                         r  controller/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            controller/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.158ns (45.868%)  route 0.186ns (54.132%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          LDCE                         0.000     0.000 r  controller/next_state_reg[2]/G
    SLICE_X0Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/next_state_reg[2]/Q
                         net (fo=2, routed)           0.186     0.344    controller/next_state/i__0[2]
    SLICE_X1Y56          LDCE                                         r  controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            controller/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.158ns (45.868%)  route 0.186ns (54.132%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  controller/next_state_reg[4]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/next_state_reg[4]/Q
                         net (fo=2, routed)           0.186     0.344    controller/next_state/i__0[4]
    SLICE_X1Y57          LDCE                                         r  controller/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.203ns (57.930%)  route 0.147ns (42.070%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[6]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  controller/state_reg[6]/Q
                         net (fo=8, routed)           0.147     0.305    controller/Q[6]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.045     0.350 r  controller/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    controller/next_state_reg[5]_i_1_n_0
    SLICE_X0Y57          LDCE                                         r  controller/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            controller/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.158ns (43.463%)  route 0.206ns (56.537%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  controller/next_state_reg[0]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/next_state_reg[0]/Q
                         net (fo=2, routed)           0.206     0.364    controller/next_state/i__0[0]
    SLICE_X1Y57          LDCE                                         r  controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            controller/state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.158ns (39.702%)  route 0.240ns (60.298%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          LDCE                         0.000     0.000 r  controller/next_state_reg[6]/G
    SLICE_X0Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/next_state_reg[6]/Q
                         net (fo=2, routed)           0.240     0.398    controller/next_state/i__0[6]
    SLICE_X1Y57          LDCE                                         r  controller/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.209ns (44.209%)  route 0.264ns (55.791%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[6]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/state_reg[6]/Q
                         net (fo=8, routed)           0.147     0.305    controller/Q[6]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.051     0.356 r  controller/next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     0.473    controller/next_state_reg[6]_i_1_n_0
    SLICE_X0Y57          LDCE                                         r  controller/next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.203ns (41.512%)  route 0.286ns (58.488%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          LDCE                         0.000     0.000 r  controller/state_reg[1]/G
    SLICE_X1Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/state_reg[1]/Q
                         net (fo=9, routed)           0.176     0.334    controller/Q[1]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.045     0.379 r  controller/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.489    controller/next_state_reg[2]_i_1_n_0
    SLICE_X0Y56          LDCE                                         r  controller/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.203ns (39.977%)  route 0.305ns (60.023%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[0]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/state_reg[0]/Q
                         net (fo=9, routed)           0.120     0.278    controller/Q[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  controller/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.185     0.508    controller/next_state_reg[3]_i_1_n_0
    SLICE_X0Y56          LDCE                                         r  controller/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            controller/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.207ns (40.731%)  route 0.301ns (59.269%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          LDCE                         0.000     0.000 r  controller/state_reg[0]/G
    SLICE_X1Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/state_reg[0]/Q
                         net (fo=9, routed)           0.121     0.279    controller/Q[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.049     0.328 r  controller/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     0.508    controller/next_state_reg[1]_i_1_n_0
    SLICE_X0Y56          LDCE                                         r  controller/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





