# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project riscv_pipeline
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.tb_riscv_pipeline_top
# vsim -gui work.tb_riscv_pipeline_top 
# Start time: 00:19:55 on Aug 29,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
vsim -gui work.tb_riscv_pipeline_top -voptargs=+acc
# End time: 00:20:40 on Aug 29,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim -gui work.tb_riscv_pipeline_top -voptargs="+acc" 
# Start time: 00:20:40 on Aug 29,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/instruction_fetch/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/instruction_decode/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/execute/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/memory_access/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/register_write/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/control/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/forwarding_unit/*
add wave -position insertpoint sim:/tb_riscv_pipeline_top/riscv_pipeline_top/hazard_detection_unit/*
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 215 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
run -all
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 235 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 240 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 240 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 240 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
# WLF Error: C:/Users/LAM.PN182628/Dropbox/My PC (DESKTOP-55B2926)/Documents/MegaBonus/riscv32i/sim/vsim.wlf resolution limit of 100ps differs from current resolution 10ps.
# Cannot open file: C:/Users/LAM.PN182628/Dropbox/My PC (DESKTOP-55B2926)/Documents/MegaBonus/riscv32i/sim/vsim.wlf
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(36)
#    Time: 240 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 36
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
add wave -position insertpoint  \
sim:/tb_riscv_pipeline_top/riscv_pipeline_top/instruction_decode/Register
add wave -position insertpoint  \
sim:/tb_riscv_pipeline_top/riscv_pipeline_top/memory_access/Data_Memory
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run all
# Invalid time value: all
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
compile
# wrong # args: should be "compile w cmd ?arg ...?"
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# WLF Error: C:/Users/LAM.PN182628/Dropbox/My PC (DESKTOP-55B2926)/Documents/MegaBonus/riscv32i/sim/vsim.wlf resolution limit of 100ps differs from current resolution 10ps.
# Cannot open file: C:/Users/LAM.PN182628/Dropbox/My PC (DESKTOP-55B2926)/Documents/MegaBonus/riscv32i/sim/vsim.wlf
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv failed with 3 errors.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 1 failed with 3 errors.
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv failed with 2 errors.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/hdl/riscv_pipeline_top.sv(78): (vopt-2912) Port 'branch' not found in module 'instruction_fetch' (5th connection).
# ** Error (suppressible): D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/hdl/riscv_pipeline_top.sv(78): (vopt-2912) Port 'br_eq' not found in module 'instruction_fetch' (6th connection).
# ** Error (suppressible): D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/hdl/riscv_pipeline_top.sv(218): (vopt-2912) Port 'EX_MEM_read' not found in module 'forwarding_unit' (11th connection).
# Optimization failed
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.tb_riscv_pipeline_top
# vsim -gui -voptargs="+acc" work.tb_riscv_pipeline_top 
# Start time: 00:20:40 on Aug 29,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/hdl/riscv_pipeline_top.sv(200): (vopt-2685) [TFMPC] - Too few port connections for 'control'.  Expected 12, found 11.
# ** Warning: D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/hdl/riscv_pipeline_top.sv(200): (vopt-2718) [TFMPC] - Missing connection for port 'pc_src'.
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
# Compile of tb_riscv_pipeline_top.sv was successful.
# Compile of control.sv was successful.
# Compile of execute.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of hazard_detection_unit.sv was successful.
# Compile of instruction_decode.sv was successful.
# Compile of instruction_fetch.sv was successful.
# Compile of memory_access.sv was successful.
# Compile of register_write.sv was successful.
# Compile of riscv_pipeline_top.sv was successful.
# 10 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_riscv_pipeline_top(fast)
# Loading work.riscv_pipeline_top(fast)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_decode(fast)
# Loading work.execute(fast)
# Loading work.memory_access(fast)
# Loading work.register_write(fast)
# Loading work.control(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection_unit(fast)
run -all
# ** Note: $finish    : D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv(40)
#    Time: 390 ns  Iteration: 1  Instance: /tb_riscv_pipeline_top
# 1
# Break in Module tb_riscv_pipeline_top at D:/workspace/lampn182628/computer_architecture/project/riscv_pipeline.github.io/sim/tb/tb_riscv_pipeline_top.sv line 40
