{"vcs1":{"timestamp_begin":1731579421.814993503, "rt":122.62, "ut":0.59, "st":0.21}}
{"vcselab":{"timestamp_begin":1731579544.524940658, "rt":33.81, "ut":0.00, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731579421.278855222}
{"VCS_COMP_START_TIME": 1731579421.278855222}
{"VCS_COMP_END_TIME": 1731579578.379458068}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331528}}
