###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        18706   # Number of WRITE/WRITEP commands
num_reads_done                 =      2030813   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1782377   # Number of read row buffer hits
num_read_cmds                  =      2030803   # Number of READ/READP commands
num_writes_done                =        18727   # Number of read requests issued
num_write_row_hits             =         9240   # Number of write row buffer hits
num_act_cmds                   =       259516   # Number of ACT commands
num_pre_cmds                   =       259489   # Number of PRE commands
num_ondemand_pres              =       234152   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9619294   # Cyles of rank active rank.0
rank_active_cycles.1           =      9511889   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       380706   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       488111   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1882382   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        74184   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        26570   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16484   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13676   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9614   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6393   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4495   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3244   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2509   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10087   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =           14   # Write cmd latency (cycles)
write_latency[120-139]         =           19   # Write cmd latency (cycles)
write_latency[140-159]         =           22   # Write cmd latency (cycles)
write_latency[160-179]         =           21   # Write cmd latency (cycles)
write_latency[180-199]         =           35   # Write cmd latency (cycles)
write_latency[200-]            =        18578   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       557862   # Read request latency (cycles)
read_latency[40-59]            =       225672   # Read request latency (cycles)
read_latency[60-79]            =       186869   # Read request latency (cycles)
read_latency[80-99]            =       127852   # Read request latency (cycles)
read_latency[100-119]          =       102255   # Read request latency (cycles)
read_latency[120-139]          =        87743   # Read request latency (cycles)
read_latency[140-159]          =        69798   # Read request latency (cycles)
read_latency[160-179]          =        58459   # Read request latency (cycles)
read_latency[180-199]          =        50147   # Read request latency (cycles)
read_latency[200-]             =       564140   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.33804e+07   # Write energy
read_energy                    =   8.1882e+09   # Read energy
act_energy                     =  7.10036e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82739e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.34293e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00244e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93542e+09   # Active standby energy rank.1
average_read_latency           =       222.08   # Average read request latency (cycles)
average_interarrival           =       4.8789   # Average request interarrival latency (cycles)
total_energy                   =  2.20512e+10   # Total energy (pJ)
average_power                  =      2205.12   # Average power (mW)
average_bandwidth              =      17.4894   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19274   # Number of WRITE/WRITEP commands
num_reads_done                 =      2131372   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1728884   # Number of read row buffer hits
num_read_cmds                  =      2131367   # Number of READ/READP commands
num_writes_done                =        19296   # Number of read requests issued
num_write_row_hits             =        10090   # Number of write row buffer hits
num_act_cmds                   =       414349   # Number of ACT commands
num_pre_cmds                   =       414327   # Number of PRE commands
num_ondemand_pres              =       389769   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9579201   # Cyles of rank active rank.0
rank_active_cycles.1           =      9559744   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       420799   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       440256   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1986887   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        77081   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24648   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15806   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13597   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8650   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5613   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3947   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2985   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2235   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9304   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            7   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           20   # Write cmd latency (cycles)
write_latency[160-179]         =           16   # Write cmd latency (cycles)
write_latency[180-199]         =           23   # Write cmd latency (cycles)
write_latency[200-]            =        19187   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       409833   # Read request latency (cycles)
read_latency[40-59]            =       179943   # Read request latency (cycles)
read_latency[60-79]            =       193987   # Read request latency (cycles)
read_latency[80-99]            =       140733   # Read request latency (cycles)
read_latency[100-119]          =       120900   # Read request latency (cycles)
read_latency[120-139]          =       109189   # Read request latency (cycles)
read_latency[140-159]          =        87781   # Read request latency (cycles)
read_latency[160-179]          =        73728   # Read request latency (cycles)
read_latency[180-199]          =        63302   # Read request latency (cycles)
read_latency[200-]             =       751965   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.62158e+07   # Write energy
read_energy                    =  8.59367e+09   # Read energy
act_energy                     =  1.13366e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.01984e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11323e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97742e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96528e+09   # Active standby energy rank.1
average_read_latency           =      270.857   # Average read request latency (cycles)
average_interarrival           =      4.64952   # Average request interarrival latency (cycles)
total_energy                   =  2.28842e+10   # Total energy (pJ)
average_power                  =      2288.42   # Average power (mW)
average_bandwidth              =      18.3524   # Average bandwidth
