TimeQuest Timing Analyzer report for sobel
Wed May 16 17:53:26 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'iCLK'
 13. Slow 1200mV 85C Model Hold: 'iCLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'iCLK'
 22. Slow 1200mV 0C Model Hold: 'iCLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'iCLK'
 30. Fast 1200mV 0C Model Hold: 'iCLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; sobel                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C6                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.9%      ;
;     Processor 3            ;  10.9%      ;
;     Processor 4            ;   5.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 80.62 MHz ; 80.62 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; iCLK  ; -11.404 ; -1886.301         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.347 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; iCLK  ; -3.000 ; -1029.886                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                ;
+---------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                      ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.649     ;
; -11.367 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.627     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.266 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.511     ;
; -11.229 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.489     ;
; -11.216 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.260      ; 12.471     ;
; -11.078 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.323     ;
; -11.078 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.260      ; 12.333     ;
; -10.940 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.185     ;
; -10.930 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.190     ;
; -10.930 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.190     ;
; -10.930 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.190     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.872 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.117     ;
; -10.835 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.095     ;
; -10.792 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.052     ;
; -10.792 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.052     ;
; -10.792 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.052     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.781 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 12.026     ;
; -10.744 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 12.004     ;
; -10.684 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.260      ; 11.939     ;
; -10.593 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.260      ; 11.848     ;
; -10.546 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 11.791     ;
; -10.455 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 11.700     ;
; -10.398 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.658     ;
; -10.398 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.658     ;
; -10.398 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.658     ;
; -10.307 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.567     ;
; -10.307 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.567     ;
; -10.307 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.265      ; 11.567     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.386  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.632     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.371  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.617     ;
; -9.349  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.610     ;
; -9.334  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.595     ;
; -9.198  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.261      ; 10.454     ;
; -9.183  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.261      ; 10.439     ;
; -9.060  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.306     ;
; -9.045  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 10.291     ;
; -8.912  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.173     ;
; -8.912  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.173     ;
; -8.912  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.173     ;
; -8.897  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.158     ;
; -8.897  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.158     ;
; -8.897  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 10.158     ;
; -8.877  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.073     ; 9.799      ;
; -8.739  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.073     ; 9.661      ;
; -8.345  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.073     ; 9.267      ;
; -8.254  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.073     ; 9.176      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.151  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.397      ;
; -7.114  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 8.375      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.046  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.251      ; 8.292      ;
; -7.009  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.266      ; 8.270      ;
; -6.963  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.261      ; 8.219      ;
; -6.859  ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.072     ; 7.782      ;
+---------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.914      ;
; 0.348 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.915      ;
; 0.349 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.916      ;
; 0.350 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.917      ;
; 0.358 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.921      ;
; 0.359 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.922      ;
; 0.359 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.922      ;
; 0.360 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.927      ;
; 0.360 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.923      ;
; 0.361 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.928      ;
; 0.363 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.930      ;
; 0.363 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.926      ;
; 0.364 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 0.931      ;
; 0.364 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.927      ;
; 0.392 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.613      ;
; 0.394 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.614      ;
; 0.395 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.614      ;
; 0.397 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.960      ;
; 0.398 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 0.961      ;
; 0.514 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][6]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][6]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.736      ;
; 0.528 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.095      ;
; 0.529 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.096      ;
; 0.535 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.755      ;
; 0.536 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.756      ;
; 0.536 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.756      ;
; 0.537 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.756      ;
; 0.540 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.107      ;
; 0.541 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.108      ;
; 0.558 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.125      ;
; 0.559 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.126      ;
; 0.563 ; PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.784      ;
; 0.564 ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.785      ;
; 0.566 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.787      ;
; 0.567 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.788      ;
; 0.567 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.788      ;
; 0.568 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.789      ;
; 0.569 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.790      ;
; 0.571 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.792      ;
; 0.571 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.792      ;
; 0.588 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.809      ;
; 0.589 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.810      ;
; 0.590 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.811      ;
; 0.592 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.155      ;
; 0.593 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.156      ;
; 0.597 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.164      ;
; 0.597 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.164      ;
; 0.598 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.165      ;
; 0.598 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.165      ;
; 0.604 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.167      ;
; 0.605 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.168      ;
; 0.623 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.186      ;
; 0.624 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.187      ;
; 0.641 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe57                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.861      ;
; 0.644 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[11]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe35                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.864      ;
; 0.649 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe38                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.869      ;
; 0.651 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.214      ;
; 0.652 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.215      ;
; 0.654 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][7]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][7]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.876      ;
; 0.657 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe5                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.877      ;
; 0.666 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.886      ;
; 0.670 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.890      ;
; 0.671 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.739      ;
; 0.671 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.739      ;
; 0.672 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.740      ;
; 0.672 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.740      ;
; 0.672 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.740      ;
; 0.672 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.740      ;
; 0.674 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[6]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe20                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.894      ;
; 0.674 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.742      ;
; 0.674 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.742      ;
; 0.681 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.749      ;
; 0.681 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.749      ;
; 0.683 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe54                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.903      ;
; 0.684 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.752      ;
; 0.684 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.752      ;
; 0.685 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.905      ;
; 0.689 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.909      ;
; 0.690 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe39                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.907      ;
; 0.690 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe6                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.908      ;
; 0.692 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe53                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.909      ;
; 0.693 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[14]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe45                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.910      ;
; 0.694 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[10]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe33                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.911      ;
; 0.694 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[3]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe12                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.912      ;
; 0.694 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.762      ;
; 0.694 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.762      ;
; 0.695 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[7]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe24                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.913      ;
; 0.696 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[8]  ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.954      ;
; 0.701 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[15] ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.985      ;
; 0.704 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.772      ;
; 0.704 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6              ; iCLK         ; iCLK        ; 0.000        ; 0.245      ; 0.772      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 91.29 MHz ; 91.29 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -9.954 ; -1662.166         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.340 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; iCLK  ; -3.000 ; -1022.814                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.176     ;
; -9.917 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 11.155     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.828 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 11.050     ;
; -9.791 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 11.029     ;
; -9.773 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 11.005     ;
; -9.652 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.874     ;
; -9.647 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 10.879     ;
; -9.526 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.748     ;
; -9.515 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.753     ;
; -9.515 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.753     ;
; -9.513 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.751     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.701     ;
; -9.442 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.680     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.409 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.631     ;
; -9.389 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.627     ;
; -9.389 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.627     ;
; -9.387 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.625     ;
; -9.372 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.610     ;
; -9.298 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 10.530     ;
; -9.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 10.460     ;
; -9.177 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.399     ;
; -9.107 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.329     ;
; -9.040 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.278     ;
; -9.040 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.278     ;
; -9.038 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.276     ;
; -8.970 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.208     ;
; -8.970 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.208     ;
; -8.968 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 10.206     ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.192 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.414      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.189 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.411      ;
; -8.155 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 9.393      ;
; -8.152 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 9.390      ;
; -8.011 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 9.243      ;
; -8.008 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 9.240      ;
; -7.890 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.112      ;
; -7.887 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 9.109      ;
; -7.753 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.991      ;
; -7.753 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.991      ;
; -7.751 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.989      ;
; -7.750 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.988      ;
; -7.750 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.988      ;
; -7.748 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 8.986      ;
; -7.716 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.065     ; 8.646      ;
; -7.590 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.065     ; 8.520      ;
; -7.241 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.065     ; 8.171      ;
; -7.171 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.065     ; 8.101      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.228 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.450      ;
; -6.191 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 7.429      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.128 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 7.350      ;
; -6.091 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.243      ; 7.329      ;
; -6.047 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 7.279      ;
; -5.954 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.065     ; 6.884      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.847      ;
; 0.340 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.847      ;
; 0.341 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.849      ;
; 0.342 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.850      ;
; 0.342 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.849      ;
; 0.342 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.849      ;
; 0.343 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.851      ;
; 0.343 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.850      ;
; 0.344 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.852      ;
; 0.344 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.852      ;
; 0.345 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.852      ;
; 0.346 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.854      ;
; 0.348 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.856      ;
; 0.350 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 0.858      ;
; 0.354 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.554      ;
; 0.356 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.557      ;
; 0.376 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.883      ;
; 0.378 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 0.885      ;
; 0.463 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][6]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][6]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.665      ;
; 0.482 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.683      ;
; 0.482 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.683      ;
; 0.482 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.682      ;
; 0.483 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.683      ;
; 0.501 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.009      ;
; 0.503 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.011      ;
; 0.508 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.709      ;
; 0.508 ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.709      ;
; 0.509 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.710      ;
; 0.509 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.710      ;
; 0.509 ; PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.710      ;
; 0.510 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.018      ;
; 0.510 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.711      ;
; 0.512 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.020      ;
; 0.512 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.714      ;
; 0.514 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.715      ;
; 0.528 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.729      ;
; 0.529 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.730      ;
; 0.531 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.732      ;
; 0.535 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.043      ;
; 0.537 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.045      ;
; 0.563 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.070      ;
; 0.565 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.072      ;
; 0.570 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.078      ;
; 0.571 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.079      ;
; 0.571 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.078      ;
; 0.572 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.080      ;
; 0.573 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.339      ; 1.081      ;
; 0.573 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.080      ;
; 0.578 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe57                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.779      ;
; 0.586 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[11]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe35                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.787      ;
; 0.594 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.101      ;
; 0.595 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe38                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.796      ;
; 0.596 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.103      ;
; 0.597 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][7]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][7]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.799      ;
; 0.602 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe5                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.803      ;
; 0.606 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.807      ;
; 0.616 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.817      ;
; 0.616 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.123      ;
; 0.616 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[6]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe20                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.817      ;
; 0.618 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.338      ; 1.125      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.619 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.673      ;
; 0.620 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.674      ;
; 0.620 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.674      ;
; 0.622 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe54                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.823      ;
; 0.623 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 0.823      ;
; 0.625 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.826      ;
; 0.627 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.681      ;
; 0.627 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.681      ;
; 0.629 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe39                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.827      ;
; 0.630 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe6                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.828      ;
; 0.630 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.684      ;
; 0.630 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.684      ;
; 0.631 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe53                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.829      ;
; 0.631 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[14]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe45                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.829      ;
; 0.632 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[3]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe12                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.830      ;
; 0.632 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[10]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe33                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.830      ;
; 0.634 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[7]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe24                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.832      ;
; 0.637 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[8]  ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.878      ;
; 0.638 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[15] ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.094      ; 0.901      ;
; 0.639 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.693      ;
; 0.639 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.693      ;
; 0.648 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.702      ;
; 0.648 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6              ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.702      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -6.018 ; -779.163          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.172 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; iCLK  ; -3.000 ; -695.684                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -6.018 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.141      ;
; -5.997 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 7.130      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.943 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 7.066      ;
; -5.922 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.144      ; 7.053      ;
; -5.922 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 7.055      ;
; -5.863 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.986      ;
; -5.847 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.144      ; 6.978      ;
; -5.788 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.911      ;
; -5.766 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.899      ;
; -5.765 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.898      ;
; -5.764 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.897      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.712 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.835      ;
; -5.691 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.824      ;
; -5.691 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.824      ;
; -5.690 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.823      ;
; -5.689 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.822      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.656 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.779      ;
; -5.635 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.768      ;
; -5.616 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.144      ; 6.747      ;
; -5.560 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.144      ; 6.691      ;
; -5.557 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.680      ;
; -5.501 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.136      ; 6.624      ;
; -5.460 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.593      ;
; -5.459 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.592      ;
; -5.458 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.591      ;
; -5.404 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.537      ;
; -5.403 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.536      ;
; -5.402 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.535      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.856 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.980      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.846 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.970      ;
; -4.835 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.969      ;
; -4.825 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.959      ;
; -4.760 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.145      ; 5.892      ;
; -4.750 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.145      ; 5.882      ;
; -4.701 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.825      ;
; -4.691 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][2]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 5.815      ;
; -4.605 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][19] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.041     ; 5.551      ;
; -4.604 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.738      ;
; -4.603 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.737      ;
; -4.602 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.736      ;
; -4.594 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.728      ;
; -4.593 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.727      ;
; -4.592 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][14] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][0]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 5.726      ;
; -4.530 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][18] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.041     ; 5.476      ;
; -4.299 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][16] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.041     ; 5.245      ;
; -4.243 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][17] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.041     ; 5.189      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.575 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.699      ;
; -3.554 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 4.688      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][11] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][10] ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][7]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][6]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][5]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][4]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.534 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][3]  ; iCLK         ; iCLK        ; 1.000        ; 0.137      ; 4.658      ;
; -3.513 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][13] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][8]  ; iCLK         ; iCLK        ; 1.000        ; 0.147      ; 4.647      ;
; -3.479 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][12] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][9]  ; iCLK         ; iCLK        ; 1.000        ; 0.145      ; 4.611      ;
; -3.443 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][15] ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][1]  ; iCLK         ; iCLK        ; 1.000        ; -0.040     ; 4.390      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.496      ;
; 0.177 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.501      ;
; 0.180 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.504      ;
; 0.181 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.505      ;
; 0.181 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.507      ;
; 0.182 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.509      ;
; 0.184 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.508      ;
; 0.199 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.525      ;
; 0.200 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.524      ;
; 0.204 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.327      ;
; 0.268 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][6]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][6]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.595      ;
; 0.271 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.594      ;
; 0.272 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.597      ;
; 0.273 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.596      ;
; 0.278 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.606      ;
; 0.282 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.605      ;
; 0.301 ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_4                              ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][0]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.629      ;
; 0.304 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.629      ;
; 0.304 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.628      ;
; 0.305 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.628      ;
; 0.305 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.633      ;
; 0.308 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.632      ;
; 0.312 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.638      ;
; 0.313 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.637      ;
; 0.316 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                           ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.438      ;
; 0.330 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[11]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe35                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.657      ;
; 0.332 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe38                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.656      ;
; 0.335 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe57                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.456      ;
; 0.335 ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][7]                                                           ; SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[1][7]                                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.456      ;
; 0.337 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe5                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.458      ;
; 0.342 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.462      ;
; 0.342 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.668      ;
; 0.343 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]   ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a2~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.667      ;
; 0.344 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[6]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe20                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.465      ;
; 0.346 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.466      ;
; 0.350 ; MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe54                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.470      ;
; 0.353 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]     ; MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                             ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.473      ;
; 0.363 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[12]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe39                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.482      ;
; 0.365 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[14]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe45                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.484      ;
; 0.365 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[10]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe33                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.484      ;
; 0.365 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[1]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe6                                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.484      ;
; 0.366 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[17]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe53                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.485      ;
; 0.367 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[7]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe24                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.486      ;
; 0.367 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.394      ;
; 0.367 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.394      ;
; 0.368 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[3]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe12                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.487      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.368 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.395      ;
; 0.373 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[8]  ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.525      ;
; 0.374 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.401      ;
; 0.374 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.401      ;
; 0.375 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.402      ;
; 0.375 ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]     ; MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5              ; iCLK         ; iCLK        ; 0.000        ; 0.150      ; 0.402      ;
; 0.376 ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|q_b[15] ; LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_9mn:auto_generated|altsyncram_qn81:altsyncram2|ram_block3a8~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.542      ;
; 0.378 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[9]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe30                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.497      ;
; 0.378 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[4]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe15                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.497      ;
; 0.379 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[16]                                      ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe51                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.498      ;
; 0.379 ; MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|dffe8a[8]                                       ; PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe27                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.035      ; 0.498      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.404   ; 0.172 ; N/A      ; N/A     ; -3.000              ;
;  iCLK            ; -11.404   ; 0.172 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1886.301 ; 0.0   ; 0.0      ; 0.0     ; -1029.886           ;
;  iCLK            ; -1886.301 ; 0.000 ; N/A      ; N/A     ; -1029.886           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDATA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iDATA[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iTHRESHOLD[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST_N                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDVAL                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; oDATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 8365053  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 8365053  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 719   ; 719  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 340   ; 340  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iDATA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDVAL         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oDATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iDATA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDATA[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iDVAL         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST_N        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iTHRESHOLD[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oDATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Wed May 16 17:53:23 2018
Info: Command: quartus_sta sobel -c sobel
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK iCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.404           -1886.301 iCLK 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1029.886 iCLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.954           -1662.166 iCLK 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1022.814 iCLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.018            -779.163 iCLK 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -695.684 iCLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Wed May 16 17:53:26 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


