
smart_store_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000588  08008b88  08008b88  00009b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009110  08009110  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009110  08009110  0000a110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009118  08009118  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009118  08009118  0000a118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800911c  0800911c  0000a11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009120  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c20  2000006c  0800918c  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c8c  0800918c  0000bc8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010505  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002732  00000000  00000000  0001b5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  0001dcd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c14  00000000  00000000  0001ec58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001911d  00000000  00000000  0001f86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001195c  00000000  00000000  00038989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cf5c  00000000  00000000  0004a2e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7241  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005318  00000000  00000000  000e7284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000ec59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b6c 	.word	0x08008b6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08008b6c 	.word	0x08008b6c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <DWT_Delay_Init>:
 *      Author: IoT Main
 */

#include "DHT.h"
uint32_t DWT_Delay_Init(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000f58:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <DWT_Delay_Init+0x58>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	4a13      	ldr	r2, [pc, #76]	@ (8000fac <DWT_Delay_Init+0x58>)
 8000f5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f62:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000f64:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <DWT_Delay_Init+0x58>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a10      	ldr	r2, [pc, #64]	@ (8000fac <DWT_Delay_Init+0x58>)
 8000f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f6e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f76:	f023 0301 	bic.w	r3, r3, #1
 8000f7a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000f88:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000f8e:	bf00      	nop
  __ASM volatile ("NOP");
 8000f90:	bf00      	nop
  __ASM volatile ("NOP");
 8000f92:	bf00      	nop

  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <DWT_Delay_Init+0x5c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <DWT_Delay_Init+0x4c>
  {
 	return 0; /*clock cycle counter started*/
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	e000      	b.n	8000fa2 <DWT_Delay_Init+0x4e>
  }
  else
  {
  	return 1; /*clock cycle counter not started*/
 8000fa0:	2301      	movs	r3, #1
  }

}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000edf0 	.word	0xe000edf0
 8000fb0:	e0001000 	.word	0xe0001000

08000fb4 <DWT_Delay_us>:

void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff4 <DWT_Delay_us+0x40>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000fc2:	f003 faed 	bl	80045a0 <HAL_RCC_GetHCLKFreq>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff8 <DWT_Delay_us+0x44>)
 8000fca:	fba2 2303 	umull	r2, r3, r2, r3
 8000fce:	0c9b      	lsrs	r3, r3, #18
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	fb02 f303 	mul.w	r3, r2, r3
 8000fd6:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000fd8:	bf00      	nop
 8000fda:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <DWT_Delay_us+0x40>)
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	1ad2      	subs	r2, r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d3f8      	bcc.n	8000fda <DWT_Delay_us+0x26>
}
 8000fe8:	bf00      	nop
 8000fea:	bf00      	nop
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	e0001000 	.word	0xe0001000
 8000ff8:	431bde83 	.word	0x431bde83

08000ffc <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	460b      	mov	r3, r1
 8001006:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	4619      	mov	r1, r3
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f002 fc7a 	bl	8003924 <HAL_GPIO_Init>
}
 8001030:	bf00      	nop
 8001032:	3720      	adds	r7, #32
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001054:	887b      	ldrh	r3, [r7, #2]
 8001056:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001058:	2300      	movs	r3, #0
 800105a:	613b      	str	r3, [r7, #16]
	//GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	4619      	mov	r1, r3
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f002 fc5e 	bl	8003924 <HAL_GPIO_Init>
}
 8001068:	bf00      	nop
 800106a:	3720      	adds	r7, #32
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <DHT11_Init>:

/*********************************** DHT11 FUNCTIONS ********************************************/

void DHT11_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 8001074:	f7ff ff6e 	bl	8000f54 <DWT_Delay_Init>
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 8001078:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800107c:	4807      	ldr	r0, [pc, #28]	@ (800109c <DHT11_Init+0x2c>)
 800107e:	f7ff ffbd 	bl	8000ffc <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001088:	4804      	ldr	r0, [pc, #16]	@ (800109c <DHT11_Init+0x2c>)
 800108a:	f002 fde7 	bl	8003c5c <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800108e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001092:	f001 fec1 	bl	8002e18 <HAL_Delay>
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40020800 	.word	0x40020800

080010a0 <DHT11_Start>:

void DHT11_Start (void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80010a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010a8:	4811      	ldr	r0, [pc, #68]	@ (80010f0 <DHT11_Start+0x50>)
 80010aa:	f7ff ffa7 	bl	8000ffc <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80010ae:	2201      	movs	r2, #1
 80010b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010b4:	480e      	ldr	r0, [pc, #56]	@ (80010f0 <DHT11_Start+0x50>)
 80010b6:	f002 fdd1 	bl	8003c5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010c0:	480b      	ldr	r0, [pc, #44]	@ (80010f0 <DHT11_Start+0x50>)
 80010c2:	f002 fdcb 	bl	8003c5c <HAL_GPIO_WritePin>
	DWT_Delay_us(18000);
 80010c6:	f244 6050 	movw	r0, #18000	@ 0x4650
 80010ca:	f7ff ff73 	bl	8000fb4 <DWT_Delay_us>
	//delay_us (18000);   // wait for 18ms
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 80010ce:	2201      	movs	r2, #1
 80010d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010d4:	4806      	ldr	r0, [pc, #24]	@ (80010f0 <DHT11_Start+0x50>)
 80010d6:	f002 fdc1 	bl	8003c5c <HAL_GPIO_WritePin>
	DWT_Delay_us(20);
 80010da:	2014      	movs	r0, #20
 80010dc:	f7ff ff6a 	bl	8000fb4 <DWT_Delay_us>
	//delay_us (20);   // wait for 20us
	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 80010e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <DHT11_Start+0x50>)
 80010e6:	f7ff ffa7 	bl	8001038 <Set_Pin_Input>
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40020800 	.word	0x40020800

080010f4 <DHT11_Stop>:

void DHT11_Stop (void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 80010f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010fc:	4805      	ldr	r0, [pc, #20]	@ (8001114 <DHT11_Stop+0x20>)
 80010fe:	f7ff ff7d 	bl	8000ffc <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001102:	2201      	movs	r2, #1
 8001104:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <DHT11_Stop+0x20>)
 800110a:	f002 fda7 	bl	8003c5c <HAL_GPIO_WritePin>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40020800 	.word	0x40020800

08001118 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response (void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	71fb      	strb	r3, [r7, #7]

	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001122:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001126:	4812      	ldr	r0, [pc, #72]	@ (8001170 <DHT11_Check_Response+0x58>)
 8001128:	f002 fd80 	bl	8003c2c <HAL_GPIO_ReadPin>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d10f      	bne.n	8001152 <DHT11_Check_Response+0x3a>
	{
		DWT_Delay_us(80);
 8001132:	2050      	movs	r0, #80	@ 0x50
 8001134:	f7ff ff3e 	bl	8000fb4 <DWT_Delay_us>
		//delay_us (80);
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001138:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <DHT11_Check_Response+0x58>)
 800113e:	f002 fd75 	bl	8003c2c <HAL_GPIO_ReadPin>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <DHT11_Check_Response+0x36>
 8001148:	2301      	movs	r3, #1
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	e001      	b.n	8001152 <DHT11_Check_Response+0x3a>
		else Response = -1; // 255
 800114e:	23ff      	movs	r3, #255	@ 0xff
 8001150:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8001152:	bf00      	nop
 8001154:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001158:	4805      	ldr	r0, [pc, #20]	@ (8001170 <DHT11_Check_Response+0x58>)
 800115a:	f002 fd67 	bl	8003c2c <HAL_GPIO_ReadPin>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f7      	bne.n	8001154 <DHT11_Check_Response+0x3c>

	return Response;
 8001164:	79fb      	ldrb	r3, [r7, #7]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40020800 	.word	0x40020800

08001174 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 800117a:	2300      	movs	r3, #0
 800117c:	71bb      	strb	r3, [r7, #6]
 800117e:	e03a      	b.n	80011f6 <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 8001180:	bf00      	nop
 8001182:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001186:	4820      	ldr	r0, [pc, #128]	@ (8001208 <DHT11_Read+0x94>)
 8001188:	f002 fd50 	bl	8003c2c <HAL_GPIO_ReadPin>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d0f7      	beq.n	8001182 <DHT11_Read+0xe>
		DWT_Delay_us(40);
 8001192:	2028      	movs	r0, #40	@ 0x28
 8001194:	f7ff ff0e 	bl	8000fb4 <DWT_Delay_us>
		//delay_us (40);   // wait for 40 us
		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001198:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800119c:	481a      	ldr	r0, [pc, #104]	@ (8001208 <DHT11_Read+0x94>)
 800119e:	f002 fd45 	bl	8003c2c <HAL_GPIO_ReadPin>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d10e      	bne.n	80011c6 <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 80011a8:	79bb      	ldrb	r3, [r7, #6]
 80011aa:	f1c3 0307 	rsb	r3, r3, #7
 80011ae:	2201      	movs	r2, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	b25b      	sxtb	r3, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	b25a      	sxtb	r2, r3
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	4013      	ands	r3, r2
 80011c0:	b25b      	sxtb	r3, r3
 80011c2:	71fb      	strb	r3, [r7, #7]
 80011c4:	e00b      	b.n	80011de <DHT11_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 80011c6:	79bb      	ldrb	r3, [r7, #6]
 80011c8:	f1c3 0307 	rsb	r3, r3, #7
 80011cc:	2201      	movs	r2, #1
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	b25a      	sxtb	r2, r3
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	4313      	orrs	r3, r2
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 80011de:	bf00      	nop
 80011e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011e4:	4808      	ldr	r0, [pc, #32]	@ (8001208 <DHT11_Read+0x94>)
 80011e6:	f002 fd21 	bl	8003c2c <HAL_GPIO_ReadPin>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f7      	bne.n	80011e0 <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 80011f0:	79bb      	ldrb	r3, [r7, #6]
 80011f2:	3301      	adds	r3, #1
 80011f4:	71bb      	strb	r3, [r7, #6]
 80011f6:	79bb      	ldrb	r3, [r7, #6]
 80011f8:	2b07      	cmp	r3, #7
 80011fa:	d9c1      	bls.n	8001180 <DHT11_Read+0xc>
	}
	return i;
 80011fc:	79fb      	ldrb	r3, [r7, #7]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40020800 	.word	0x40020800

0800120c <DHT11_readData>:

DHT11_TypeDef DHT11_readData()
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	DHT11_TypeDef dht11;
	DHT11_Start();
 8001214:	f7ff ff44 	bl	80010a0 <DHT11_Start>
	if ((dht11.status = DHT11_Check_Response()) < 0) return dht11;
 8001218:	f7ff ff7e 	bl	8001118 <DHT11_Check_Response>
 800121c:	4603      	mov	r3, r0
 800121e:	737b      	strb	r3, [r7, #13]
	dht11.rh_byte1 = DHT11_Read ();
 8001220:	f7ff ffa8 	bl	8001174 <DHT11_Read>
 8001224:	4603      	mov	r3, r0
 8001226:	723b      	strb	r3, [r7, #8]
	dht11.rh_byte2 = DHT11_Read ();
 8001228:	f7ff ffa4 	bl	8001174 <DHT11_Read>
 800122c:	4603      	mov	r3, r0
 800122e:	727b      	strb	r3, [r7, #9]
	dht11.temp_byte1 = DHT11_Read ();
 8001230:	f7ff ffa0 	bl	8001174 <DHT11_Read>
 8001234:	4603      	mov	r3, r0
 8001236:	72bb      	strb	r3, [r7, #10]
	dht11.temp_byte2 = DHT11_Read ();
 8001238:	f7ff ff9c 	bl	8001174 <DHT11_Read>
 800123c:	4603      	mov	r3, r0
 800123e:	72fb      	strb	r3, [r7, #11]
	dht11.checksum = DHT11_Read();
 8001240:	f7ff ff98 	bl	8001174 <DHT11_Read>
 8001244:	4603      	mov	r3, r0
 8001246:	733b      	strb	r3, [r7, #12]
	DHT11_Stop();
 8001248:	f7ff ff54 	bl	80010f4 <DHT11_Stop>
	return dht11;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	461a      	mov	r2, r3
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	6010      	str	r0, [r2, #0]
 8001258:	889b      	ldrh	r3, [r3, #4]
 800125a:	8093      	strh	r3, [r2, #4]
}
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
 8001270:	807b      	strh	r3, [r7, #2]
    *length = 0;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8001278:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800127c:	2100      	movs	r1, #0
 800127e:	68b8      	ldr	r0, [r7, #8]
 8001280:	f005 fc8a 	bl	8006b98 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8001284:	f240 4202 	movw	r2, #1026	@ 0x402
 8001288:	2100      	movs	r1, #0
 800128a:	4826      	ldr	r0, [pc, #152]	@ (8001324 <esp_at_command+0xc0>)
 800128c:	f005 fc84 	bl	8006b98 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f7fe ffaf 	bl	80001f4 <strlen>
 8001296:	4603      	mov	r3, r0
 8001298:	b29a      	uxth	r2, r3
 800129a:	2364      	movs	r3, #100	@ 0x64
 800129c:	68f9      	ldr	r1, [r7, #12]
 800129e:	4822      	ldr	r0, [pc, #136]	@ (8001328 <esp_at_command+0xc4>)
 80012a0:	f004 f9a2 	bl	80055e8 <HAL_UART_Transmit>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d032      	beq.n	8001310 <esp_at_command+0xac>
        return -1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	e035      	b.n	800131c <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 80012b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <esp_at_command+0xc0>)
 80012b2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80012b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80012ba:	d302      	bcc.n	80012c2 <esp_at_command+0x5e>
            return -2;
 80012bc:	f06f 0301 	mvn.w	r3, #1
 80012c0:	e02c      	b.n	800131c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 80012c2:	491a      	ldr	r1, [pc, #104]	@ (800132c <esp_at_command+0xc8>)
 80012c4:	4817      	ldr	r0, [pc, #92]	@ (8001324 <esp_at_command+0xc0>)
 80012c6:	f005 fceb 	bl	8006ca0 <strstr>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <esp_at_command+0x72>
            return -3;
 80012d0:	f06f 0302 	mvn.w	r3, #2
 80012d4:	e022      	b.n	800131c <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 80012d6:	4916      	ldr	r1, [pc, #88]	@ (8001330 <esp_at_command+0xcc>)
 80012d8:	4812      	ldr	r0, [pc, #72]	@ (8001324 <esp_at_command+0xc0>)
 80012da:	f005 fce1 	bl	8006ca0 <strstr>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00e      	beq.n	8001302 <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <esp_at_command+0xc0>)
 80012e6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80012ea:	461a      	mov	r2, r3
 80012ec:	490d      	ldr	r1, [pc, #52]	@ (8001324 <esp_at_command+0xc0>)
 80012ee:	68b8      	ldr	r0, [r7, #8]
 80012f0:	f005 fd67 	bl	8006dc2 <memcpy>
            *length = cb_data.length;
 80012f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <esp_at_command+0xc0>)
 80012f6:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	801a      	strh	r2, [r3, #0]
            return 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	e00c      	b.n	800131c <esp_at_command+0xb8>
        }
        time_out -= 10;
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	3b0a      	subs	r3, #10
 8001306:	b29b      	uxth	r3, r3
 8001308:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 800130a:	200a      	movs	r0, #10
 800130c:	f001 fd84 	bl	8002e18 <HAL_Delay>
    while(time_out > 0)
 8001310:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001314:	2b00      	cmp	r3, #0
 8001316:	dccb      	bgt.n	80012b0 <esp_at_command+0x4c>
    }
    return -4;
 8001318:	f06f 0303 	mvn.w	r3, #3
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004d0 	.word	0x200004d0
 8001328:	20000a88 	.word	0x20000a88
 800132c:	08008b88 	.word	0x08008b88
 8001330:	08008b90 	.word	0x08008b90

08001334 <esp_reset>:

static int esp_reset(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 800133e:	1dba      	adds	r2, r7, #6
 8001340:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001344:	4909      	ldr	r1, [pc, #36]	@ (800136c <esp_reset+0x38>)
 8001346:	480a      	ldr	r0, [pc, #40]	@ (8001370 <esp_reset+0x3c>)
 8001348:	f7ff ff8c 	bl	8001264 <esp_at_command>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d002      	beq.n	8001358 <esp_reset+0x24>
    {
    	return -1;
 8001352:	f04f 33ff 	mov.w	r3, #4294967295
 8001356:	e004      	b.n	8001362 <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8001358:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800135c:	f001 fd5c 	bl	8002e18 <HAL_Delay>
    return 0;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000098 	.word	0x20000098
 8001370:	08008b94 	.word	0x08008b94

08001374 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 8001382:	f107 020a 	add.w	r2, r7, #10
 8001386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138a:	492d      	ldr	r1, [pc, #180]	@ (8001440 <request_ip_addr+0xcc>)
 800138c:	482d      	ldr	r0, [pc, #180]	@ (8001444 <request_ip_addr+0xd0>)
 800138e:	f7ff ff69 	bl	8001264 <esp_at_command>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8001398:	482b      	ldr	r0, [pc, #172]	@ (8001448 <request_ip_addr+0xd4>)
 800139a:	f005 fafb 	bl	8006994 <puts>
 800139e:	e049      	b.n	8001434 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 80013a0:	492a      	ldr	r1, [pc, #168]	@ (800144c <request_ip_addr+0xd8>)
 80013a2:	4827      	ldr	r0, [pc, #156]	@ (8001440 <request_ip_addr+0xcc>)
 80013a4:	f005 fc20 	bl	8006be8 <strtok>
 80013a8:	6178      	str	r0, [r7, #20]

        if(is_debug)
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d03e      	beq.n	800142e <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	e009      	b.n	80013ca <request_ip_addr+0x56>
                printf("%c", response[i]);
 80013b6:	4a22      	ldr	r2, [pc, #136]	@ (8001440 <request_ip_addr+0xcc>)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4413      	add	r3, r2
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f005 fa8a 	bl	80068d8 <putchar>
            for(int i = 0 ; i < length ; i++)
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	3301      	adds	r3, #1
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	897b      	ldrh	r3, [r7, #10]
 80013cc:	461a      	mov	r2, r3
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4293      	cmp	r3, r2
 80013d2:	dbf0      	blt.n	80013b6 <request_ip_addr+0x42>
        }

        while(line != NULL)
 80013d4:	e02b      	b.n	800142e <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 80013d6:	491e      	ldr	r1, [pc, #120]	@ (8001450 <request_ip_addr+0xdc>)
 80013d8:	6978      	ldr	r0, [r7, #20]
 80013da:	f005 fc61 	bl	8006ca0 <strstr>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d01f      	beq.n	8001424 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 80013e4:	491b      	ldr	r1, [pc, #108]	@ (8001454 <request_ip_addr+0xe0>)
 80013e6:	6978      	ldr	r0, [r7, #20]
 80013e8:	f005 fbfe 	bl	8006be8 <strtok>
                ip = strtok(NULL, "\"");
 80013ec:	4919      	ldr	r1, [pc, #100]	@ (8001454 <request_ip_addr+0xe0>)
 80013ee:	2000      	movs	r0, #0
 80013f0:	f005 fbfa 	bl	8006be8 <strtok>
 80013f4:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 80013f6:	4918      	ldr	r1, [pc, #96]	@ (8001458 <request_ip_addr+0xe4>)
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	f7fe fef1 	bl	80001e0 <strcmp>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d00f      	beq.n	8001424 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001404:	2210      	movs	r2, #16
 8001406:	2100      	movs	r1, #0
 8001408:	4814      	ldr	r0, [pc, #80]	@ (800145c <request_ip_addr+0xe8>)
 800140a:	f005 fbc5 	bl	8006b98 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f7fe fef0 	bl	80001f4 <strlen>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	68f9      	ldr	r1, [r7, #12]
 800141a:	4810      	ldr	r0, [pc, #64]	@ (800145c <request_ip_addr+0xe8>)
 800141c:	f005 fcd1 	bl	8006dc2 <memcpy>
                    return 0;
 8001420:	2300      	movs	r3, #0
 8001422:	e009      	b.n	8001438 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8001424:	4909      	ldr	r1, [pc, #36]	@ (800144c <request_ip_addr+0xd8>)
 8001426:	2000      	movs	r0, #0
 8001428:	f005 fbde 	bl	8006be8 <strtok>
 800142c:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1d0      	bne.n	80013d6 <request_ip_addr+0x62>
        }
    }
    return -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001438:	4618      	mov	r0, r3
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000098 	.word	0x20000098
 8001444:	08008bdc 	.word	0x08008bdc
 8001448:	08008be8 	.word	0x08008be8
 800144c:	08008bd0 	.word	0x08008bd0
 8001450:	08008c08 	.word	0x08008c08
 8001454:	08008bd8 	.word	0x08008bd8
 8001458:	08008ba0 	.word	0x08008ba0
 800145c:	20000088 	.word	0x20000088

08001460 <esp_client_conn>:
int esp_client_conn()
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b092      	sub	sp, #72	@ 0x48
 8001464:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	2240      	movs	r2, #64	@ 0x40
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f005 fb92 	bl	8006b98 <memset>
  uint16_t length = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 8001478:	f107 0008 	add.w	r0, r7, #8
 800147c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001480:	4a09      	ldr	r2, [pc, #36]	@ (80014a8 <esp_client_conn+0x48>)
 8001482:	490a      	ldr	r1, [pc, #40]	@ (80014ac <esp_client_conn+0x4c>)
 8001484:	f005 fa8e 	bl	80069a4 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8001488:	1dba      	adds	r2, r7, #6
 800148a:	f107 0008 	add.w	r0, r7, #8
 800148e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001492:	4907      	ldr	r1, [pc, #28]	@ (80014b0 <esp_client_conn+0x50>)
 8001494:	f7ff fee6 	bl	8001264 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8001498:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <esp_client_conn+0x54>)
 800149a:	f000 f909 	bl	80016b0 <esp_send_data>
	return 0;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3748      	adds	r7, #72	@ 0x48
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	08008c14 	.word	0x08008c14
 80014ac:	08008c24 	.word	0x08008c24
 80014b0:	20000098 	.word	0x20000098
 80014b4:	08008c40 	.word	0x08008c40

080014b8 <esp_get_status>:
int esp_get_status()
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 80014c2:	1dba      	adds	r2, r7, #6
 80014c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c8:	4909      	ldr	r1, [pc, #36]	@ (80014f0 <esp_get_status+0x38>)
 80014ca:	480a      	ldr	r0, [pc, #40]	@ (80014f4 <esp_get_status+0x3c>)
 80014cc:	f7ff feca 	bl	8001264 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 80014d0:	4909      	ldr	r1, [pc, #36]	@ (80014f8 <esp_get_status+0x40>)
 80014d2:	4807      	ldr	r0, [pc, #28]	@ (80014f0 <esp_get_status+0x38>)
 80014d4:	f005 fbe4 	bl	8006ca0 <strstr>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <esp_get_status+0x2a>
    {
    	return 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	e001      	b.n	80014e6 <esp_get_status+0x2e>
    }
	return -1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000098 	.word	0x20000098
 80014f4:	08008c4c 	.word	0x08008c4c
 80014f8:	08008c5c 	.word	0x08008c5c

080014fc <drv_esp_init>:
int drv_esp_init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001500:	2210      	movs	r2, #16
 8001502:	2100      	movs	r1, #0
 8001504:	4806      	ldr	r0, [pc, #24]	@ (8001520 <drv_esp_init+0x24>)
 8001506:	f005 fb47 	bl	8006b98 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 800150a:	2201      	movs	r2, #1
 800150c:	4905      	ldr	r1, [pc, #20]	@ (8001524 <drv_esp_init+0x28>)
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <drv_esp_init+0x2c>)
 8001510:	f004 f8f5 	bl	80056fe <HAL_UART_Receive_IT>

    return esp_reset();
 8001514:	f7ff ff0e 	bl	8001334 <esp_reset>
 8001518:	4603      	mov	r3, r0
}
 800151a:	4618      	mov	r0, r3
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000088 	.word	0x20000088
 8001524:	200004cf 	.word	0x200004cf
 8001528:	20000a88 	.word	0x20000a88

0800152c <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b094      	sub	sp, #80	@ 0x50
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 800153c:	f107 030c 	add.w	r3, r7, #12
 8001540:	2240      	movs	r2, #64	@ 0x40
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f005 fb27 	bl	8006b98 <memset>
  if(ssid == NULL || passwd == NULL)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d002      	beq.n	8001556 <ap_conn_func+0x2a>
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 8001556:	4817      	ldr	r0, [pc, #92]	@ (80015b4 <ap_conn_func+0x88>)
 8001558:	f005 fa1c 	bl	8006994 <puts>
 800155c:	e026      	b.n	80015ac <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 800155e:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8001562:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001566:	4914      	ldr	r1, [pc, #80]	@ (80015b8 <ap_conn_func+0x8c>)
 8001568:	4814      	ldr	r0, [pc, #80]	@ (80015bc <ap_conn_func+0x90>)
 800156a:	f7ff fe7b 	bl	8001264 <esp_at_command>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d002      	beq.n	800157a <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 8001574:	4812      	ldr	r0, [pc, #72]	@ (80015c0 <ap_conn_func+0x94>)
 8001576:	f005 fa0d 	bl	8006994 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 800157a:	f107 000c 	add.w	r0, r7, #12
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4910      	ldr	r1, [pc, #64]	@ (80015c4 <ap_conn_func+0x98>)
 8001584:	f005 fa0e 	bl	80069a4 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 8001588:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 800158c:	f107 000c 	add.w	r0, r7, #12
 8001590:	f241 7370 	movw	r3, #6000	@ 0x1770
 8001594:	4908      	ldr	r1, [pc, #32]	@ (80015b8 <ap_conn_func+0x8c>)
 8001596:	f7ff fe65 	bl	8001264 <esp_at_command>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	4619      	mov	r1, r3
 80015a6:	4808      	ldr	r0, [pc, #32]	@ (80015c8 <ap_conn_func+0x9c>)
 80015a8:	f005 f984 	bl	80068b4 <iprintf>
}
 80015ac:	3750      	adds	r7, #80	@ 0x50
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	08008cc0 	.word	0x08008cc0
 80015b8:	20000098 	.word	0x20000098
 80015bc:	08008cec 	.word	0x08008cec
 80015c0:	08008cfc 	.word	0x08008cfc
 80015c4:	08008d10 	.word	0x08008d10
 80015c8:	08008d28 	.word	0x08008d28

080015cc <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a23      	ldr	r2, [pc, #140]	@ (8001668 <HAL_UART_RxCpltCallback+0x9c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d117      	bne.n	800160e <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 80015de:	4b23      	ldr	r3, [pc, #140]	@ (800166c <HAL_UART_RxCpltCallback+0xa0>)
 80015e0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80015e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015e8:	d20c      	bcs.n	8001604 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 80015ea:	4b20      	ldr	r3, [pc, #128]	@ (800166c <HAL_UART_RxCpltCallback+0xa0>)
 80015ec:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	b291      	uxth	r1, r2
 80015f4:	4a1d      	ldr	r2, [pc, #116]	@ (800166c <HAL_UART_RxCpltCallback+0xa0>)
 80015f6:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <HAL_UART_RxCpltCallback+0xa4>)
 80015fe:	7819      	ldrb	r1, [r3, #0]
 8001600:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <HAL_UART_RxCpltCallback+0xa0>)
 8001602:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8001604:	2201      	movs	r2, #1
 8001606:	491a      	ldr	r1, [pc, #104]	@ (8001670 <HAL_UART_RxCpltCallback+0xa4>)
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f004 f878 	bl	80056fe <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a18      	ldr	r2, [pc, #96]	@ (8001674 <HAL_UART_RxCpltCallback+0xa8>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d122      	bne.n	800165e <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a17      	ldr	r2, [pc, #92]	@ (800167c <HAL_UART_RxCpltCallback+0xb0>)
 800161e:	7811      	ldrb	r1, [r2, #0]
 8001620:	4a17      	ldr	r2, [pc, #92]	@ (8001680 <HAL_UART_RxCpltCallback+0xb4>)
 8001622:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8001624:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a15      	ldr	r2, [pc, #84]	@ (8001680 <HAL_UART_RxCpltCallback+0xb4>)
 800162a:	5cd3      	ldrb	r3, [r2, r3]
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b0d      	cmp	r3, #13
 8001630:	d10b      	bne.n	800164a <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <HAL_UART_RxCpltCallback+0xb4>)
 8001638:	2100      	movs	r1, #0
 800163a:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_UART_RxCpltCallback+0xb8>)
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8001642:	4b0d      	ldr	r3, [pc, #52]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e004      	b.n	8001654 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 800164a:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <HAL_UART_RxCpltCallback+0xac>)
 8001652:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 8001654:	2201      	movs	r2, #1
 8001656:	4909      	ldr	r1, [pc, #36]	@ (800167c <HAL_UART_RxCpltCallback+0xb0>)
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f004 f850 	bl	80056fe <HAL_UART_Receive_IT>
    }
}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40011400 	.word	0x40011400
 800166c:	200004d0 	.word	0x200004d0
 8001670:	200004cf 	.word	0x200004cf
 8001674:	40004400 	.word	0x40004400
 8001678:	200008d4 	.word	0x200008d4
 800167c:	200004ce 	.word	0x200004ce
 8001680:	2000049c 	.word	0x2000049c
 8001684:	20000498 	.word	0x20000498

08001688 <AiotClient_Init>:


void AiotClient_Init()
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 800168c:	4906      	ldr	r1, [pc, #24]	@ (80016a8 <AiotClient_Init+0x20>)
 800168e:	4807      	ldr	r0, [pc, #28]	@ (80016ac <AiotClient_Init+0x24>)
 8001690:	f7ff ff4c 	bl	800152c <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 8001694:	2001      	movs	r0, #1
 8001696:	f7ff fe6d 	bl	8001374 <request_ip_addr>
	esp_client_conn();
 800169a:	f7ff fee1 	bl	8001460 <esp_client_conn>
	esp_get_status();
 800169e:	f7ff ff0b 	bl	80014b8 <esp_get_status>
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	08008d88 	.word	0x08008d88
 80016ac:	08008d94 	.word	0x08008d94

080016b0 <esp_send_data>:

void esp_send_data(char *data)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b094      	sub	sp, #80	@ 0x50
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	2240      	movs	r2, #64	@ 0x40
 80016be:	2100      	movs	r1, #0
 80016c0:	4618      	mov	r0, r3
 80016c2:	f005 fa69 	bl	8006b98 <memset>
	uint16_t length = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7fe fd92 	bl	80001f4 <strlen>
 80016d0:	4602      	mov	r2, r0
 80016d2:	f107 0310 	add.w	r3, r7, #16
 80016d6:	490e      	ldr	r1, [pc, #56]	@ (8001710 <esp_send_data+0x60>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f005 f963 	bl	80069a4 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 80016de:	f107 020e 	add.w	r2, r7, #14
 80016e2:	f107 0010 	add.w	r0, r7, #16
 80016e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ea:	490a      	ldr	r1, [pc, #40]	@ (8001714 <esp_send_data+0x64>)
 80016ec:	f7ff fdba 	bl	8001264 <esp_at_command>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d107      	bne.n	8001706 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 80016f6:	f107 020e 	add.w	r2, r7, #14
 80016fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016fe:	4905      	ldr	r1, [pc, #20]	@ (8001714 <esp_send_data+0x64>)
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fdaf 	bl	8001264 <esp_at_command>
	}
}
 8001706:	bf00      	nop
 8001708:	3750      	adds	r7, #80	@ 0x50
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	08008d9c 	.word	0x08008d9c
 8001714:	20000098 	.word	0x20000098

08001718 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 800171c:	2201      	movs	r2, #1
 800171e:	4903      	ldr	r1, [pc, #12]	@ (800172c <drv_uart_init+0x14>)
 8001720:	4803      	ldr	r0, [pc, #12]	@ (8001730 <drv_uart_init+0x18>)
 8001722:	f003 ffec 	bl	80056fe <HAL_UART_Receive_IT>
    return 0;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200004ce 	.word	0x200004ce
 8001730:	20000a40 	.word	0x20000a40

08001734 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 800173c:	1d39      	adds	r1, r7, #4
 800173e:	230a      	movs	r3, #10
 8001740:	2201      	movs	r2, #1
 8001742:	4807      	ldr	r0, [pc, #28]	@ (8001760 <__io_putchar+0x2c>)
 8001744:	f003 ff50 	bl	80055e8 <HAL_UART_Transmit>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <__io_putchar+0x1e>
        return ch;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	e001      	b.n	8001756 <__io_putchar+0x22>
    return -1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000a40 	.word	0x20000a40

08001764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176e:	f001 fae1 	bl	8002d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001772:	f000 f90b 	bl	800198c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001776:	f000 fc2d 	bl	8001fd4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800177a:	f000 fbd7 	bl	8001f2c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800177e:	f000 fbff 	bl	8001f80 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001782:	f000 fb5b 	bl	8001e3c <MX_TIM4_Init>
  MX_TIM3_Init();
 8001786:	f000 fae3 	bl	8001d50 <MX_TIM3_Init>
  MX_TIM1_Init();
 800178a:	f000 f9cb 	bl	8001b24 <MX_TIM1_Init>
  MX_ADC1_Init();
 800178e:	f000 f967 	bl	8001a60 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001792:	f000 fa67 	bl	8001c64 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("Start main() - wifi\r\n");
 8001796:	4867      	ldr	r0, [pc, #412]	@ (8001934 <main+0x1d0>)
 8001798:	f005 f8fc 	bl	8006994 <puts>
  ret |= drv_uart_init();
 800179c:	f7ff ffbc 	bl	8001718 <drv_uart_init>
 80017a0:	4602      	mov	r2, r0
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	617b      	str	r3, [r7, #20]
  ret |= drv_esp_init();
 80017a8:	f7ff fea8 	bl	80014fc <drv_esp_init>
 80017ac:	4602      	mov	r2, r0
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	617b      	str	r3, [r7, #20]
  if(ret != 0)
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d004      	beq.n	80017c4 <main+0x60>
  {
	  printf("Esp response error\r\n");
 80017ba:	485f      	ldr	r0, [pc, #380]	@ (8001938 <main+0x1d4>)
 80017bc:	f005 f8ea 	bl	8006994 <puts>
	  Error_Handler();
 80017c0:	f000 ff20 	bl	8002604 <Error_Handler>
  }

  AiotClient_Init();
 80017c4:	f7ff ff60 	bl	8001688 <AiotClient_Init>

  DHT11_Init();
 80017c8:	f7ff fc52 	bl	8001070 <DHT11_Init>

  if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 80017cc:	2100      	movs	r1, #0
 80017ce:	485b      	ldr	r0, [pc, #364]	@ (800193c <main+0x1d8>)
 80017d0:	f002 ffc2 	bl	8004758 <HAL_TIM_PWM_Start>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <main+0x7a>
	  Error_Handler();
 80017da:	f000 ff13 	bl	8002604 <Error_Handler>

  if(HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 80017de:	2100      	movs	r1, #0
 80017e0:	4857      	ldr	r0, [pc, #348]	@ (8001940 <main+0x1dc>)
 80017e2:	f002 ffb9 	bl	8004758 <HAL_TIM_PWM_Start>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <main+0x8c>
	  Error_Handler();
 80017ec:	f000 ff0a 	bl	8002604 <Error_Handler>

  if(HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1) != HAL_OK)
 80017f0:	2100      	movs	r1, #0
 80017f2:	4854      	ldr	r0, [pc, #336]	@ (8001944 <main+0x1e0>)
 80017f4:	f002 ffb0 	bl	8004758 <HAL_TIM_PWM_Start>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <main+0x9e>
	  Error_Handler();
 80017fe:	f000 ff01 	bl	8002604 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    int infraredSensorData = infraredSensor();	//  
 8001802:	f000 fe35 	bl	8002470 <infraredSensor>
 8001806:	6138      	str	r0, [r7, #16]

		if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 8001808:	494f      	ldr	r1, [pc, #316]	@ (8001948 <main+0x1e4>)
 800180a:	4850      	ldr	r0, [pc, #320]	@ (800194c <main+0x1e8>)
 800180c:	f005 fa48 	bl	8006ca0 <strstr>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d01d      	beq.n	8001852 <main+0xee>
 8001816:	4b4d      	ldr	r3, [pc, #308]	@ (800194c <main+0x1e8>)
 8001818:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800181c:	3b01      	subs	r3, #1
 800181e:	4a4b      	ldr	r2, [pc, #300]	@ (800194c <main+0x1e8>)
 8001820:	5cd3      	ldrb	r3, [r2, r3]
 8001822:	2b0a      	cmp	r3, #10
 8001824:	d115      	bne.n	8001852 <main+0xee>
		{
			//?????  \r\n+IPD,15:[KSH_LIN]HELLO\n
			strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 8001826:	215b      	movs	r1, #91	@ 0x5b
 8001828:	4848      	ldr	r0, [pc, #288]	@ (800194c <main+0x1e8>)
 800182a:	f005 f9bd 	bl	8006ba8 <strchr>
 800182e:	4603      	mov	r3, r0
 8001830:	4619      	mov	r1, r3
 8001832:	4847      	ldr	r0, [pc, #284]	@ (8001950 <main+0x1ec>)
 8001834:	f005 fabd 	bl	8006db2 <strcpy>
			memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 8001838:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800183c:	2100      	movs	r1, #0
 800183e:	4843      	ldr	r0, [pc, #268]	@ (800194c <main+0x1e8>)
 8001840:	f005 f9aa 	bl	8006b98 <memset>
			cb_data.length = 0;
 8001844:	4b41      	ldr	r3, [pc, #260]	@ (800194c <main+0x1e8>)
 8001846:	2200      	movs	r2, #0
 8001848:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 800184c:	4840      	ldr	r0, [pc, #256]	@ (8001950 <main+0x1ec>)
 800184e:	f000 fc61 	bl	8002114 <esp_event>
		}
		if(rx2Flag)
 8001852:	4b40      	ldr	r3, [pc, #256]	@ (8001954 <main+0x1f0>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <main+0x106>
		{
			printf("recv2 : %s\r\n",rx2Data);
 800185c:	493e      	ldr	r1, [pc, #248]	@ (8001958 <main+0x1f4>)
 800185e:	483f      	ldr	r0, [pc, #252]	@ (800195c <main+0x1f8>)
 8001860:	f005 f828 	bl	80068b4 <iprintf>
			rx2Flag =0;
 8001864:	4b3b      	ldr	r3, [pc, #236]	@ (8001954 <main+0x1f0>)
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
		}
		if(tim3Flag1Sec)	//1 
 800186a:	4b3d      	ldr	r3, [pc, #244]	@ (8001960 <main+0x1fc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d041      	beq.n	80018f6 <main+0x192>
		{
			tim3Flag1Sec = 0;
 8001872:	4b3b      	ldr	r3, [pc, #236]	@ (8001960 <main+0x1fc>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
			if(!(tim3Sec%10)) //10 
 8001878:	4b3a      	ldr	r3, [pc, #232]	@ (8001964 <main+0x200>)
 800187a:	6819      	ldr	r1, [r3, #0]
 800187c:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <main+0x204>)
 800187e:	fba3 2301 	umull	r2, r3, r3, r1
 8001882:	08da      	lsrs	r2, r3, #3
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	1aca      	subs	r2, r1, r3
 800188e:	2a00      	cmp	r2, #0
 8001890:	d109      	bne.n	80018a6 <main+0x142>
			{
				if(esp_get_status() != 0)
 8001892:	f7ff fe11 	bl	80014b8 <esp_get_status>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d004      	beq.n	80018a6 <main+0x142>
				{
					printf("server connecting ...\r\n");
 800189c:	4833      	ldr	r0, [pc, #204]	@ (800196c <main+0x208>)
 800189e:	f005 f879 	bl	8006994 <puts>
					esp_client_conn();
 80018a2:	f7ff fddd 	bl	8001460 <esp_client_conn>
				}
			}
			printf("tim3Sec : %d\r\n",tim3Sec);
 80018a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001964 <main+0x200>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	4830      	ldr	r0, [pc, #192]	@ (8001970 <main+0x20c>)
 80018ae:	f005 f801 	bl	80068b4 <iprintf>
			if(!(tim3Sec%5)) //5 
 80018b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001964 <main+0x200>)
 80018b4:	6819      	ldr	r1, [r3, #0]
 80018b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001968 <main+0x204>)
 80018b8:	fba3 2301 	umull	r2, r3, r3, r1
 80018bc:	089a      	lsrs	r2, r3, #2
 80018be:	4613      	mov	r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4413      	add	r3, r2
 80018c4:	1aca      	subs	r2, r1, r3
 80018c6:	2a00      	cmp	r2, #0
 80018c8:	d115      	bne.n	80018f6 <main+0x192>
			{
				//dht11  
				dht11Data = DHT11_readData();
 80018ca:	1d3b      	adds	r3, r7, #4
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fc9d 	bl	800120c <DHT11_readData>
				if(dht11Data.rh_byte1 != 255)
 80018d2:	793b      	ldrb	r3, [r7, #4]
 80018d4:	2bff      	cmp	r3, #255	@ 0xff
 80018d6:	d00b      	beq.n	80018f0 <main+0x18c>
				{
					//   temp 
					sprintf(temp, "%d.%d", dht11Data.temp_byte1, dht11Data.temp_byte2);
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	461a      	mov	r2, r3
 80018dc:	79fb      	ldrb	r3, [r7, #7]
 80018de:	4925      	ldr	r1, [pc, #148]	@ (8001974 <main+0x210>)
 80018e0:	4825      	ldr	r0, [pc, #148]	@ (8001978 <main+0x214>)
 80018e2:	f005 f85f 	bl	80069a4 <siprintf>
					//   humi  
					humi = dht11Data.rh_byte1;
 80018e6:	793b      	ldrb	r3, [r7, #4]
 80018e8:	461a      	mov	r2, r3
 80018ea:	4b24      	ldr	r3, [pc, #144]	@ (800197c <main+0x218>)
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e002      	b.n	80018f6 <main+0x192>
				}
				else
					printf("DHT11 response error\r\n");
 80018f0:	4823      	ldr	r0, [pc, #140]	@ (8001980 <main+0x21c>)
 80018f2:	f005 f84f 	bl	8006994 <puts>
			}
		}

		// 
		if(infraredSensorData == 10)	//  10
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	2b0a      	cmp	r3, #10
 80018fa:	d107      	bne.n	800190c <main+0x1a8>
		{
			//  
			int pulseWidth = 1700;
 80018fc:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 8001900:	60fb      	str	r3, [r7, #12]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulseWidth - 1);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	1e5a      	subs	r2, r3, #1
 8001906:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <main+0x220>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	635a      	str	r2, [r3, #52]	@ 0x34
		}

		//   
		if(infraredSensorData == 20)	//    20
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	2b14      	cmp	r3, #20
 8001910:	d105      	bne.n	800191e <main+0x1ba>
		{
			customerCount--;
 8001912:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <main+0x224>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	3b01      	subs	r3, #1
 8001918:	4a1b      	ldr	r2, [pc, #108]	@ (8001988 <main+0x224>)
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	e771      	b.n	8001802 <main+0x9e>
		}
		else if(infraredSensorData == 30)	//    30
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	2b1e      	cmp	r3, #30
 8001922:	f47f af6e 	bne.w	8001802 <main+0x9e>
		{
			customerCount++;
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <main+0x224>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	3301      	adds	r3, #1
 800192c:	4a16      	ldr	r2, [pc, #88]	@ (8001988 <main+0x224>)
 800192e:	6013      	str	r3, [r2, #0]
  {
 8001930:	e767      	b.n	8001802 <main+0x9e>
 8001932:	bf00      	nop
 8001934:	08008dac 	.word	0x08008dac
 8001938:	08008dc4 	.word	0x08008dc4
 800193c:	20000920 	.word	0x20000920
 8001940:	200009b0 	.word	0x200009b0
 8001944:	200009f8 	.word	0x200009f8
 8001948:	08008dd8 	.word	0x08008dd8
 800194c:	200004d0 	.word	0x200004d0
 8001950:	20000af4 	.word	0x20000af4
 8001954:	20000498 	.word	0x20000498
 8001958:	2000049c 	.word	0x2000049c
 800195c:	08008de0 	.word	0x08008de0
 8001960:	20000000 	.word	0x20000000
 8001964:	20000ad0 	.word	0x20000ad0
 8001968:	cccccccd 	.word	0xcccccccd
 800196c:	08008df0 	.word	0x08008df0
 8001970:	08008e08 	.word	0x08008e08
 8001974:	08008e18 	.word	0x08008e18
 8001978:	20000ad8 	.word	0x20000ad8
 800197c:	20000ad4 	.word	0x20000ad4
 8001980:	08008e20 	.word	0x08008e20
 8001984:	20000968 	.word	0x20000968
 8001988:	20000ae4 	.word	0x20000ae4

0800198c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b094      	sub	sp, #80	@ 0x50
 8001990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001992:	f107 0320 	add.w	r3, r7, #32
 8001996:	2230      	movs	r2, #48	@ 0x30
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f005 f8fc 	bl	8006b98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a0:	f107 030c 	add.w	r3, r7, #12
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b0:	2300      	movs	r3, #0
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	4b28      	ldr	r3, [pc, #160]	@ (8001a58 <SystemClock_Config+0xcc>)
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	4a27      	ldr	r2, [pc, #156]	@ (8001a58 <SystemClock_Config+0xcc>)
 80019ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019be:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c0:	4b25      	ldr	r3, [pc, #148]	@ (8001a58 <SystemClock_Config+0xcc>)
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	60bb      	str	r3, [r7, #8]
 80019ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <SystemClock_Config+0xd0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <SystemClock_Config+0xd0>)
 80019d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <SystemClock_Config+0xd0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019e4:	607b      	str	r3, [r7, #4]
 80019e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019e8:	2301      	movs	r3, #1
 80019ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019ec:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80019f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f2:	2302      	movs	r3, #2
 80019f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019fc:	2308      	movs	r3, #8
 80019fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a00:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001a04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a06:	2304      	movs	r3, #4
 8001a08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0e:	f107 0320 	add.w	r3, r7, #32
 8001a12:	4618      	mov	r0, r3
 8001a14:	f002 f960 	bl	8003cd8 <HAL_RCC_OscConfig>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001a1e:	f000 fdf1 	bl	8002604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a22:	230f      	movs	r3, #15
 8001a24:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a26:	2302      	movs	r3, #2
 8001a28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a38:	f107 030c 	add.w	r3, r7, #12
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f002 fbc2 	bl	80041c8 <HAL_RCC_ClockConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a4a:	f000 fddb 	bl	8002604 <Error_Handler>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3750      	adds	r7, #80	@ 0x50
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40007000 	.word	0x40007000

08001a60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a66:	463b      	mov	r3, r7
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a72:	4b29      	ldr	r3, [pc, #164]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a74:	4a29      	ldr	r2, [pc, #164]	@ (8001b1c <MX_ADC1_Init+0xbc>)
 8001a76:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a78:	4b27      	ldr	r3, [pc, #156]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a7e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a80:	4b25      	ldr	r3, [pc, #148]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a86:	4b24      	ldr	r3, [pc, #144]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a8c:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a92:	4b21      	ldr	r3, [pc, #132]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8001b20 <MX_ADC1_Init+0xc0>)
 8001aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001aac:	4b1a      	ldr	r3, [pc, #104]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ab2:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001aba:	4b17      	ldr	r3, [pc, #92]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ac0:	4815      	ldr	r0, [pc, #84]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001ac2:	f001 f9cd 	bl	8002e60 <HAL_ADC_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001acc:	f000 fd9a 	bl	8002604 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	4619      	mov	r1, r3
 8001ae0:	480d      	ldr	r0, [pc, #52]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001ae2:	f001 fb4d 	bl	8003180 <HAL_ADC_ConfigChannel>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001aec:	f000 fd8a 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  sConfig.Channel = ADC_CHANNEL_2;
 8001af0:	2302      	movs	r3, #2
 8001af2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001af4:	2301      	movs	r3, #1
 8001af6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001afc:	463b      	mov	r3, r7
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <MX_ADC1_Init+0xb8>)
 8001b02:	f001 fb3d 	bl	8003180 <HAL_ADC_ConfigChannel>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001b0c:	f000 fd7a 	bl	8002604 <Error_Handler>
  }
  /* USER CODE END ADC1_Init 2 */

}
 8001b10:	bf00      	nop
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200008d8 	.word	0x200008d8
 8001b1c:	40012000 	.word	0x40012000
 8001b20:	0f000001 	.word	0x0f000001

08001b24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b096      	sub	sp, #88	@ 0x58
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b38:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
 8001b50:	611a      	str	r2, [r3, #16]
 8001b52:	615a      	str	r2, [r3, #20]
 8001b54:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	2220      	movs	r2, #32
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f005 f81b 	bl	8006b98 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b62:	4b3e      	ldr	r3, [pc, #248]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b64:	4a3e      	ldr	r2, [pc, #248]	@ (8001c60 <MX_TIM1_Init+0x13c>)
 8001b66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001b68:	4b3c      	ldr	r3, [pc, #240]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b6a:	2253      	movs	r2, #83	@ 0x53
 8001b6c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001b74:	4b39      	ldr	r3, [pc, #228]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b7c:	4b37      	ldr	r3, [pc, #220]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b82:	4b36      	ldr	r3, [pc, #216]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b34      	ldr	r3, [pc, #208]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b8e:	4833      	ldr	r0, [pc, #204]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001b90:	f002 fd3a 	bl	8004608 <HAL_TIM_Base_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b9a:	f000 fd33 	bl	8002604 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ba4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ba8:	4619      	mov	r1, r3
 8001baa:	482c      	ldr	r0, [pc, #176]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001bac:	f003 f836 	bl	8004c1c <HAL_TIM_ConfigClockSource>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001bb6:	f000 fd25 	bl	8002604 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bba:	4828      	ldr	r0, [pc, #160]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001bbc:	f002 fd73 	bl	80046a6 <HAL_TIM_PWM_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001bc6:	f000 fd1d 	bl	8002604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bd2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4820      	ldr	r0, [pc, #128]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001bda:	f003 fbe1 	bl	80053a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001be4:	f000 fd0e 	bl	8002604 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001be8:	2360      	movs	r3, #96	@ 0x60
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c00:	2300      	movs	r3, #0
 8001c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c08:	2200      	movs	r2, #0
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4813      	ldr	r0, [pc, #76]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001c0e:	f002 ff43 	bl	8004a98 <HAL_TIM_PWM_ConfigChannel>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001c18:	f000 fcf4 	bl	8002604 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c34:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4807      	ldr	r0, [pc, #28]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001c40:	f003 fc1c 	bl	800547c <HAL_TIMEx_ConfigBreakDeadTime>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001c4a:	f000 fcdb 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c4e:	4803      	ldr	r0, [pc, #12]	@ (8001c5c <MX_TIM1_Init+0x138>)
 8001c50:	f000 fdc2 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001c54:	bf00      	nop
 8001c56:	3758      	adds	r7, #88	@ 0x58
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000920 	.word	0x20000920
 8001c60:	40010000 	.word	0x40010000

08001c64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08e      	sub	sp, #56	@ 0x38
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
 8001c76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c78:	f107 0320 	add.w	r3, r7, #32
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
 8001c90:	615a      	str	r2, [r3, #20]
 8001c92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c94:	4b2d      	ldr	r3, [pc, #180]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001c96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001c9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001c9e:	2253      	movs	r2, #83	@ 0x53
 8001ca0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8001ca8:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001caa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001cae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb0:	4b26      	ldr	r3, [pc, #152]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cb6:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001cb8:	2280      	movs	r2, #128	@ 0x80
 8001cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cbc:	4823      	ldr	r0, [pc, #140]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001cbe:	f002 fca3 	bl	8004608 <HAL_TIM_Base_Init>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001cc8:	f000 fc9c 	bl	8002604 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	481c      	ldr	r0, [pc, #112]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001cda:	f002 ff9f 	bl	8004c1c <HAL_TIM_ConfigClockSource>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ce4:	f000 fc8e 	bl	8002604 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ce8:	4818      	ldr	r0, [pc, #96]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001cea:	f002 fcdc 	bl	80046a6 <HAL_TIM_PWM_Init>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001cf4:	f000 fc86 	bl	8002604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d00:	f107 0320 	add.w	r3, r7, #32
 8001d04:	4619      	mov	r1, r3
 8001d06:	4811      	ldr	r0, [pc, #68]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001d08:	f003 fb4a 	bl	80053a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001d12:	f000 fc77 	bl	8002604 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d16:	2360      	movs	r3, #96	@ 0x60
 8001d18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8001d1a:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001d1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4807      	ldr	r0, [pc, #28]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001d30:	f002 feb2 	bl	8004a98 <HAL_TIM_PWM_ConfigChannel>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001d3a:	f000 fc63 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d3e:	4803      	ldr	r0, [pc, #12]	@ (8001d4c <MX_TIM2_Init+0xe8>)
 8001d40:	f000 fd4a 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001d44:	bf00      	nop
 8001d46:	3738      	adds	r7, #56	@ 0x38
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000968 	.word	0x20000968

08001d50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08e      	sub	sp, #56	@ 0x38
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	f107 0320 	add.w	r3, r7, #32
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
 8001d7c:	615a      	str	r2, [r3, #20]
 8001d7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d80:	4b2c      	ldr	r3, [pc, #176]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001d82:	4a2d      	ldr	r2, [pc, #180]	@ (8001e38 <MX_TIM3_Init+0xe8>)
 8001d84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001d86:	4b2b      	ldr	r3, [pc, #172]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001d88:	2253      	movs	r2, #83	@ 0x53
 8001d8a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8c:	4b29      	ldr	r3, [pc, #164]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001d92:	4b28      	ldr	r3, [pc, #160]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001d94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d98:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9a:	4b26      	ldr	r3, [pc, #152]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001da0:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001da2:	2280      	movs	r2, #128	@ 0x80
 8001da4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001da6:	4823      	ldr	r0, [pc, #140]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001da8:	f002 fc2e 	bl	8004608 <HAL_TIM_Base_Init>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001db2:	f000 fc27 	bl	8002604 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001dbc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	481c      	ldr	r0, [pc, #112]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001dc4:	f002 ff2a 	bl	8004c1c <HAL_TIM_ConfigClockSource>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001dce:	f000 fc19 	bl	8002604 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001dd2:	4818      	ldr	r0, [pc, #96]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001dd4:	f002 fc67 	bl	80046a6 <HAL_TIM_PWM_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001dde:	f000 fc11 	bl	8002604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dea:	f107 0320 	add.w	r3, r7, #32
 8001dee:	4619      	mov	r1, r3
 8001df0:	4810      	ldr	r0, [pc, #64]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001df2:	f003 fad5 	bl	80053a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001dfc:	f000 fc02 	bl	8002604 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e00:	2360      	movs	r3, #96	@ 0x60
 8001e02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	4619      	mov	r1, r3
 8001e16:	4807      	ldr	r0, [pc, #28]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001e18:	f002 fe3e 	bl	8004a98 <HAL_TIM_PWM_ConfigChannel>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001e22:	f000 fbef 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e26:	4803      	ldr	r0, [pc, #12]	@ (8001e34 <MX_TIM3_Init+0xe4>)
 8001e28:	f000 fcd6 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001e2c:	bf00      	nop
 8001e2e:	3738      	adds	r7, #56	@ 0x38
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	200009b0 	.word	0x200009b0
 8001e38:	40000400 	.word	0x40000400

08001e3c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08e      	sub	sp, #56	@ 0x38
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e50:	f107 0320 	add.w	r3, r7, #32
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
 8001e68:	615a      	str	r2, [r3, #20]
 8001e6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e6e:	4a2e      	ldr	r2, [pc, #184]	@ (8001f28 <MX_TIM4_Init+0xec>)
 8001e70:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001e72:	4b2c      	ldr	r3, [pc, #176]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e74:	2253      	movs	r2, #83	@ 0x53
 8001e76:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e78:	4b2a      	ldr	r3, [pc, #168]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001e7e:	4b29      	ldr	r3, [pc, #164]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e84:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e86:	4b27      	ldr	r3, [pc, #156]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e8c:	4b25      	ldr	r3, [pc, #148]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e8e:	2280      	movs	r2, #128	@ 0x80
 8001e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e92:	4824      	ldr	r0, [pc, #144]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001e94:	f002 fbb8 	bl	8004608 <HAL_TIM_Base_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001e9e:	f000 fbb1 	bl	8002604 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ea2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ea8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eac:	4619      	mov	r1, r3
 8001eae:	481d      	ldr	r0, [pc, #116]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001eb0:	f002 feb4 	bl	8004c1c <HAL_TIM_ConfigClockSource>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001eba:	f000 fba3 	bl	8002604 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ebe:	4819      	ldr	r0, [pc, #100]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001ec0:	f002 fbf1 	bl	80046a6 <HAL_TIM_PWM_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001eca:	f000 fb9b 	bl	8002604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ed6:	f107 0320 	add.w	r3, r7, #32
 8001eda:	4619      	mov	r1, r3
 8001edc:	4811      	ldr	r0, [pc, #68]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001ede:	f003 fa5f 	bl	80053a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001ee8:	f000 fb8c 	bl	8002604 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eec:	2360      	movs	r3, #96	@ 0x60
 8001eee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001ef0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ef4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	2200      	movs	r2, #0
 8001f02:	4619      	mov	r1, r3
 8001f04:	4807      	ldr	r0, [pc, #28]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001f06:	f002 fdc7 	bl	8004a98 <HAL_TIM_PWM_ConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001f10:	f000 fb78 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f14:	4803      	ldr	r0, [pc, #12]	@ (8001f24 <MX_TIM4_Init+0xe8>)
 8001f16:	f000 fc5f 	bl	80027d8 <HAL_TIM_MspPostInit>

}
 8001f1a:	bf00      	nop
 8001f1c:	3738      	adds	r7, #56	@ 0x38
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	200009f8 	.word	0x200009f8
 8001f28:	40000800 	.word	0x40000800

08001f2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f30:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f32:	4a12      	ldr	r2, [pc, #72]	@ (8001f7c <MX_USART2_UART_Init+0x50>)
 8001f34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f36:	4b10      	ldr	r3, [pc, #64]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f44:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f50:	4b09      	ldr	r3, [pc, #36]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f52:	220c      	movs	r2, #12
 8001f54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f56:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f62:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <MX_USART2_UART_Init+0x4c>)
 8001f64:	f003 faf0 	bl	8005548 <HAL_UART_Init>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f6e:	f000 fb49 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000a40 	.word	0x20000a40
 8001f7c:	40004400 	.word	0x40004400

08001f80 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f84:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	@ (8001fd0 <MX_USART6_UART_Init+0x50>)
 8001f88:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001f8c:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001f90:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f98:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fa4:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001fa6:	220c      	movs	r2, #12
 8001fa8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001faa:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001fb6:	4805      	ldr	r0, [pc, #20]	@ (8001fcc <MX_USART6_UART_Init+0x4c>)
 8001fb8:	f003 fac6 	bl	8005548 <HAL_UART_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001fc2:	f000 fb1f 	bl	8002604 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000a88 	.word	0x20000a88
 8001fd0:	40011400 	.word	0x40011400

08001fd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08a      	sub	sp, #40	@ 0x28
 8001fd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	60da      	str	r2, [r3, #12]
 8001fe8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	4b46      	ldr	r3, [pc, #280]	@ (8002108 <MX_GPIO_Init+0x134>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	4a45      	ldr	r2, [pc, #276]	@ (8002108 <MX_GPIO_Init+0x134>)
 8001ff4:	f043 0304 	orr.w	r3, r3, #4
 8001ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffa:	4b43      	ldr	r3, [pc, #268]	@ (8002108 <MX_GPIO_Init+0x134>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	f003 0304 	and.w	r3, r3, #4
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	4b3f      	ldr	r3, [pc, #252]	@ (8002108 <MX_GPIO_Init+0x134>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a3e      	ldr	r2, [pc, #248]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b3c      	ldr	r3, [pc, #240]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	4b38      	ldr	r3, [pc, #224]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a37      	ldr	r2, [pc, #220]	@ (8002108 <MX_GPIO_Init+0x134>)
 800202c:	f043 0301 	orr.w	r3, r3, #1
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b35      	ldr	r3, [pc, #212]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	4b31      	ldr	r3, [pc, #196]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a30      	ldr	r2, [pc, #192]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002048:	f043 0302 	orr.w	r3, r3, #2
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b2e      	ldr	r3, [pc, #184]	@ (8002108 <MX_GPIO_Init+0x134>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800205a:	2200      	movs	r2, #0
 800205c:	2120      	movs	r1, #32
 800205e:	482b      	ldr	r0, [pc, #172]	@ (800210c <MX_GPIO_Init+0x138>)
 8002060:	f001 fdfc 	bl	8003c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800206a:	4829      	ldr	r0, [pc, #164]	@ (8002110 <MX_GPIO_Init+0x13c>)
 800206c:	f001 fdf6 	bl	8003c5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002070:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002074:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002076:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800207a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	4619      	mov	r1, r3
 8002086:	4822      	ldr	r0, [pc, #136]	@ (8002110 <MX_GPIO_Init+0x13c>)
 8002088:	f001 fc4c 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0_EXTI0_BUTTON_Pin */
  GPIO_InitStruct.Pin = PC0_EXTI0_BUTTON_Pin;
 800208c:	2301      	movs	r3, #1
 800208e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002090:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002094:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PC0_EXTI0_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	4619      	mov	r1, r3
 80020a0:	481b      	ldr	r0, [pc, #108]	@ (8002110 <MX_GPIO_Init+0x13c>)
 80020a2:	f001 fc3f 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80020a6:	2320      	movs	r3, #32
 80020a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020aa:	2301      	movs	r3, #1
 80020ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	4813      	ldr	r0, [pc, #76]	@ (800210c <MX_GPIO_Init+0x138>)
 80020be:	f001 fc31 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80020c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020c8:	2301      	movs	r3, #1
 80020ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	4619      	mov	r1, r3
 80020da:	480d      	ldr	r0, [pc, #52]	@ (8002110 <MX_GPIO_Init+0x13c>)
 80020dc:	f001 fc22 	bl	8003924 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80020e0:	2200      	movs	r2, #0
 80020e2:	2100      	movs	r1, #0
 80020e4:	2006      	movs	r0, #6
 80020e6:	f001 fb54 	bl	8003792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020ea:	2006      	movs	r0, #6
 80020ec:	f001 fb6d 	bl	80037ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020f0:	2200      	movs	r2, #0
 80020f2:	2100      	movs	r1, #0
 80020f4:	2028      	movs	r0, #40	@ 0x28
 80020f6:	f001 fb4c 	bl	8003792 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020fa:	2028      	movs	r0, #40	@ 0x28
 80020fc:	f001 fb65 	bl	80037ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002100:	bf00      	nop
 8002102:	3728      	adds	r7, #40	@ 0x28
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000
 8002110:	40020800 	.word	0x40020800

08002114 <esp_event>:
void MX_GPIO_LED_OFF(int pin)
{
	HAL_GPIO_WritePin(LD2_GPIO_Port, pin, GPIO_PIN_RESET);
}
void esp_event(char * recvBuf)
{
 8002114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002116:	b0a1      	sub	sp, #132	@ 0x84
 8002118:	af06      	add	r7, sp, #24
 800211a:	6078      	str	r0, [r7, #4]
  int i=0;
 800211c:	2300      	movs	r3, #0
 800211e:	667b      	str	r3, [r7, #100]	@ 0x64
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8002120:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	2240      	movs	r2, #64	@ 0x40
 8002136:	2100      	movs	r1, #0
 8002138:	4618      	mov	r0, r3
 800213a:	f004 fd2d 	bl	8006b98 <memset>

  strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7fe f858 	bl	80001f4 <strlen>
 8002144:	4603      	mov	r3, r0
 8002146:	3b01      	subs	r3, #1
 8002148:	4a77      	ldr	r2, [pc, #476]	@ (8002328 <esp_event+0x214>)
 800214a:	2100      	movs	r1, #0
 800214c:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4876      	ldr	r0, [pc, #472]	@ (800232c <esp_event+0x218>)
 8002152:	f004 fbaf 	bl	80068b4 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8002156:	4976      	ldr	r1, [pc, #472]	@ (8002330 <esp_event+0x21c>)
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f004 fd45 	bl	8006be8 <strtok>
 800215e:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8002160:	e011      	b.n	8002186 <esp_event+0x72>
  {
    pArray[i] = pToken;
 8002162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	3368      	adds	r3, #104	@ 0x68
 8002168:	443b      	add	r3, r7
 800216a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800216c:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8002170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002172:	3301      	adds	r3, #1
 8002174:	667b      	str	r3, [r7, #100]	@ 0x64
 8002176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002178:	2b04      	cmp	r3, #4
 800217a:	dc08      	bgt.n	800218e <esp_event+0x7a>
      break;
    pToken = strtok(NULL,"[@]");
 800217c:	496c      	ldr	r1, [pc, #432]	@ (8002330 <esp_event+0x21c>)
 800217e:	2000      	movs	r0, #0
 8002180:	f004 fd32 	bl	8006be8 <strtok>
 8002184:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8002186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1ea      	bne.n	8002162 <esp_event+0x4e>
 800218c:	e000      	b.n	8002190 <esp_event+0x7c>
      break;
 800218e:	bf00      	nop
  }

  if(!strcmp(pArray[1], "ALLSTOP"))
 8002190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002192:	4968      	ldr	r1, [pc, #416]	@ (8002334 <esp_event+0x220>)
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe f823 	bl	80001e0 <strcmp>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d10e      	bne.n	80021be <esp_event+0xaa>
  {
	  if(!strcmp(pArray[2], "ON"))
 80021a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021a2:	4965      	ldr	r1, [pc, #404]	@ (8002338 <esp_event+0x224>)
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7fe f81b 	bl	80001e0 <strcmp>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 80ae 	beq.w	800230e <esp_event+0x1fa>
	  {
		  //    (  True)
	  }
	  else if(!strcmp(pArray[2], "OFF"))
 80021b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b4:	4961      	ldr	r1, [pc, #388]	@ (800233c <esp_event+0x228>)
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe f812 	bl	80001e0 <strcmp>
 80021bc:	e0a7      	b.n	800230e <esp_event+0x1fa>
	  {
		  //    (  false)
	  }
  }
  else if(!strcmp(pArray[1], "STATE"))
 80021be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021c0:	495f      	ldr	r1, [pc, #380]	@ (8002340 <esp_event+0x22c>)
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe f80c 	bl	80001e0 <strcmp>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d11d      	bne.n	800220a <esp_event+0xf6>
  {
	  //   
	 sprintf(sendBuf, "[%s]%s@%s@%d@%d@%d@%d@%d\n", pArray[0], pArray[1], temp, humi, ledState, lockState, customerCount, fanSpeed);
 80021ce:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 80021d0:	6d3e      	ldr	r6, [r7, #80]	@ 0x50
 80021d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002344 <esp_event+0x230>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002348 <esp_event+0x234>)
 80021d8:	6812      	ldr	r2, [r2, #0]
 80021da:	495c      	ldr	r1, [pc, #368]	@ (800234c <esp_event+0x238>)
 80021dc:	7809      	ldrb	r1, [r1, #0]
 80021de:	6039      	str	r1, [r7, #0]
 80021e0:	495b      	ldr	r1, [pc, #364]	@ (8002350 <esp_event+0x23c>)
 80021e2:	6809      	ldr	r1, [r1, #0]
 80021e4:	485b      	ldr	r0, [pc, #364]	@ (8002354 <esp_event+0x240>)
 80021e6:	6800      	ldr	r0, [r0, #0]
 80021e8:	f107 040c 	add.w	r4, r7, #12
 80021ec:	9005      	str	r0, [sp, #20]
 80021ee:	9104      	str	r1, [sp, #16]
 80021f0:	6839      	ldr	r1, [r7, #0]
 80021f2:	9103      	str	r1, [sp, #12]
 80021f4:	9202      	str	r2, [sp, #8]
 80021f6:	9301      	str	r3, [sp, #4]
 80021f8:	4b57      	ldr	r3, [pc, #348]	@ (8002358 <esp_event+0x244>)
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	4633      	mov	r3, r6
 80021fe:	462a      	mov	r2, r5
 8002200:	4956      	ldr	r1, [pc, #344]	@ (800235c <esp_event+0x248>)
 8002202:	4620      	mov	r0, r4
 8002204:	f004 fbce 	bl	80069a4 <siprintf>
 8002208:	e081      	b.n	800230e <esp_event+0x1fa>
  }
  else if(!strcmp(pArray[1], "FAN"))	//  0~1000
 800220a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800220c:	4954      	ldr	r1, [pc, #336]	@ (8002360 <esp_event+0x24c>)
 800220e:	4618      	mov	r0, r3
 8002210:	f7fd ffe6 	bl	80001e0 <strcmp>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d117      	bne.n	800224a <esp_event+0x136>
  {
	  fanSpeed = atoi(pArray[2]);
 800221a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800221c:	4618      	mov	r0, r3
 800221e:	f004 f9ff 	bl	8006620 <atoi>
 8002222:	4603      	mov	r3, r0
 8002224:	4a4b      	ldr	r2, [pc, #300]	@ (8002354 <esp_event+0x240>)
 8002226:	6013      	str	r3, [r2, #0]
	  fanControl(fanSpeed);
 8002228:	4b4a      	ldr	r3, [pc, #296]	@ (8002354 <esp_event+0x240>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f000 f8e7 	bl	8002400 <fanControl>
	  sprintf(sendBuf, "[%s]%s@%d\n", pArray[0], pArray[1], fanSpeed);
 8002232:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002234:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002236:	4b47      	ldr	r3, [pc, #284]	@ (8002354 <esp_event+0x240>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f107 000c 	add.w	r0, r7, #12
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	460b      	mov	r3, r1
 8002242:	4948      	ldr	r1, [pc, #288]	@ (8002364 <esp_event+0x250>)
 8002244:	f004 fbae 	bl	80069a4 <siprintf>
 8002248:	e061      	b.n	800230e <esp_event+0x1fa>
  }
  else if(!strcmp(pArray[1], "DHTSTATE"))	// 
 800224a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800224c:	4946      	ldr	r1, [pc, #280]	@ (8002368 <esp_event+0x254>)
 800224e:	4618      	mov	r0, r3
 8002250:	f7fd ffc6 	bl	80001e0 <strcmp>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d10d      	bne.n	8002276 <esp_event+0x162>
  {
	  sprintf(sendBuf, "[%s]%s@%s@%d\n", pArray[0], pArray[1], temp, humi);
 800225a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800225c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800225e:	4b39      	ldr	r3, [pc, #228]	@ (8002344 <esp_event+0x230>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f107 000c 	add.w	r0, r7, #12
 8002266:	9301      	str	r3, [sp, #4]
 8002268:	4b3b      	ldr	r3, [pc, #236]	@ (8002358 <esp_event+0x244>)
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	460b      	mov	r3, r1
 800226e:	493f      	ldr	r1, [pc, #252]	@ (800236c <esp_event+0x258>)
 8002270:	f004 fb98 	bl	80069a4 <siprintf>
 8002274:	e04b      	b.n	800230e <esp_event+0x1fa>
  }
  else if(!strcmp(pArray[1], "LED"))	//[]LED@pArray[2]or[State]@
 8002276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002278:	493d      	ldr	r1, [pc, #244]	@ (8002370 <esp_event+0x25c>)
 800227a:	4618      	mov	r0, r3
 800227c:	f7fd ffb0 	bl	80001e0 <strcmp>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d12e      	bne.n	80022e4 <esp_event+0x1d0>
  {
	  if(!strcmp(pArray[2], "STATE"))
 8002286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002288:	492d      	ldr	r1, [pc, #180]	@ (8002340 <esp_event+0x22c>)
 800228a:	4618      	mov	r0, r3
 800228c:	f7fd ffa8 	bl	80001e0 <strcmp>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10e      	bne.n	80022b4 <esp_event+0x1a0>
	  {
		  sprintf(sendBuf, "[%s]%s@%s@%d\n", pArray[0], pArray[1], pArray[2], ledState);
 8002296:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002298:	6d3c      	ldr	r4, [r7, #80]	@ 0x50
 800229a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800229c:	4a2a      	ldr	r2, [pc, #168]	@ (8002348 <esp_event+0x234>)
 800229e:	6812      	ldr	r2, [r2, #0]
 80022a0:	f107 000c 	add.w	r0, r7, #12
 80022a4:	9201      	str	r2, [sp, #4]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	4623      	mov	r3, r4
 80022aa:	460a      	mov	r2, r1
 80022ac:	492f      	ldr	r1, [pc, #188]	@ (800236c <esp_event+0x258>)
 80022ae:	f004 fb79 	bl	80069a4 <siprintf>
 80022b2:	e02c      	b.n	800230e <esp_event+0x1fa>
	  }
	  else
	  {
		  ledControl(atoi(pArray[2]));
 80022b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b6:	4618      	mov	r0, r3
 80022b8:	f004 f9b2 	bl	8006620 <atoi>
 80022bc:	4603      	mov	r3, r0
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 f8b8 	bl	8002434 <ledControl>
		  sprintf(sendBuf, "[%s]%s@%d\n", pArray[0], pArray[1], atoi(pArray[2]));
 80022c4:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 80022c6:	6d3d      	ldr	r5, [r7, #80]	@ 0x50
 80022c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ca:	4618      	mov	r0, r3
 80022cc:	f004 f9a8 	bl	8006620 <atoi>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f107 000c 	add.w	r0, r7, #12
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	462b      	mov	r3, r5
 80022da:	4622      	mov	r2, r4
 80022dc:	4921      	ldr	r1, [pc, #132]	@ (8002364 <esp_event+0x250>)
 80022de:	f004 fb61 	bl	80069a4 <siprintf>
 80022e2:	e014      	b.n	800230e <esp_event+0x1fa>
	  }
  }
  else if(!strncmp(pArray[1]," New conn",8))
 80022e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022e6:	2208      	movs	r2, #8
 80022e8:	4922      	ldr	r1, [pc, #136]	@ (8002374 <esp_event+0x260>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	f004 fc69 	bl	8006bc2 <strncmp>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d011      	beq.n	800231a <esp_event+0x206>
  {
//	   printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
     return;
  }
  else if(!strncmp(pArray[1]," Already log",8))
 80022f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022f8:	2208      	movs	r2, #8
 80022fa:	491f      	ldr	r1, [pc, #124]	@ (8002378 <esp_event+0x264>)
 80022fc:	4618      	mov	r0, r3
 80022fe:	f004 fc60 	bl	8006bc2 <strncmp>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10a      	bne.n	800231e <esp_event+0x20a>
  {
// 	    printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
	  esp_client_conn();
 8002308:	f7ff f8aa 	bl	8001460 <esp_client_conn>
      return;
 800230c:	e008      	b.n	8002320 <esp_event+0x20c>
  }
  else
      return;

  esp_send_data(sendBuf);
 800230e:	f107 030c 	add.w	r3, r7, #12
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff f9cc 	bl	80016b0 <esp_send_data>
 8002318:	e002      	b.n	8002320 <esp_event+0x20c>
     return;
 800231a:	bf00      	nop
 800231c:	e000      	b.n	8002320 <esp_event+0x20c>
      return;
 800231e:	bf00      	nop
//  printf("Debug send : %s\r\n",sendBuf);
}
 8002320:	376c      	adds	r7, #108	@ 0x6c
 8002322:	46bd      	mov	sp, r7
 8002324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002326:	bf00      	nop
 8002328:	20000af4 	.word	0x20000af4
 800232c:	08008e38 	.word	0x08008e38
 8002330:	08008e4c 	.word	0x08008e4c
 8002334:	08008e50 	.word	0x08008e50
 8002338:	08008e58 	.word	0x08008e58
 800233c:	08008e5c 	.word	0x08008e5c
 8002340:	08008e60 	.word	0x08008e60
 8002344:	20000ad4 	.word	0x20000ad4
 8002348:	20000ae8 	.word	0x20000ae8
 800234c:	20000af0 	.word	0x20000af0
 8002350:	20000ae4 	.word	0x20000ae4
 8002354:	20000aec 	.word	0x20000aec
 8002358:	20000ad8 	.word	0x20000ad8
 800235c:	08008e68 	.word	0x08008e68
 8002360:	08008e84 	.word	0x08008e84
 8002364:	08008e88 	.word	0x08008e88
 8002368:	08008e94 	.word	0x08008e94
 800236c:	08008ea0 	.word	0x08008ea0
 8002370:	08008eb0 	.word	0x08008eb0
 8002374:	08008eb4 	.word	0x08008eb4
 8002378:	08008ec0 	.word	0x08008ec0

0800237c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//1ms  
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	static int tim3Cnt = 0;
	tim3Cnt++;
 8002384:	4b0d      	ldr	r3, [pc, #52]	@ (80023bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	3301      	adds	r3, #1
 800238a:	4a0c      	ldr	r2, [pc, #48]	@ (80023bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 800238c:	6013      	str	r3, [r2, #0]
	if(tim3Cnt >= 1000) //1ms * 1000 = 1Sec
 800238e:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002396:	db0a      	blt.n	80023ae <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		tim3Flag1Sec = 1;
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800239a:	2201      	movs	r2, #1
 800239c:	601a      	str	r2, [r3, #0]
		tim3Sec++;
 800239e:	4b09      	ldr	r3, [pc, #36]	@ (80023c4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	3301      	adds	r3, #1
 80023a4:	4a07      	ldr	r2, [pc, #28]	@ (80023c4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80023a6:	6013      	str	r3, [r2, #0]
		tim3Cnt = 0;
 80023a8:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
	}
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000b34 	.word	0x20000b34
 80023c0:	20000000 	.word	0x20000000
 80023c4:	20000ad0 	.word	0x20000ad0

080023c8 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max) {
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	69b9      	ldr	r1, [r7, #24]
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	1a8a      	subs	r2, r1, r2
 80023e2:	fb03 f202 	mul.w	r2, r3, r2
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	1acb      	subs	r3, r1, r3
 80023ec:	fb92 f2f3 	sdiv	r2, r2, r3
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4413      	add	r3, r2
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3714      	adds	r7, #20
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <fanControl>:

void fanControl(int fanSpeed)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	if (!fanFlag)	// 0   .
 8002408:	4b08      	ldr	r3, [pc, #32]	@ (800242c <fanControl+0x2c>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	f083 0301 	eor.w	r3, r3, #1
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <fanControl+0x1e>
	{
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1, fanSpeed);
 8002416:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <fanControl+0x30>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	635a      	str	r2, [r3, #52]	@ 0x34
	}
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000af1 	.word	0x20000af1
 8002430:	200009f8 	.word	0x200009f8

08002434 <ledControl>:

void ledControl(int bright)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af02      	add	r7, sp, #8
 800243a:	6078      	str	r0, [r7, #4]
	ledState = bright;	// 
 800243c:	4a0a      	ldr	r2, [pc, #40]	@ (8002468 <ledControl+0x34>)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6013      	str	r3, [r2, #0]
	int realLedState = map(bright, 0, 100, 0, 1000);	// 
 8002442:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2300      	movs	r3, #0
 800244a:	2264      	movs	r2, #100	@ 0x64
 800244c:	2100      	movs	r1, #0
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffba 	bl	80023c8 <map>
 8002454:	60f8      	str	r0, [r7, #12]
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1, realLedState);
 8002456:	4b05      	ldr	r3, [pc, #20]	@ (800246c <ledControl+0x38>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000ae8 	.word	0x20000ae8
 800246c:	20000920 	.word	0x20000920

08002470 <infraredSensor>:

int infraredSensor(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
  {
	  float distance;
	  uint32_t sensorReadTime;
  } Data;

  Data outDoorSensor = {0.0, 0};
 8002476:	f04f 0300 	mov.w	r3, #0
 800247a:	60bb      	str	r3, [r7, #8]
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
  Data inDoorSensor  = {0.0, 0};
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	603b      	str	r3, [r7, #0]
 8002486:	2300      	movs	r3, #0
 8002488:	607b      	str	r3, [r7, #4]

   uint32_t adcValue = Read_ADC_Channel(ADC_CHANNEL_0);
 800248a:	2000      	movs	r0, #0
 800248c:	f000 f890 	bl	80025b0 <Read_ADC_Channel>
 8002490:	6178      	str	r0, [r7, #20]
   outDoorSensor.sensorReadTime = HAL_GetTick();
 8002492:	f000 fcb5 	bl	8002e00 <HAL_GetTick>
 8002496:	4603      	mov	r3, r0
 8002498:	60fb      	str	r3, [r7, #12]
   // adc chennel1   
   float voltage = (adcValue / 4095.0f) * 3.3f; // 12-bit ADC   4095
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	ee07 3a90 	vmov	s15, r3
 80024a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024a4:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80025a8 <infraredSensor+0x138>
 80024a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024ac:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80025ac <infraredSensor+0x13c>
 80024b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b4:	edc7 7a04 	vstr	s15, [r7, #16]

   // outDoorSensor   (   )
   outDoorSensor.distance = 27.86f / pow(voltage, 1.15f);
 80024b8:	6938      	ldr	r0, [r7, #16]
 80024ba:	f7fe f85d 	bl	8000578 <__aeabi_f2d>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	ed9f 1b35 	vldr	d1, [pc, #212]	@ 8002598 <infraredSensor+0x128>
 80024c6:	ec43 2b10 	vmov	d0, r2, r3
 80024ca:	f005 fbef 	bl	8007cac <pow>
 80024ce:	ec53 2b10 	vmov	r2, r3, d0
 80024d2:	a133      	add	r1, pc, #204	@ (adr r1, 80025a0 <infraredSensor+0x130>)
 80024d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024d8:	f7fe f9d0 	bl	800087c <__aeabi_ddiv>
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	4610      	mov	r0, r2
 80024e2:	4619      	mov	r1, r3
 80024e4:	f7fe fb50 	bl	8000b88 <__aeabi_d2f>
 80024e8:	4603      	mov	r3, r0
 80024ea:	60bb      	str	r3, [r7, #8]

   adcValue = Read_ADC_Channel(ADC_CHANNEL_1);
 80024ec:	2001      	movs	r0, #1
 80024ee:	f000 f85f 	bl	80025b0 <Read_ADC_Channel>
 80024f2:	6178      	str	r0, [r7, #20]
   inDoorSensor.sensorReadTime = HAL_GetTick();
 80024f4:	f000 fc84 	bl	8002e00 <HAL_GetTick>
 80024f8:	4603      	mov	r3, r0
 80024fa:	607b      	str	r3, [r7, #4]
   // adc chennel1   
   voltage = (adcValue / 4095.0f) * 3.3f; // 12-bit ADC   4095
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	ee07 3a90 	vmov	s15, r3
 8002502:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002506:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80025a8 <infraredSensor+0x138>
 800250a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800250e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80025ac <infraredSensor+0x13c>
 8002512:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002516:	edc7 7a04 	vstr	s15, [r7, #16]

   // outDoorSensor   (   )
   inDoorSensor.distance = 27.86f / pow(voltage, 1.15f);
 800251a:	6938      	ldr	r0, [r7, #16]
 800251c:	f7fe f82c 	bl	8000578 <__aeabi_f2d>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8002598 <infraredSensor+0x128>
 8002528:	ec43 2b10 	vmov	d0, r2, r3
 800252c:	f005 fbbe 	bl	8007cac <pow>
 8002530:	ec53 2b10 	vmov	r2, r3, d0
 8002534:	a11a      	add	r1, pc, #104	@ (adr r1, 80025a0 <infraredSensor+0x130>)
 8002536:	e9d1 0100 	ldrd	r0, r1, [r1]
 800253a:	f7fe f99f 	bl	800087c <__aeabi_ddiv>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4610      	mov	r0, r2
 8002544:	4619      	mov	r1, r3
 8002546:	f7fe fb1f 	bl	8000b88 <__aeabi_d2f>
 800254a:	4603      	mov	r3, r0
 800254c:	603b      	str	r3, [r7, #0]

  if(outDoorSensor.distance < 30 || inDoorSensor.distance < 30)
 800254e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002552:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002556:	eef4 7ac7 	vcmpe.f32	s15, s14
 800255a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255e:	d408      	bmi.n	8002572 <infraredSensor+0x102>
 8002560:	edd7 7a00 	vldr	s15, [r7]
 8002564:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	d501      	bpl.n	8002576 <infraredSensor+0x106>
  {
	  return 10;	//  10
 8002572:	230a      	movs	r3, #10
 8002574:	e00b      	b.n	800258e <infraredSensor+0x11e>
  }
  else if(outDoorSensor.sensorReadTime > inDoorSensor.sensorReadTime)
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	d901      	bls.n	8002582 <infraredSensor+0x112>
  {
	  return 20;	//    20
 800257e:	2314      	movs	r3, #20
 8002580:	e005      	b.n	800258e <infraredSensor+0x11e>
  }
  else if(inDoorSensor.sensorReadTime > outDoorSensor.sensorReadTime)
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	429a      	cmp	r2, r3
 8002588:	d901      	bls.n	800258e <infraredSensor+0x11e>
  {
	  return 30; 	//    30
 800258a:	231e      	movs	r3, #30
 800258c:	e7ff      	b.n	800258e <infraredSensor+0x11e>
  }
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	60000000 	.word	0x60000000
 800259c:	3ff26666 	.word	0x3ff26666
 80025a0:	00000000 	.word	0x00000000
 80025a4:	403bdc29 	.word	0x403bdc29
 80025a8:	457ff000 	.word	0x457ff000
 80025ac:	40533333 	.word	0x40533333

080025b0 <Read_ADC_Channel>:

uint32_t Read_ADC_Channel(uint32_t channel) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 80025b8:	f107 0308 	add.w	r3, r7, #8
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]

    sConfig.Channel = channel;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = 1;
 80025ca:	2301      	movs	r3, #1
 80025cc:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES; //   
 80025ce:	2300      	movs	r3, #0
 80025d0:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	4619      	mov	r1, r3
 80025d8:	4809      	ldr	r0, [pc, #36]	@ (8002600 <Read_ADC_Channel+0x50>)
 80025da:	f000 fdd1 	bl	8003180 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1); // ADC  
 80025de:	4808      	ldr	r0, [pc, #32]	@ (8002600 <Read_ADC_Channel+0x50>)
 80025e0:	f000 fc82 	bl	8002ee8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); //   
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295
 80025e8:	4805      	ldr	r0, [pc, #20]	@ (8002600 <Read_ADC_Channel+0x50>)
 80025ea:	f000 fd31 	bl	8003050 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1); //   
 80025ee:	4804      	ldr	r0, [pc, #16]	@ (8002600 <Read_ADC_Channel+0x50>)
 80025f0:	f000 fdb9 	bl	8003166 <HAL_ADC_GetValue>
 80025f4:	4603      	mov	r3, r0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	200008d8 	.word	0x200008d8

08002604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002608:	b672      	cpsid	i
}
 800260a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800260c:	bf00      	nop
 800260e:	e7fd      	b.n	800260c <Error_Handler+0x8>

08002610 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	607b      	str	r3, [r7, #4]
 800261a:	4b10      	ldr	r3, [pc, #64]	@ (800265c <HAL_MspInit+0x4c>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	4a0f      	ldr	r2, [pc, #60]	@ (800265c <HAL_MspInit+0x4c>)
 8002620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002624:	6453      	str	r3, [r2, #68]	@ 0x44
 8002626:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <HAL_MspInit+0x4c>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800262e:	607b      	str	r3, [r7, #4]
 8002630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_MspInit+0x4c>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	4a08      	ldr	r2, [pc, #32]	@ (800265c <HAL_MspInit+0x4c>)
 800263c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002640:	6413      	str	r3, [r2, #64]	@ 0x40
 8002642:	4b06      	ldr	r3, [pc, #24]	@ (800265c <HAL_MspInit+0x4c>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264a:	603b      	str	r3, [r7, #0]
 800264c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800264e:	2007      	movs	r0, #7
 8002650:	f001 f894 	bl	800377c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40023800 	.word	0x40023800

08002660 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	@ 0x28
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a17      	ldr	r2, [pc, #92]	@ (80026dc <HAL_ADC_MspInit+0x7c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d127      	bne.n	80026d2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268a:	4a15      	ldr	r2, [pc, #84]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 800268c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002690:	6453      	str	r3, [r2, #68]	@ 0x44
 8002692:	4b13      	ldr	r3, [pc, #76]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	4b0f      	ldr	r3, [pc, #60]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	4a0e      	ldr	r2, [pc, #56]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ae:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <HAL_ADC_MspInit+0x80>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80026ba:	2303      	movs	r3, #3
 80026bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026be:	2303      	movs	r3, #3
 80026c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c6:	f107 0314 	add.w	r3, r7, #20
 80026ca:	4619      	mov	r1, r3
 80026cc:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <HAL_ADC_MspInit+0x84>)
 80026ce:	f001 f929 	bl	8003924 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80026d2:	bf00      	nop
 80026d4:	3728      	adds	r7, #40	@ 0x28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40012000 	.word	0x40012000
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40020000 	.word	0x40020000

080026e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a34      	ldr	r2, [pc, #208]	@ (80027c8 <HAL_TIM_Base_MspInit+0xe0>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d10e      	bne.n	8002718 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	4a32      	ldr	r2, [pc, #200]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6453      	str	r3, [r2, #68]	@ 0x44
 800270a:	4b30      	ldr	r3, [pc, #192]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002716:	e052      	b.n	80027be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002720:	d116      	bne.n	8002750 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
 8002726:	4b29      	ldr	r3, [pc, #164]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	4a28      	ldr	r2, [pc, #160]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 800272c:	f043 0301 	orr.w	r3, r3, #1
 8002730:	6413      	str	r3, [r2, #64]	@ 0x40
 8002732:	4b26      	ldr	r3, [pc, #152]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	613b      	str	r3, [r7, #16]
 800273c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	201c      	movs	r0, #28
 8002744:	f001 f825 	bl	8003792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002748:	201c      	movs	r0, #28
 800274a:	f001 f83e 	bl	80037ca <HAL_NVIC_EnableIRQ>
}
 800274e:	e036      	b.n	80027be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a1e      	ldr	r2, [pc, #120]	@ (80027d0 <HAL_TIM_Base_MspInit+0xe8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d116      	bne.n	8002788 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	4b1b      	ldr	r3, [pc, #108]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	4a1a      	ldr	r2, [pc, #104]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002764:	f043 0302 	orr.w	r3, r3, #2
 8002768:	6413      	str	r3, [r2, #64]	@ 0x40
 800276a:	4b18      	ldr	r3, [pc, #96]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	201d      	movs	r0, #29
 800277c:	f001 f809 	bl	8003792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002780:	201d      	movs	r0, #29
 8002782:	f001 f822 	bl	80037ca <HAL_NVIC_EnableIRQ>
}
 8002786:	e01a      	b.n	80027be <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a11      	ldr	r2, [pc, #68]	@ (80027d4 <HAL_TIM_Base_MspInit+0xec>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d115      	bne.n	80027be <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002792:	2300      	movs	r3, #0
 8002794:	60bb      	str	r3, [r7, #8]
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	4a0c      	ldr	r2, [pc, #48]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 800279c:	f043 0304 	orr.w	r3, r3, #4
 80027a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027a2:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <HAL_TIM_Base_MspInit+0xe4>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	60bb      	str	r3, [r7, #8]
 80027ac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80027ae:	2200      	movs	r2, #0
 80027b0:	2100      	movs	r1, #0
 80027b2:	201e      	movs	r0, #30
 80027b4:	f000 ffed 	bl	8003792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80027b8:	201e      	movs	r0, #30
 80027ba:	f001 f806 	bl	80037ca <HAL_NVIC_EnableIRQ>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40010000 	.word	0x40010000
 80027cc:	40023800 	.word	0x40023800
 80027d0:	40000400 	.word	0x40000400
 80027d4:	40000800 	.word	0x40000800

080027d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08c      	sub	sp, #48	@ 0x30
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a49      	ldr	r2, [pc, #292]	@ (800291c <HAL_TIM_MspPostInit+0x144>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d11f      	bne.n	800283a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	4b48      	ldr	r3, [pc, #288]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a47      	ldr	r2, [pc, #284]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b45      	ldr	r3, [pc, #276]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	61bb      	str	r3, [r7, #24]
 8002814:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800281a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281c:	2302      	movs	r3, #2
 800281e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002828:	2301      	movs	r3, #1
 800282a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282c:	f107 031c 	add.w	r3, r7, #28
 8002830:	4619      	mov	r1, r3
 8002832:	483c      	ldr	r0, [pc, #240]	@ (8002924 <HAL_TIM_MspPostInit+0x14c>)
 8002834:	f001 f876 	bl	8003924 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002838:	e06b      	b.n	8002912 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM2)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002842:	d11f      	bne.n	8002884 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	4b35      	ldr	r3, [pc, #212]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284c:	4a34      	ldr	r2, [pc, #208]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6313      	str	r3, [r2, #48]	@ 0x30
 8002854:	4b32      	ldr	r3, [pc, #200]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = SERVO_Pin;
 8002860:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002866:	2302      	movs	r3, #2
 8002868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	2300      	movs	r3, #0
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002872:	2301      	movs	r3, #1
 8002874:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 031c 	add.w	r3, r7, #28
 800287a:	4619      	mov	r1, r3
 800287c:	4829      	ldr	r0, [pc, #164]	@ (8002924 <HAL_TIM_MspPostInit+0x14c>)
 800287e:	f001 f851 	bl	8003924 <HAL_GPIO_Init>
}
 8002882:	e046      	b.n	8002912 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a27      	ldr	r2, [pc, #156]	@ (8002928 <HAL_TIM_MspPostInit+0x150>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d11e      	bne.n	80028cc <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	4b23      	ldr	r3, [pc, #140]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a22      	ldr	r2, [pc, #136]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b20      	ldr	r3, [pc, #128]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028aa:	2340      	movs	r3, #64	@ 0x40
 80028ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028ba:	2302      	movs	r3, #2
 80028bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 031c 	add.w	r3, r7, #28
 80028c2:	4619      	mov	r1, r3
 80028c4:	4817      	ldr	r0, [pc, #92]	@ (8002924 <HAL_TIM_MspPostInit+0x14c>)
 80028c6:	f001 f82d 	bl	8003924 <HAL_GPIO_Init>
}
 80028ca:	e022      	b.n	8002912 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM4)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a16      	ldr	r2, [pc, #88]	@ (800292c <HAL_TIM_MspPostInit+0x154>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d11d      	bne.n	8002912 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a10      	ldr	r2, [pc, #64]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 80028e0:	f043 0302 	orr.w	r3, r3, #2
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <HAL_TIM_MspPostInit+0x148>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_fanMotor_Pin;
 80028f2:	2340      	movs	r3, #64	@ 0x40
 80028f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fe:	2300      	movs	r3, #0
 8002900:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002902:	2302      	movs	r3, #2
 8002904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM4_fanMotor_GPIO_Port, &GPIO_InitStruct);
 8002906:	f107 031c 	add.w	r3, r7, #28
 800290a:	4619      	mov	r1, r3
 800290c:	4808      	ldr	r0, [pc, #32]	@ (8002930 <HAL_TIM_MspPostInit+0x158>)
 800290e:	f001 f809 	bl	8003924 <HAL_GPIO_Init>
}
 8002912:	bf00      	nop
 8002914:	3730      	adds	r7, #48	@ 0x30
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40010000 	.word	0x40010000
 8002920:	40023800 	.word	0x40023800
 8002924:	40020000 	.word	0x40020000
 8002928:	40000400 	.word	0x40000400
 800292c:	40000800 	.word	0x40000800
 8002930:	40020400 	.word	0x40020400

08002934 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08c      	sub	sp, #48	@ 0x30
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 031c 	add.w	r3, r7, #28
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a3a      	ldr	r2, [pc, #232]	@ (8002a3c <HAL_UART_MspInit+0x108>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d134      	bne.n	80029c0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	61bb      	str	r3, [r7, #24]
 800295a:	4b39      	ldr	r3, [pc, #228]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 800295c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295e:	4a38      	ldr	r2, [pc, #224]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 8002960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002964:	6413      	str	r3, [r2, #64]	@ 0x40
 8002966:	4b36      	ldr	r3, [pc, #216]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 8002968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	4b32      	ldr	r3, [pc, #200]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	4a31      	ldr	r2, [pc, #196]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6313      	str	r3, [r2, #48]	@ 0x30
 8002982:	4b2f      	ldr	r3, [pc, #188]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800298e:	230c      	movs	r3, #12
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002992:	2302      	movs	r3, #2
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299a:	2303      	movs	r3, #3
 800299c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800299e:	2307      	movs	r3, #7
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	4619      	mov	r1, r3
 80029a8:	4826      	ldr	r0, [pc, #152]	@ (8002a44 <HAL_UART_MspInit+0x110>)
 80029aa:	f000 ffbb 	bl	8003924 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	2026      	movs	r0, #38	@ 0x26
 80029b4:	f000 feed 	bl	8003792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029b8:	2026      	movs	r0, #38	@ 0x26
 80029ba:	f000 ff06 	bl	80037ca <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80029be:	e038      	b.n	8002a32 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a20      	ldr	r2, [pc, #128]	@ (8002a48 <HAL_UART_MspInit+0x114>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d133      	bne.n	8002a32 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029d4:	f043 0320 	orr.w	r3, r3, #32
 80029d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029da:	4b19      	ldr	r3, [pc, #100]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029de:	f003 0320 	and.w	r3, r3, #32
 80029e2:	613b      	str	r3, [r7, #16]
 80029e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a14      	ldr	r2, [pc, #80]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029f0:	f043 0304 	orr.w	r3, r3, #4
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_UART_MspInit+0x10c>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_bluetooh_Pin|RX_bluetooh_Pin;
 8002a02:	23c0      	movs	r3, #192	@ 0xc0
 8002a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a12:	2308      	movs	r3, #8
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a16:	f107 031c 	add.w	r3, r7, #28
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	480b      	ldr	r0, [pc, #44]	@ (8002a4c <HAL_UART_MspInit+0x118>)
 8002a1e:	f000 ff81 	bl	8003924 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	2047      	movs	r0, #71	@ 0x47
 8002a28:	f000 feb3 	bl	8003792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002a2c:	2047      	movs	r0, #71	@ 0x47
 8002a2e:	f000 fecc 	bl	80037ca <HAL_NVIC_EnableIRQ>
}
 8002a32:	bf00      	nop
 8002a34:	3730      	adds	r7, #48	@ 0x30
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40004400 	.word	0x40004400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020000 	.word	0x40020000
 8002a48:	40011400 	.word	0x40011400
 8002a4c:	40020800 	.word	0x40020800

08002a50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a54:	bf00      	nop
 8002a56:	e7fd      	b.n	8002a54 <NMI_Handler+0x4>

08002a58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a5c:	bf00      	nop
 8002a5e:	e7fd      	b.n	8002a5c <HardFault_Handler+0x4>

08002a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a64:	bf00      	nop
 8002a66:	e7fd      	b.n	8002a64 <MemManage_Handler+0x4>

08002a68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <BusFault_Handler+0x4>

08002a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a74:	bf00      	nop
 8002a76:	e7fd      	b.n	8002a74 <UsageFault_Handler+0x4>

08002a78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a98:	bf00      	nop
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aa6:	f000 f997 	bl	8002dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}

08002aae <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PC0_EXTI0_BUTTON_Pin);
 8002ab2:	2001      	movs	r0, #1
 8002ab4:	f001 f8ec 	bl	8003c90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	bd80      	pop	{r7, pc}

08002abc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ac0:	4802      	ldr	r0, [pc, #8]	@ (8002acc <TIM2_IRQHandler+0x10>)
 8002ac2:	f001 fef9 	bl	80048b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000968 	.word	0x20000968

08002ad0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ad4:	4802      	ldr	r0, [pc, #8]	@ (8002ae0 <TIM3_IRQHandler+0x10>)
 8002ad6:	f001 feef 	bl	80048b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	200009b0 	.word	0x200009b0

08002ae4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ae8:	4802      	ldr	r0, [pc, #8]	@ (8002af4 <TIM4_IRQHandler+0x10>)
 8002aea:	f001 fee5 	bl	80048b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200009f8 	.word	0x200009f8

08002af8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002afc:	4802      	ldr	r0, [pc, #8]	@ (8002b08 <USART2_IRQHandler+0x10>)
 8002afe:	f002 fe23 	bl	8005748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000a40 	.word	0x20000a40

08002b0c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002b10:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b14:	f001 f8bc 	bl	8003c90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002b20:	4802      	ldr	r0, [pc, #8]	@ (8002b2c <USART6_IRQHandler+0x10>)
 8002b22:	f002 fe11 	bl	8005748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002b26:	bf00      	nop
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000a88 	.word	0x20000a88

08002b30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return 1;
 8002b34:	2301      	movs	r3, #1
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <_kill>:

int _kill(int pid, int sig)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b4a:	f004 f905 	bl	8006d58 <__errno>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2216      	movs	r2, #22
 8002b52:	601a      	str	r2, [r3, #0]
  return -1;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <_exit>:

void _exit (int status)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b68:	f04f 31ff 	mov.w	r1, #4294967295
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7ff ffe7 	bl	8002b40 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b72:	bf00      	nop
 8002b74:	e7fd      	b.n	8002b72 <_exit+0x12>

08002b76 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	e00a      	b.n	8002b9e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b88:	f3af 8000 	nop.w
 8002b8c:	4601      	mov	r1, r0
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	1c5a      	adds	r2, r3, #1
 8002b92:	60ba      	str	r2, [r7, #8]
 8002b94:	b2ca      	uxtb	r2, r1
 8002b96:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	617b      	str	r3, [r7, #20]
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	dbf0      	blt.n	8002b88 <_read+0x12>
  }

  return len;
 8002ba6:	687b      	ldr	r3, [r7, #4]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
 8002bc0:	e009      	b.n	8002bd6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	1c5a      	adds	r2, r3, #1
 8002bc6:	60ba      	str	r2, [r7, #8]
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe fdb2 	bl	8001734 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	dbf1      	blt.n	8002bc2 <_write+0x12>
  }
  return len;
 8002bde:	687b      	ldr	r3, [r7, #4]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3718      	adds	r7, #24
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <_close>:

int _close(int file)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c10:	605a      	str	r2, [r3, #4]
  return 0;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <_isatty>:

int _isatty(int file)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c28:	2301      	movs	r3, #1
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr

08002c36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b085      	sub	sp, #20
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c58:	4a14      	ldr	r2, [pc, #80]	@ (8002cac <_sbrk+0x5c>)
 8002c5a:	4b15      	ldr	r3, [pc, #84]	@ (8002cb0 <_sbrk+0x60>)
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c64:	4b13      	ldr	r3, [pc, #76]	@ (8002cb4 <_sbrk+0x64>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d102      	bne.n	8002c72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <_sbrk+0x64>)
 8002c6e:	4a12      	ldr	r2, [pc, #72]	@ (8002cb8 <_sbrk+0x68>)
 8002c70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c72:	4b10      	ldr	r3, [pc, #64]	@ (8002cb4 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d207      	bcs.n	8002c90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c80:	f004 f86a 	bl	8006d58 <__errno>
 8002c84:	4603      	mov	r3, r0
 8002c86:	220c      	movs	r2, #12
 8002c88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8e:	e009      	b.n	8002ca4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c90:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <_sbrk+0x64>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c96:	4b07      	ldr	r3, [pc, #28]	@ (8002cb4 <_sbrk+0x64>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	4a05      	ldr	r2, [pc, #20]	@ (8002cb4 <_sbrk+0x64>)
 8002ca0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	20020000 	.word	0x20020000
 8002cb0:	00000400 	.word	0x00000400
 8002cb4:	20000b38 	.word	0x20000b38
 8002cb8:	20000c90 	.word	0x20000c90

08002cbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cc0:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <SystemInit+0x20>)
 8002cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc6:	4a05      	ldr	r2, [pc, #20]	@ (8002cdc <SystemInit+0x20>)
 8002cc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ccc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cd0:	bf00      	nop
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8002ce0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ce4:	f7ff ffea 	bl	8002cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ce8:	480c      	ldr	r0, [pc, #48]	@ (8002d1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cea:	490d      	ldr	r1, [pc, #52]	@ (8002d20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cec:	4a0d      	ldr	r2, [pc, #52]	@ (8002d24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cf0:	e002      	b.n	8002cf8 <LoopCopyDataInit>

08002cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cf6:	3304      	adds	r3, #4

08002cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cfc:	d3f9      	bcc.n	8002cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002d28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d00:	4c0a      	ldr	r4, [pc, #40]	@ (8002d2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d04:	e001      	b.n	8002d0a <LoopFillZerobss>

08002d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d08:	3204      	adds	r2, #4

08002d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d0c:	d3fb      	bcc.n	8002d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d0e:	f004 f829 	bl	8006d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d12:	f7fe fd27 	bl	8001764 <main>
  bx  lr    
 8002d16:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8002d18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d20:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002d24:	08009120 	.word	0x08009120
  ldr r2, =_sbss
 8002d28:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002d2c:	20000c8c 	.word	0x20000c8c

08002d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d30:	e7fe      	b.n	8002d30 <ADC_IRQHandler>
	...

08002d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d38:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <HAL_Init+0x40>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002d74 <HAL_Init+0x40>)
 8002d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d44:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <HAL_Init+0x40>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a0a      	ldr	r2, [pc, #40]	@ (8002d74 <HAL_Init+0x40>)
 8002d4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d50:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <HAL_Init+0x40>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a07      	ldr	r2, [pc, #28]	@ (8002d74 <HAL_Init+0x40>)
 8002d56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d5c:	2003      	movs	r0, #3
 8002d5e:	f000 fd0d 	bl	800377c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d62:	2000      	movs	r0, #0
 8002d64:	f000 f808 	bl	8002d78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d68:	f7ff fc52 	bl	8002610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40023c00 	.word	0x40023c00

08002d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d80:	4b12      	ldr	r3, [pc, #72]	@ (8002dcc <HAL_InitTick+0x54>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b12      	ldr	r3, [pc, #72]	@ (8002dd0 <HAL_InitTick+0x58>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 fd25 	bl	80037e6 <HAL_SYSTICK_Config>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e00e      	b.n	8002dc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b0f      	cmp	r3, #15
 8002daa:	d80a      	bhi.n	8002dc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dac:	2200      	movs	r2, #0
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	f04f 30ff 	mov.w	r0, #4294967295
 8002db4:	f000 fced 	bl	8003792 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002db8:	4a06      	ldr	r2, [pc, #24]	@ (8002dd4 <HAL_InitTick+0x5c>)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	e000      	b.n	8002dc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	2000000c 	.word	0x2000000c
 8002dd4:	20000008 	.word	0x20000008

08002dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ddc:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <HAL_IncTick+0x20>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	461a      	mov	r2, r3
 8002de2:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_IncTick+0x24>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4413      	add	r3, r2
 8002de8:	4a04      	ldr	r2, [pc, #16]	@ (8002dfc <HAL_IncTick+0x24>)
 8002dea:	6013      	str	r3, [r2, #0]
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	2000000c 	.word	0x2000000c
 8002dfc:	20000b3c 	.word	0x20000b3c

08002e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return uwTick;
 8002e04:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <HAL_GetTick+0x14>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000b3c 	.word	0x20000b3c

08002e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e20:	f7ff ffee 	bl	8002e00 <HAL_GetTick>
 8002e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e30:	d005      	beq.n	8002e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e32:	4b0a      	ldr	r3, [pc, #40]	@ (8002e5c <HAL_Delay+0x44>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e3e:	bf00      	nop
 8002e40:	f7ff ffde 	bl	8002e00 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d8f7      	bhi.n	8002e40 <HAL_Delay+0x28>
  {
  }
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000000c 	.word	0x2000000c

08002e60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e033      	b.n	8002ede <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d109      	bne.n	8002e92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff fbee 	bl	8002660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	f003 0310 	and.w	r3, r3, #16
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d118      	bne.n	8002ed0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ea6:	f023 0302 	bic.w	r3, r3, #2
 8002eaa:	f043 0202 	orr.w	r2, r3, #2
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 fa96 	bl	80033e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f023 0303 	bic.w	r3, r3, #3
 8002ec6:	f043 0201 	orr.w	r2, r3, #1
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ece:	e001      	b.n	8002ed4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_ADC_Start+0x1a>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e097      	b.n	8003032 <HAL_ADC_Start+0x14a>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d018      	beq.n	8002f4a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f28:	4b45      	ldr	r3, [pc, #276]	@ (8003040 <HAL_ADC_Start+0x158>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a45      	ldr	r2, [pc, #276]	@ (8003044 <HAL_ADC_Start+0x15c>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	0c9a      	lsrs	r2, r3, #18
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f3c:	e002      	b.n	8002f44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f9      	bne.n	8002f3e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d15f      	bne.n	8003018 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d007      	beq.n	8002f8a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f82:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f96:	d106      	bne.n	8002fa6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9c:	f023 0206 	bic.w	r2, r3, #6
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	645a      	str	r2, [r3, #68]	@ 0x44
 8002fa4:	e002      	b.n	8002fac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fb4:	4b24      	ldr	r3, [pc, #144]	@ (8003048 <HAL_ADC_Start+0x160>)
 8002fb6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002fc0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 031f 	and.w	r3, r3, #31
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10f      	bne.n	8002fee <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d129      	bne.n	8003030 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002fea:	609a      	str	r2, [r3, #8]
 8002fec:	e020      	b.n	8003030 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a16      	ldr	r2, [pc, #88]	@ (800304c <HAL_ADC_Start+0x164>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d11b      	bne.n	8003030 <HAL_ADC_Start+0x148>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d114      	bne.n	8003030 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003014:	609a      	str	r2, [r3, #8]
 8003016:	e00b      	b.n	8003030 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301c:	f043 0210 	orr.w	r2, r3, #16
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003028:	f043 0201 	orr.w	r2, r3, #1
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	20000004 	.word	0x20000004
 8003044:	431bde83 	.word	0x431bde83
 8003048:	40012300 	.word	0x40012300
 800304c:	40012000 	.word	0x40012000

08003050 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306c:	d113      	bne.n	8003096 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800307c:	d10b      	bne.n	8003096 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	f043 0220 	orr.w	r2, r3, #32
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e063      	b.n	800315e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003096:	f7ff feb3 	bl	8002e00 <HAL_GetTick>
 800309a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800309c:	e021      	b.n	80030e2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a4:	d01d      	beq.n	80030e2 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d007      	beq.n	80030bc <HAL_ADC_PollForConversion+0x6c>
 80030ac:	f7ff fea8 	bl	8002e00 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d212      	bcs.n	80030e2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d00b      	beq.n	80030e2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f043 0204 	orr.w	r2, r3, #4
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e03d      	b.n	800315e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d1d6      	bne.n	800309e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0212 	mvn.w	r2, #18
 80030f8:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d123      	bne.n	800315c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003118:	2b00      	cmp	r3, #0
 800311a:	d11f      	bne.n	800315c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003122:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003126:	2b00      	cmp	r3, #0
 8003128:	d006      	beq.n	8003138 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003134:	2b00      	cmp	r3, #0
 8003136:	d111      	bne.n	800315c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003148:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d105      	bne.n	800315c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003166:	b480      	push	{r7}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x1c>
 8003198:	2302      	movs	r3, #2
 800319a:	e113      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x244>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b09      	cmp	r3, #9
 80031aa:	d925      	bls.n	80031f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68d9      	ldr	r1, [r3, #12]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	461a      	mov	r2, r3
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	3b1e      	subs	r3, #30
 80031c2:	2207      	movs	r2, #7
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43da      	mvns	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	400a      	ands	r2, r1
 80031d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68d9      	ldr	r1, [r3, #12]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	4618      	mov	r0, r3
 80031e4:	4603      	mov	r3, r0
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4403      	add	r3, r0
 80031ea:	3b1e      	subs	r3, #30
 80031ec:	409a      	lsls	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	60da      	str	r2, [r3, #12]
 80031f6:	e022      	b.n	800323e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6919      	ldr	r1, [r3, #16]
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	b29b      	uxth	r3, r3
 8003204:	461a      	mov	r2, r3
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	2207      	movs	r2, #7
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43da      	mvns	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	400a      	ands	r2, r1
 800321a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6919      	ldr	r1, [r3, #16]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	b29b      	uxth	r3, r3
 800322c:	4618      	mov	r0, r3
 800322e:	4603      	mov	r3, r0
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	4403      	add	r3, r0
 8003234:	409a      	lsls	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b06      	cmp	r3, #6
 8003244:	d824      	bhi.n	8003290 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	3b05      	subs	r3, #5
 8003258:	221f      	movs	r2, #31
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43da      	mvns	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	400a      	ands	r2, r1
 8003266:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	b29b      	uxth	r3, r3
 8003274:	4618      	mov	r0, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	3b05      	subs	r3, #5
 8003282:	fa00 f203 	lsl.w	r2, r0, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	635a      	str	r2, [r3, #52]	@ 0x34
 800328e:	e04c      	b.n	800332a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b0c      	cmp	r3, #12
 8003296:	d824      	bhi.n	80032e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	3b23      	subs	r3, #35	@ 0x23
 80032aa:	221f      	movs	r2, #31
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	43da      	mvns	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	400a      	ands	r2, r1
 80032b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	4618      	mov	r0, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	4613      	mov	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4413      	add	r3, r2
 80032d2:	3b23      	subs	r3, #35	@ 0x23
 80032d4:	fa00 f203 	lsl.w	r2, r0, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	631a      	str	r2, [r3, #48]	@ 0x30
 80032e0:	e023      	b.n	800332a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	3b41      	subs	r3, #65	@ 0x41
 80032f4:	221f      	movs	r2, #31
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	400a      	ands	r2, r1
 8003302:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	b29b      	uxth	r3, r3
 8003310:	4618      	mov	r0, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	3b41      	subs	r3, #65	@ 0x41
 800331e:	fa00 f203 	lsl.w	r2, r0, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	430a      	orrs	r2, r1
 8003328:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800332a:	4b29      	ldr	r3, [pc, #164]	@ (80033d0 <HAL_ADC_ConfigChannel+0x250>)
 800332c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a28      	ldr	r2, [pc, #160]	@ (80033d4 <HAL_ADC_ConfigChannel+0x254>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d10f      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x1d8>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b12      	cmp	r3, #18
 800333e:	d10b      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a1d      	ldr	r2, [pc, #116]	@ (80033d4 <HAL_ADC_ConfigChannel+0x254>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d12b      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x23a>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <HAL_ADC_ConfigChannel+0x258>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d003      	beq.n	8003374 <HAL_ADC_ConfigChannel+0x1f4>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2b11      	cmp	r3, #17
 8003372:	d122      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a11      	ldr	r2, [pc, #68]	@ (80033d8 <HAL_ADC_ConfigChannel+0x258>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d111      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003396:	4b11      	ldr	r3, [pc, #68]	@ (80033dc <HAL_ADC_ConfigChannel+0x25c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a11      	ldr	r2, [pc, #68]	@ (80033e0 <HAL_ADC_ConfigChannel+0x260>)
 800339c:	fba2 2303 	umull	r2, r3, r2, r3
 80033a0:	0c9a      	lsrs	r2, r3, #18
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80033ac:	e002      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f9      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	40012300 	.word	0x40012300
 80033d4:	40012000 	.word	0x40012000
 80033d8:	10000012 	.word	0x10000012
 80033dc:	20000004 	.word	0x20000004
 80033e0:	431bde83 	.word	0x431bde83

080033e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033ec:	4b79      	ldr	r3, [pc, #484]	@ (80035d4 <ADC_Init+0x1f0>)
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	431a      	orrs	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003418:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6859      	ldr	r1, [r3, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	021a      	lsls	r2, r3, #8
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800343c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6859      	ldr	r1, [r3, #4]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800345e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6899      	ldr	r1, [r3, #8]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003476:	4a58      	ldr	r2, [pc, #352]	@ (80035d8 <ADC_Init+0x1f4>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d022      	beq.n	80034c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800348a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6899      	ldr	r1, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6899      	ldr	r1, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	e00f      	b.n	80034e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f022 0202 	bic.w	r2, r2, #2
 80034f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6899      	ldr	r1, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	7e1b      	ldrb	r3, [r3, #24]
 80034fc:	005a      	lsls	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d01b      	beq.n	8003548 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800351e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800352e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6859      	ldr	r1, [r3, #4]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353a:	3b01      	subs	r3, #1
 800353c:	035a      	lsls	r2, r3, #13
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	e007      	b.n	8003558 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003556:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	3b01      	subs	r3, #1
 8003574:	051a      	lsls	r2, r3, #20
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	430a      	orrs	r2, r1
 800357c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800358c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	6899      	ldr	r1, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800359a:	025a      	lsls	r2, r3, #9
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6899      	ldr	r1, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	029a      	lsls	r2, r3, #10
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	609a      	str	r2, [r3, #8]
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	40012300 	.word	0x40012300
 80035d8:	0f000001 	.word	0x0f000001

080035dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003620 <__NVIC_SetPriorityGrouping+0x44>)
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035f8:	4013      	ands	r3, r2
 80035fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003604:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800360c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800360e:	4a04      	ldr	r2, [pc, #16]	@ (8003620 <__NVIC_SetPriorityGrouping+0x44>)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	60d3      	str	r3, [r2, #12]
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <__NVIC_GetPriorityGrouping+0x18>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	0a1b      	lsrs	r3, r3, #8
 800362e:	f003 0307 	and.w	r3, r3, #7
}
 8003632:	4618      	mov	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	e000ed00 	.word	0xe000ed00

08003640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	2b00      	cmp	r3, #0
 8003650:	db0b      	blt.n	800366a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	f003 021f 	and.w	r2, r3, #31
 8003658:	4907      	ldr	r1, [pc, #28]	@ (8003678 <__NVIC_EnableIRQ+0x38>)
 800365a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	2001      	movs	r0, #1
 8003662:	fa00 f202 	lsl.w	r2, r0, r2
 8003666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	e000e100 	.word	0xe000e100

0800367c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	6039      	str	r1, [r7, #0]
 8003686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368c:	2b00      	cmp	r3, #0
 800368e:	db0a      	blt.n	80036a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	b2da      	uxtb	r2, r3
 8003694:	490c      	ldr	r1, [pc, #48]	@ (80036c8 <__NVIC_SetPriority+0x4c>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	0112      	lsls	r2, r2, #4
 800369c:	b2d2      	uxtb	r2, r2
 800369e:	440b      	add	r3, r1
 80036a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036a4:	e00a      	b.n	80036bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	4908      	ldr	r1, [pc, #32]	@ (80036cc <__NVIC_SetPriority+0x50>)
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	f003 030f 	and.w	r3, r3, #15
 80036b2:	3b04      	subs	r3, #4
 80036b4:	0112      	lsls	r2, r2, #4
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	440b      	add	r3, r1
 80036ba:	761a      	strb	r2, [r3, #24]
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	e000e100 	.word	0xe000e100
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b089      	sub	sp, #36	@ 0x24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f1c3 0307 	rsb	r3, r3, #7
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	bf28      	it	cs
 80036ee:	2304      	movcs	r3, #4
 80036f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	3304      	adds	r3, #4
 80036f6:	2b06      	cmp	r3, #6
 80036f8:	d902      	bls.n	8003700 <NVIC_EncodePriority+0x30>
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	3b03      	subs	r3, #3
 80036fe:	e000      	b.n	8003702 <NVIC_EncodePriority+0x32>
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003704:	f04f 32ff 	mov.w	r2, #4294967295
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43da      	mvns	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	401a      	ands	r2, r3
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003718:	f04f 31ff 	mov.w	r1, #4294967295
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	fa01 f303 	lsl.w	r3, r1, r3
 8003722:	43d9      	mvns	r1, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003728:	4313      	orrs	r3, r2
         );
}
 800372a:	4618      	mov	r0, r3
 800372c:	3724      	adds	r7, #36	@ 0x24
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3b01      	subs	r3, #1
 8003744:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003748:	d301      	bcc.n	800374e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800374a:	2301      	movs	r3, #1
 800374c:	e00f      	b.n	800376e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800374e:	4a0a      	ldr	r2, [pc, #40]	@ (8003778 <SysTick_Config+0x40>)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	3b01      	subs	r3, #1
 8003754:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003756:	210f      	movs	r1, #15
 8003758:	f04f 30ff 	mov.w	r0, #4294967295
 800375c:	f7ff ff8e 	bl	800367c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003760:	4b05      	ldr	r3, [pc, #20]	@ (8003778 <SysTick_Config+0x40>)
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003766:	4b04      	ldr	r3, [pc, #16]	@ (8003778 <SysTick_Config+0x40>)
 8003768:	2207      	movs	r2, #7
 800376a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	e000e010 	.word	0xe000e010

0800377c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f7ff ff29 	bl	80035dc <__NVIC_SetPriorityGrouping>
}
 800378a:	bf00      	nop
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003792:	b580      	push	{r7, lr}
 8003794:	b086      	sub	sp, #24
 8003796:	af00      	add	r7, sp, #0
 8003798:	4603      	mov	r3, r0
 800379a:	60b9      	str	r1, [r7, #8]
 800379c:	607a      	str	r2, [r7, #4]
 800379e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037a4:	f7ff ff3e 	bl	8003624 <__NVIC_GetPriorityGrouping>
 80037a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	6978      	ldr	r0, [r7, #20]
 80037b0:	f7ff ff8e 	bl	80036d0 <NVIC_EncodePriority>
 80037b4:	4602      	mov	r2, r0
 80037b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ba:	4611      	mov	r1, r2
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff ff5d 	bl	800367c <__NVIC_SetPriority>
}
 80037c2:	bf00      	nop
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b082      	sub	sp, #8
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	4603      	mov	r3, r0
 80037d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7ff ff31 	bl	8003640 <__NVIC_EnableIRQ>
}
 80037de:	bf00      	nop
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b082      	sub	sp, #8
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff ffa2 	bl	8003738 <SysTick_Config>
 80037f4:	4603      	mov	r3, r0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b084      	sub	sp, #16
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800380c:	f7ff faf8 	bl	8002e00 <HAL_GetTick>
 8003810:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d008      	beq.n	8003830 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2280      	movs	r2, #128	@ 0x80
 8003822:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e052      	b.n	80038d6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0216 	bic.w	r2, r2, #22
 800383e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	695a      	ldr	r2, [r3, #20]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800384e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	2b00      	cmp	r3, #0
 8003856:	d103      	bne.n	8003860 <HAL_DMA_Abort+0x62>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385c:	2b00      	cmp	r3, #0
 800385e:	d007      	beq.n	8003870 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0208 	bic.w	r2, r2, #8
 800386e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0201 	bic.w	r2, r2, #1
 800387e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003880:	e013      	b.n	80038aa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003882:	f7ff fabd 	bl	8002e00 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b05      	cmp	r3, #5
 800388e:	d90c      	bls.n	80038aa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2203      	movs	r2, #3
 800389a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e015      	b.n	80038d6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e4      	bne.n	8003882 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038bc:	223f      	movs	r2, #63	@ 0x3f
 80038be:	409a      	lsls	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}

080038de <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d004      	beq.n	80038fc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2280      	movs	r2, #128	@ 0x80
 80038f6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e00c      	b.n	8003916 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2205      	movs	r2, #5
 8003900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0201 	bic.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	@ 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003936:	2300      	movs	r3, #0
 8003938:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	e159      	b.n	8003bf4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003940:	2201      	movs	r2, #1
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4013      	ands	r3, r2
 8003952:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	429a      	cmp	r2, r3
 800395a:	f040 8148 	bne.w	8003bee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d005      	beq.n	8003976 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003972:	2b02      	cmp	r3, #2
 8003974:	d130      	bne.n	80039d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	2203      	movs	r2, #3
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	43db      	mvns	r3, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4013      	ands	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039ac:	2201      	movs	r2, #1
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	f003 0201 	and.w	r2, r3, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d017      	beq.n	8003a14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	2203      	movs	r2, #3
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d123      	bne.n	8003a68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	08da      	lsrs	r2, r3, #3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3208      	adds	r2, #8
 8003a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	220f      	movs	r2, #15
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	08da      	lsrs	r2, r3, #3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3208      	adds	r2, #8
 8003a62:	69b9      	ldr	r1, [r7, #24]
 8003a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	2203      	movs	r2, #3
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 0203 	and.w	r2, r3, #3
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 80a2 	beq.w	8003bee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	4b57      	ldr	r3, [pc, #348]	@ (8003c0c <HAL_GPIO_Init+0x2e8>)
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	4a56      	ldr	r2, [pc, #344]	@ (8003c0c <HAL_GPIO_Init+0x2e8>)
 8003ab4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aba:	4b54      	ldr	r3, [pc, #336]	@ (8003c0c <HAL_GPIO_Init+0x2e8>)
 8003abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ac6:	4a52      	ldr	r2, [pc, #328]	@ (8003c10 <HAL_GPIO_Init+0x2ec>)
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	3302      	adds	r3, #2
 8003ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	220f      	movs	r2, #15
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a49      	ldr	r2, [pc, #292]	@ (8003c14 <HAL_GPIO_Init+0x2f0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d019      	beq.n	8003b26 <HAL_GPIO_Init+0x202>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a48      	ldr	r2, [pc, #288]	@ (8003c18 <HAL_GPIO_Init+0x2f4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d013      	beq.n	8003b22 <HAL_GPIO_Init+0x1fe>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a47      	ldr	r2, [pc, #284]	@ (8003c1c <HAL_GPIO_Init+0x2f8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00d      	beq.n	8003b1e <HAL_GPIO_Init+0x1fa>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a46      	ldr	r2, [pc, #280]	@ (8003c20 <HAL_GPIO_Init+0x2fc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d007      	beq.n	8003b1a <HAL_GPIO_Init+0x1f6>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a45      	ldr	r2, [pc, #276]	@ (8003c24 <HAL_GPIO_Init+0x300>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d101      	bne.n	8003b16 <HAL_GPIO_Init+0x1f2>
 8003b12:	2304      	movs	r3, #4
 8003b14:	e008      	b.n	8003b28 <HAL_GPIO_Init+0x204>
 8003b16:	2307      	movs	r3, #7
 8003b18:	e006      	b.n	8003b28 <HAL_GPIO_Init+0x204>
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e004      	b.n	8003b28 <HAL_GPIO_Init+0x204>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_Init+0x204>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x204>
 8003b26:	2300      	movs	r3, #0
 8003b28:	69fa      	ldr	r2, [r7, #28]
 8003b2a:	f002 0203 	and.w	r2, r2, #3
 8003b2e:	0092      	lsls	r2, r2, #2
 8003b30:	4093      	lsls	r3, r2
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b38:	4935      	ldr	r1, [pc, #212]	@ (8003c10 <HAL_GPIO_Init+0x2ec>)
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	3302      	adds	r3, #2
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b46:	4b38      	ldr	r3, [pc, #224]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	43db      	mvns	r3, r3
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	4013      	ands	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b6a:	4a2f      	ldr	r2, [pc, #188]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b70:	4b2d      	ldr	r3, [pc, #180]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d003      	beq.n	8003b94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b94:	4a24      	ldr	r2, [pc, #144]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b9a:	4b23      	ldr	r3, [pc, #140]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bc4:	4b18      	ldr	r3, [pc, #96]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003be8:	4a0f      	ldr	r2, [pc, #60]	@ (8003c28 <HAL_GPIO_Init+0x304>)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	61fb      	str	r3, [r7, #28]
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	2b0f      	cmp	r3, #15
 8003bf8:	f67f aea2 	bls.w	8003940 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	bf00      	nop
 8003c00:	3724      	adds	r7, #36	@ 0x24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40013800 	.word	0x40013800
 8003c14:	40020000 	.word	0x40020000
 8003c18:	40020400 	.word	0x40020400
 8003c1c:	40020800 	.word	0x40020800
 8003c20:	40020c00 	.word	0x40020c00
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40013c00 	.word	0x40013c00

08003c2c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	460b      	mov	r3, r1
 8003c36:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	691a      	ldr	r2, [r3, #16]
 8003c3c:	887b      	ldrh	r3, [r7, #2]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d002      	beq.n	8003c4a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
 8003c48:	e001      	b.n	8003c4e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	460b      	mov	r3, r1
 8003c66:	807b      	strh	r3, [r7, #2]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c6c:	787b      	ldrb	r3, [r7, #1]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c72:	887a      	ldrh	r2, [r7, #2]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c78:	e003      	b.n	8003c82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c7a:	887b      	ldrh	r3, [r7, #2]
 8003c7c:	041a      	lsls	r2, r3, #16
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	619a      	str	r2, [r3, #24]
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
	...

08003c90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c9a:	4b08      	ldr	r3, [pc, #32]	@ (8003cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c9c:	695a      	ldr	r2, [r3, #20]
 8003c9e:	88fb      	ldrh	r3, [r7, #6]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d006      	beq.n	8003cb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ca6:	4a05      	ldr	r2, [pc, #20]	@ (8003cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ca8:	88fb      	ldrh	r3, [r7, #6]
 8003caa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cac:	88fb      	ldrh	r3, [r7, #6]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f806 	bl	8003cc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40013c00 	.word	0x40013c00

08003cc0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
	...

08003cd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e267      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d075      	beq.n	8003de2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003cf6:	4b88      	ldr	r3, [pc, #544]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d00c      	beq.n	8003d1c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d02:	4b85      	ldr	r3, [pc, #532]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d112      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0e:	4b82      	ldr	r3, [pc, #520]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d1a:	d10b      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d05b      	beq.n	8003de0 <HAL_RCC_OscConfig+0x108>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d157      	bne.n	8003de0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e242      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_OscConfig+0x74>
 8003d3e:	4b76      	ldr	r3, [pc, #472]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a75      	ldr	r2, [pc, #468]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e01d      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCC_OscConfig+0x98>
 8003d56:	4b70      	ldr	r3, [pc, #448]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a6f      	ldr	r2, [pc, #444]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b6d      	ldr	r3, [pc, #436]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a6c      	ldr	r2, [pc, #432]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d70:	4b69      	ldr	r3, [pc, #420]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a68      	ldr	r2, [pc, #416]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b66      	ldr	r3, [pc, #408]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a65      	ldr	r2, [pc, #404]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7ff f836 	bl	8002e00 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7ff f832 	bl	8002e00 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	@ 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e207      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b5b      	ldr	r3, [pc, #364]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0xc0>
 8003db6:	e014      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7ff f822 	bl	8002e00 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc0:	f7ff f81e 	bl	8002e00 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	@ 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e1f3      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	4b51      	ldr	r3, [pc, #324]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xe8>
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d063      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003dee:	4b4a      	ldr	r3, [pc, #296]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dfa:	4b47      	ldr	r3, [pc, #284]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d11c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e06:	4b44      	ldr	r3, [pc, #272]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	4b41      	ldr	r3, [pc, #260]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e1c7      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4937      	ldr	r1, [pc, #220]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3e:	e03a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e48:	4b34      	ldr	r3, [pc, #208]	@ (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fe ffd7 	bl	8002e00 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fe ffd3 	bl	8002e00 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e1a8      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	4b2b      	ldr	r3, [pc, #172]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e74:	4b28      	ldr	r3, [pc, #160]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4925      	ldr	r1, [pc, #148]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e015      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8a:	4b24      	ldr	r3, [pc, #144]	@ (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fe ffb6 	bl	8002e00 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e98:	f7fe ffb2 	bl	8002e00 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e187      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d036      	beq.n	8003f30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eca:	4b15      	ldr	r3, [pc, #84]	@ (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fe ff96 	bl	8002e00 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7fe ff92 	bl	8002e00 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e167      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	4b0b      	ldr	r3, [pc, #44]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x200>
 8003ef6:	e01b      	b.n	8003f30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef8:	4b09      	ldr	r3, [pc, #36]	@ (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7fe ff7f 	bl	8002e00 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f04:	e00e      	b.n	8003f24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f06:	f7fe ff7b 	bl	8002e00 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d907      	bls.n	8003f24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e150      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	42470000 	.word	0x42470000
 8003f20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f24:	4b88      	ldr	r3, [pc, #544]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1ea      	bne.n	8003f06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8097 	beq.w	800406c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f42:	4b81      	ldr	r3, [pc, #516]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10f      	bne.n	8003f6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	4b7d      	ldr	r3, [pc, #500]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	4a7c      	ldr	r2, [pc, #496]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6e:	4b77      	ldr	r3, [pc, #476]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d118      	bne.n	8003fac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7a:	4b74      	ldr	r3, [pc, #464]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a73      	ldr	r2, [pc, #460]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f86:	f7fe ff3b 	bl	8002e00 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8e:	f7fe ff37 	bl	8002e00 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e10c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x2ea>
 8003fb4:	4b64      	ldr	r3, [pc, #400]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb8:	4a63      	ldr	r2, [pc, #396]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc0:	e01c      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	2b05      	cmp	r3, #5
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x30c>
 8003fca:	4b5f      	ldr	r3, [pc, #380]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	4a5e      	ldr	r2, [pc, #376]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd6:	4b5c      	ldr	r3, [pc, #368]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fda:	4a5b      	ldr	r2, [pc, #364]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fe4:	4b58      	ldr	r3, [pc, #352]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe8:	4a57      	ldr	r2, [pc, #348]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fea:	f023 0301 	bic.w	r3, r3, #1
 8003fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff0:	4b55      	ldr	r3, [pc, #340]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff4:	4a54      	ldr	r2, [pc, #336]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff6:	f023 0304 	bic.w	r3, r3, #4
 8003ffa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d015      	beq.n	8004030 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fe fefc 	bl	8002e00 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400a:	e00a      	b.n	8004022 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400c:	f7fe fef8 	bl	8002e00 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0cb      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004022:	4b49      	ldr	r3, [pc, #292]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0ee      	beq.n	800400c <HAL_RCC_OscConfig+0x334>
 800402e:	e014      	b.n	800405a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004030:	f7fe fee6 	bl	8002e00 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004036:	e00a      	b.n	800404e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004038:	f7fe fee2 	bl	8002e00 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e0b5      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404e:	4b3e      	ldr	r3, [pc, #248]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1ee      	bne.n	8004038 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800405a:	7dfb      	ldrb	r3, [r7, #23]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d105      	bne.n	800406c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004060:	4b39      	ldr	r3, [pc, #228]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	4a38      	ldr	r2, [pc, #224]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800406a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80a1 	beq.w	80041b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004076:	4b34      	ldr	r3, [pc, #208]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	2b08      	cmp	r3, #8
 8004080:	d05c      	beq.n	800413c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d141      	bne.n	800410e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b31      	ldr	r3, [pc, #196]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7fe feb6 	bl	8002e00 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7fe feb2 	bl	8002e00 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e087      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b27      	ldr	r3, [pc, #156]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69da      	ldr	r2, [r3, #28]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	019b      	lsls	r3, r3, #6
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	3b01      	subs	r3, #1
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d8:	061b      	lsls	r3, r3, #24
 80040da:	491b      	ldr	r1, [pc, #108]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 80040e2:	2201      	movs	r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e6:	f7fe fe8b 	bl	8002e00 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ee:	f7fe fe87 	bl	8002e00 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e05c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	4b11      	ldr	r3, [pc, #68]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x416>
 800410c:	e054      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410e:	4b10      	ldr	r3, [pc, #64]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004114:	f7fe fe74 	bl	8002e00 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fe fe70 	bl	8002e00 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e045      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x444>
 800413a:	e03d      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d107      	bne.n	8004154 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e038      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8004148:	40023800 	.word	0x40023800
 800414c:	40007000 	.word	0x40007000
 8004150:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004154:	4b1b      	ldr	r3, [pc, #108]	@ (80041c4 <HAL_RCC_OscConfig+0x4ec>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d028      	beq.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d121      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417a:	429a      	cmp	r2, r3
 800417c:	d11a      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004184:	4013      	ands	r3, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800418a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800418c:	4293      	cmp	r3, r2
 800418e:	d111      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419a:	085b      	lsrs	r3, r3, #1
 800419c:	3b01      	subs	r3, #1
 800419e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40023800 	.word	0x40023800

080041c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0cc      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041dc:	4b68      	ldr	r3, [pc, #416]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d90c      	bls.n	8004204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b65      	ldr	r3, [pc, #404]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b63      	ldr	r3, [pc, #396]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0b8      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d020      	beq.n	8004252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800421c:	4b59      	ldr	r3, [pc, #356]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	4a58      	ldr	r2, [pc, #352]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004226:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004234:	4b53      	ldr	r3, [pc, #332]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a52      	ldr	r2, [pc, #328]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800423e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004240:	4b50      	ldr	r3, [pc, #320]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	494d      	ldr	r1, [pc, #308]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d044      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b47      	ldr	r3, [pc, #284]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d119      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e07f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d003      	beq.n	8004286 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004282:	2b03      	cmp	r3, #3
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004286:	4b3f      	ldr	r3, [pc, #252]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e06f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b3b      	ldr	r3, [pc, #236]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e067      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042a6:	4b37      	ldr	r3, [pc, #220]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4934      	ldr	r1, [pc, #208]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042b8:	f7fe fda2 	bl	8002e00 <HAL_GetTick>
 80042bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c0:	f7fe fd9e 	bl	8002e00 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e04f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 020c 	and.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1eb      	bne.n	80042c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e8:	4b25      	ldr	r3, [pc, #148]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d20c      	bcs.n	8004310 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b22      	ldr	r3, [pc, #136]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fe:	4b20      	ldr	r3, [pc, #128]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e032      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800431c:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4916      	ldr	r1, [pc, #88]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800433a:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	490e      	ldr	r1, [pc, #56]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800434e:	f000 f821 	bl	8004394 <HAL_RCC_GetSysClockFreq>
 8004352:	4602      	mov	r2, r0
 8004354:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	490a      	ldr	r1, [pc, #40]	@ (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 8004360:	5ccb      	ldrb	r3, [r1, r3]
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	4a09      	ldr	r2, [pc, #36]	@ (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800436a:	4b09      	ldr	r3, [pc, #36]	@ (8004390 <HAL_RCC_ClockConfig+0x1c8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fd02 	bl	8002d78 <HAL_InitTick>

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40023c00 	.word	0x40023c00
 8004384:	40023800 	.word	0x40023800
 8004388:	08008ed0 	.word	0x08008ed0
 800438c:	20000004 	.word	0x20000004
 8004390:	20000008 	.word	0x20000008

08004394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004398:	b094      	sub	sp, #80	@ 0x50
 800439a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043ac:	4b79      	ldr	r3, [pc, #484]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 030c 	and.w	r3, r3, #12
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d00d      	beq.n	80043d4 <HAL_RCC_GetSysClockFreq+0x40>
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	f200 80e1 	bhi.w	8004580 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_RCC_GetSysClockFreq+0x34>
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d003      	beq.n	80043ce <HAL_RCC_GetSysClockFreq+0x3a>
 80043c6:	e0db      	b.n	8004580 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043c8:	4b73      	ldr	r3, [pc, #460]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x204>)
 80043ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043cc:	e0db      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ce:	4b73      	ldr	r3, [pc, #460]	@ (800459c <HAL_RCC_GetSysClockFreq+0x208>)
 80043d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043d2:	e0d8      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043d4:	4b6f      	ldr	r3, [pc, #444]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043de:	4b6d      	ldr	r3, [pc, #436]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d063      	beq.n	80044b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ea:	4b6a      	ldr	r3, [pc, #424]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	099b      	lsrs	r3, r3, #6
 80043f0:	2200      	movs	r2, #0
 80043f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80043f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80043fe:	2300      	movs	r3, #0
 8004400:	637b      	str	r3, [r7, #52]	@ 0x34
 8004402:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004406:	4622      	mov	r2, r4
 8004408:	462b      	mov	r3, r5
 800440a:	f04f 0000 	mov.w	r0, #0
 800440e:	f04f 0100 	mov.w	r1, #0
 8004412:	0159      	lsls	r1, r3, #5
 8004414:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004418:	0150      	lsls	r0, r2, #5
 800441a:	4602      	mov	r2, r0
 800441c:	460b      	mov	r3, r1
 800441e:	4621      	mov	r1, r4
 8004420:	1a51      	subs	r1, r2, r1
 8004422:	6139      	str	r1, [r7, #16]
 8004424:	4629      	mov	r1, r5
 8004426:	eb63 0301 	sbc.w	r3, r3, r1
 800442a:	617b      	str	r3, [r7, #20]
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004438:	4659      	mov	r1, fp
 800443a:	018b      	lsls	r3, r1, #6
 800443c:	4651      	mov	r1, sl
 800443e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004442:	4651      	mov	r1, sl
 8004444:	018a      	lsls	r2, r1, #6
 8004446:	4651      	mov	r1, sl
 8004448:	ebb2 0801 	subs.w	r8, r2, r1
 800444c:	4659      	mov	r1, fp
 800444e:	eb63 0901 	sbc.w	r9, r3, r1
 8004452:	f04f 0200 	mov.w	r2, #0
 8004456:	f04f 0300 	mov.w	r3, #0
 800445a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800445e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004466:	4690      	mov	r8, r2
 8004468:	4699      	mov	r9, r3
 800446a:	4623      	mov	r3, r4
 800446c:	eb18 0303 	adds.w	r3, r8, r3
 8004470:	60bb      	str	r3, [r7, #8]
 8004472:	462b      	mov	r3, r5
 8004474:	eb49 0303 	adc.w	r3, r9, r3
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	f04f 0200 	mov.w	r2, #0
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004486:	4629      	mov	r1, r5
 8004488:	024b      	lsls	r3, r1, #9
 800448a:	4621      	mov	r1, r4
 800448c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004490:	4621      	mov	r1, r4
 8004492:	024a      	lsls	r2, r1, #9
 8004494:	4610      	mov	r0, r2
 8004496:	4619      	mov	r1, r3
 8004498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800449a:	2200      	movs	r2, #0
 800449c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800449e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044a4:	f7fc fbc0 	bl	8000c28 <__aeabi_uldivmod>
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	4613      	mov	r3, r2
 80044ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044b0:	e058      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044b2:	4b38      	ldr	r3, [pc, #224]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	099b      	lsrs	r3, r3, #6
 80044b8:	2200      	movs	r2, #0
 80044ba:	4618      	mov	r0, r3
 80044bc:	4611      	mov	r1, r2
 80044be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044c2:	623b      	str	r3, [r7, #32]
 80044c4:	2300      	movs	r3, #0
 80044c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80044c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044cc:	4642      	mov	r2, r8
 80044ce:	464b      	mov	r3, r9
 80044d0:	f04f 0000 	mov.w	r0, #0
 80044d4:	f04f 0100 	mov.w	r1, #0
 80044d8:	0159      	lsls	r1, r3, #5
 80044da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044de:	0150      	lsls	r0, r2, #5
 80044e0:	4602      	mov	r2, r0
 80044e2:	460b      	mov	r3, r1
 80044e4:	4641      	mov	r1, r8
 80044e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80044ea:	4649      	mov	r1, r9
 80044ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	f04f 0300 	mov.w	r3, #0
 80044f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004500:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004504:	ebb2 040a 	subs.w	r4, r2, sl
 8004508:	eb63 050b 	sbc.w	r5, r3, fp
 800450c:	f04f 0200 	mov.w	r2, #0
 8004510:	f04f 0300 	mov.w	r3, #0
 8004514:	00eb      	lsls	r3, r5, #3
 8004516:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800451a:	00e2      	lsls	r2, r4, #3
 800451c:	4614      	mov	r4, r2
 800451e:	461d      	mov	r5, r3
 8004520:	4643      	mov	r3, r8
 8004522:	18e3      	adds	r3, r4, r3
 8004524:	603b      	str	r3, [r7, #0]
 8004526:	464b      	mov	r3, r9
 8004528:	eb45 0303 	adc.w	r3, r5, r3
 800452c:	607b      	str	r3, [r7, #4]
 800452e:	f04f 0200 	mov.w	r2, #0
 8004532:	f04f 0300 	mov.w	r3, #0
 8004536:	e9d7 4500 	ldrd	r4, r5, [r7]
 800453a:	4629      	mov	r1, r5
 800453c:	028b      	lsls	r3, r1, #10
 800453e:	4621      	mov	r1, r4
 8004540:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004544:	4621      	mov	r1, r4
 8004546:	028a      	lsls	r2, r1, #10
 8004548:	4610      	mov	r0, r2
 800454a:	4619      	mov	r1, r3
 800454c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800454e:	2200      	movs	r2, #0
 8004550:	61bb      	str	r3, [r7, #24]
 8004552:	61fa      	str	r2, [r7, #28]
 8004554:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004558:	f7fc fb66 	bl	8000c28 <__aeabi_uldivmod>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4613      	mov	r3, r2
 8004562:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004564:	4b0b      	ldr	r3, [pc, #44]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x200>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	0c1b      	lsrs	r3, r3, #16
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	3301      	adds	r3, #1
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004574:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004578:	fbb2 f3f3 	udiv	r3, r2, r3
 800457c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800457e:	e002      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004580:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x204>)
 8004582:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004588:	4618      	mov	r0, r3
 800458a:	3750      	adds	r7, #80	@ 0x50
 800458c:	46bd      	mov	sp, r7
 800458e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004592:	bf00      	nop
 8004594:	40023800 	.word	0x40023800
 8004598:	00f42400 	.word	0x00f42400
 800459c:	007a1200 	.word	0x007a1200

080045a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045a4:	4b03      	ldr	r3, [pc, #12]	@ (80045b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045a6:	681b      	ldr	r3, [r3, #0]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	20000004 	.word	0x20000004

080045b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045bc:	f7ff fff0 	bl	80045a0 <HAL_RCC_GetHCLKFreq>
 80045c0:	4602      	mov	r2, r0
 80045c2:	4b05      	ldr	r3, [pc, #20]	@ (80045d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	0a9b      	lsrs	r3, r3, #10
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	4903      	ldr	r1, [pc, #12]	@ (80045dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ce:	5ccb      	ldrb	r3, [r1, r3]
 80045d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40023800 	.word	0x40023800
 80045dc:	08008ee0 	.word	0x08008ee0

080045e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045e4:	f7ff ffdc 	bl	80045a0 <HAL_RCC_GetHCLKFreq>
 80045e8:	4602      	mov	r2, r0
 80045ea:	4b05      	ldr	r3, [pc, #20]	@ (8004600 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	0b5b      	lsrs	r3, r3, #13
 80045f0:	f003 0307 	and.w	r3, r3, #7
 80045f4:	4903      	ldr	r1, [pc, #12]	@ (8004604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045f6:	5ccb      	ldrb	r3, [r1, r3]
 80045f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40023800 	.word	0x40023800
 8004604:	08008ee0 	.word	0x08008ee0

08004608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e041      	b.n	800469e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fe f85a 	bl	80026e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3304      	adds	r3, #4
 8004644:	4619      	mov	r1, r3
 8004646:	4610      	mov	r0, r2
 8004648:	f000 fbd8 	bl	8004dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b082      	sub	sp, #8
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e041      	b.n	800473c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d106      	bne.n	80046d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f839 	bl	8004744 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2202      	movs	r2, #2
 80046d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3304      	adds	r3, #4
 80046e2:	4619      	mov	r1, r3
 80046e4:	4610      	mov	r0, r2
 80046e6:	f000 fb89 	bl	8004dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}

08004744 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d109      	bne.n	800477c <HAL_TIM_PWM_Start+0x24>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b01      	cmp	r3, #1
 8004772:	bf14      	ite	ne
 8004774:	2301      	movne	r3, #1
 8004776:	2300      	moveq	r3, #0
 8004778:	b2db      	uxtb	r3, r3
 800477a:	e022      	b.n	80047c2 <HAL_TIM_PWM_Start+0x6a>
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2b04      	cmp	r3, #4
 8004780:	d109      	bne.n	8004796 <HAL_TIM_PWM_Start+0x3e>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b01      	cmp	r3, #1
 800478c:	bf14      	ite	ne
 800478e:	2301      	movne	r3, #1
 8004790:	2300      	moveq	r3, #0
 8004792:	b2db      	uxtb	r3, r3
 8004794:	e015      	b.n	80047c2 <HAL_TIM_PWM_Start+0x6a>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b08      	cmp	r3, #8
 800479a:	d109      	bne.n	80047b0 <HAL_TIM_PWM_Start+0x58>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	bf14      	ite	ne
 80047a8:	2301      	movne	r3, #1
 80047aa:	2300      	moveq	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	e008      	b.n	80047c2 <HAL_TIM_PWM_Start+0x6a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	bf14      	ite	ne
 80047bc:	2301      	movne	r3, #1
 80047be:	2300      	moveq	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d001      	beq.n	80047ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e068      	b.n	800489c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <HAL_TIM_PWM_Start+0x82>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047d8:	e013      	b.n	8004802 <HAL_TIM_PWM_Start+0xaa>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d104      	bne.n	80047ea <HAL_TIM_PWM_Start+0x92>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047e8:	e00b      	b.n	8004802 <HAL_TIM_PWM_Start+0xaa>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_PWM_Start+0xa2>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047f8:	e003      	b.n	8004802 <HAL_TIM_PWM_Start+0xaa>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2202      	movs	r2, #2
 80047fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2201      	movs	r2, #1
 8004808:	6839      	ldr	r1, [r7, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f000 fda2 	bl	8005354 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a23      	ldr	r2, [pc, #140]	@ (80048a4 <HAL_TIM_PWM_Start+0x14c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d107      	bne.n	800482a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004828:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a1d      	ldr	r2, [pc, #116]	@ (80048a4 <HAL_TIM_PWM_Start+0x14c>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d018      	beq.n	8004866 <HAL_TIM_PWM_Start+0x10e>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800483c:	d013      	beq.n	8004866 <HAL_TIM_PWM_Start+0x10e>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a19      	ldr	r2, [pc, #100]	@ (80048a8 <HAL_TIM_PWM_Start+0x150>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d00e      	beq.n	8004866 <HAL_TIM_PWM_Start+0x10e>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a17      	ldr	r2, [pc, #92]	@ (80048ac <HAL_TIM_PWM_Start+0x154>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d009      	beq.n	8004866 <HAL_TIM_PWM_Start+0x10e>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a16      	ldr	r2, [pc, #88]	@ (80048b0 <HAL_TIM_PWM_Start+0x158>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d004      	beq.n	8004866 <HAL_TIM_PWM_Start+0x10e>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a14      	ldr	r2, [pc, #80]	@ (80048b4 <HAL_TIM_PWM_Start+0x15c>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d111      	bne.n	800488a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b06      	cmp	r3, #6
 8004876:	d010      	beq.n	800489a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0201 	orr.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004888:	e007      	b.n	800489a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0201 	orr.w	r2, r2, #1
 8004898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40010000 	.word	0x40010000
 80048a8:	40000400 	.word	0x40000400
 80048ac:	40000800 	.word	0x40000800
 80048b0:	40000c00 	.word	0x40000c00
 80048b4:	40014000 	.word	0x40014000

080048b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d020      	beq.n	800491c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01b      	beq.n	800491c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f06f 0202 	mvn.w	r2, #2
 80048ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	f003 0303 	and.w	r3, r3, #3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 fa5b 	bl	8004dbe <HAL_TIM_IC_CaptureCallback>
 8004908:	e005      	b.n	8004916 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 fa4d 	bl	8004daa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 fa5e 	bl	8004dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	f003 0304 	and.w	r3, r3, #4
 8004922:	2b00      	cmp	r3, #0
 8004924:	d020      	beq.n	8004968 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01b      	beq.n	8004968 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f06f 0204 	mvn.w	r2, #4
 8004938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2202      	movs	r2, #2
 800493e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fa35 	bl	8004dbe <HAL_TIM_IC_CaptureCallback>
 8004954:	e005      	b.n	8004962 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 fa27 	bl	8004daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fa38 	bl	8004dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	f003 0308 	and.w	r3, r3, #8
 800496e:	2b00      	cmp	r3, #0
 8004970:	d020      	beq.n	80049b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	2b00      	cmp	r3, #0
 800497a:	d01b      	beq.n	80049b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f06f 0208 	mvn.w	r2, #8
 8004984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2204      	movs	r2, #4
 800498a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 fa0f 	bl	8004dbe <HAL_TIM_IC_CaptureCallback>
 80049a0:	e005      	b.n	80049ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fa01 	bl	8004daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 fa12 	bl	8004dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d020      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01b      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f06f 0210 	mvn.w	r2, #16
 80049d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2208      	movs	r2, #8
 80049d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	69db      	ldr	r3, [r3, #28]
 80049de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f9e9 	bl	8004dbe <HAL_TIM_IC_CaptureCallback>
 80049ec:	e005      	b.n	80049fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 f9db 	bl	8004daa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f9ec 	bl	8004dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00c      	beq.n	8004a24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d007      	beq.n	8004a24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f06f 0201 	mvn.w	r2, #1
 8004a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7fd fcac 	bl	800237c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00c      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 fd76 	bl	8005534 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d007      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f9bd 	bl	8004de6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f003 0320 	and.w	r3, r3, #32
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00c      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f003 0320 	and.w	r3, r3, #32
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d007      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f06f 0220 	mvn.w	r2, #32
 8004a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fd48 	bl	8005520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a90:	bf00      	nop
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e0ae      	b.n	8004c14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b0c      	cmp	r3, #12
 8004ac2:	f200 809f 	bhi.w	8004c04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004acc:	08004b01 	.word	0x08004b01
 8004ad0:	08004c05 	.word	0x08004c05
 8004ad4:	08004c05 	.word	0x08004c05
 8004ad8:	08004c05 	.word	0x08004c05
 8004adc:	08004b41 	.word	0x08004b41
 8004ae0:	08004c05 	.word	0x08004c05
 8004ae4:	08004c05 	.word	0x08004c05
 8004ae8:	08004c05 	.word	0x08004c05
 8004aec:	08004b83 	.word	0x08004b83
 8004af0:	08004c05 	.word	0x08004c05
 8004af4:	08004c05 	.word	0x08004c05
 8004af8:	08004c05 	.word	0x08004c05
 8004afc:	08004bc3 	.word	0x08004bc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 f9fe 	bl	8004f08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0208 	orr.w	r2, r2, #8
 8004b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699a      	ldr	r2, [r3, #24]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0204 	bic.w	r2, r2, #4
 8004b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6999      	ldr	r1, [r3, #24]
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	619a      	str	r2, [r3, #24]
      break;
 8004b3e:	e064      	b.n	8004c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68b9      	ldr	r1, [r7, #8]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 fa44 	bl	8004fd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	699a      	ldr	r2, [r3, #24]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6999      	ldr	r1, [r3, #24]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	021a      	lsls	r2, r3, #8
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	619a      	str	r2, [r3, #24]
      break;
 8004b80:	e043      	b.n	8004c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	68b9      	ldr	r1, [r7, #8]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 fa8f 	bl	80050ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	69da      	ldr	r2, [r3, #28]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0208 	orr.w	r2, r2, #8
 8004b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0204 	bic.w	r2, r2, #4
 8004bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	69d9      	ldr	r1, [r3, #28]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	61da      	str	r2, [r3, #28]
      break;
 8004bc0:	e023      	b.n	8004c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68b9      	ldr	r1, [r7, #8]
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 fad9 	bl	8005180 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	69da      	ldr	r2, [r3, #28]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	69da      	ldr	r2, [r3, #28]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69d9      	ldr	r1, [r3, #28]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	021a      	lsls	r2, r3, #8
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	61da      	str	r2, [r3, #28]
      break;
 8004c02:	e002      	b.n	8004c0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	75fb      	strb	r3, [r7, #23]
      break;
 8004c08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_TIM_ConfigClockSource+0x1c>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e0b4      	b.n	8004da2 <HAL_TIM_ConfigClockSource+0x186>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68ba      	ldr	r2, [r7, #8]
 8004c66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c70:	d03e      	beq.n	8004cf0 <HAL_TIM_ConfigClockSource+0xd4>
 8004c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c76:	f200 8087 	bhi.w	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c7e:	f000 8086 	beq.w	8004d8e <HAL_TIM_ConfigClockSource+0x172>
 8004c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c86:	d87f      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004c88:	2b70      	cmp	r3, #112	@ 0x70
 8004c8a:	d01a      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0xa6>
 8004c8c:	2b70      	cmp	r3, #112	@ 0x70
 8004c8e:	d87b      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004c90:	2b60      	cmp	r3, #96	@ 0x60
 8004c92:	d050      	beq.n	8004d36 <HAL_TIM_ConfigClockSource+0x11a>
 8004c94:	2b60      	cmp	r3, #96	@ 0x60
 8004c96:	d877      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004c98:	2b50      	cmp	r3, #80	@ 0x50
 8004c9a:	d03c      	beq.n	8004d16 <HAL_TIM_ConfigClockSource+0xfa>
 8004c9c:	2b50      	cmp	r3, #80	@ 0x50
 8004c9e:	d873      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca0:	2b40      	cmp	r3, #64	@ 0x40
 8004ca2:	d058      	beq.n	8004d56 <HAL_TIM_ConfigClockSource+0x13a>
 8004ca4:	2b40      	cmp	r3, #64	@ 0x40
 8004ca6:	d86f      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b30      	cmp	r3, #48	@ 0x30
 8004caa:	d064      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x15a>
 8004cac:	2b30      	cmp	r3, #48	@ 0x30
 8004cae:	d86b      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b20      	cmp	r3, #32
 8004cb2:	d060      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x15a>
 8004cb4:	2b20      	cmp	r3, #32
 8004cb6:	d867      	bhi.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d05c      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x15a>
 8004cbc:	2b10      	cmp	r3, #16
 8004cbe:	d05a      	beq.n	8004d76 <HAL_TIM_ConfigClockSource+0x15a>
 8004cc0:	e062      	b.n	8004d88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cd2:	f000 fb1f 	bl	8005314 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ce4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	609a      	str	r2, [r3, #8]
      break;
 8004cee:	e04f      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d00:	f000 fb08 	bl	8005314 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d12:	609a      	str	r2, [r3, #8]
      break;
 8004d14:	e03c      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d22:	461a      	mov	r2, r3
 8004d24:	f000 fa7c 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2150      	movs	r1, #80	@ 0x50
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fad5 	bl	80052de <TIM_ITRx_SetConfig>
      break;
 8004d34:	e02c      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d42:	461a      	mov	r2, r3
 8004d44:	f000 fa9b 	bl	800527e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2160      	movs	r1, #96	@ 0x60
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fac5 	bl	80052de <TIM_ITRx_SetConfig>
      break;
 8004d54:	e01c      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d62:	461a      	mov	r2, r3
 8004d64:	f000 fa5c 	bl	8005220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2140      	movs	r1, #64	@ 0x40
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fab5 	bl	80052de <TIM_ITRx_SetConfig>
      break;
 8004d74:	e00c      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4610      	mov	r0, r2
 8004d82:	f000 faac 	bl	80052de <TIM_ITRx_SetConfig>
      break;
 8004d86:	e003      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d8c:	e000      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dc6:	bf00      	nop
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
	...

08004dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a37      	ldr	r2, [pc, #220]	@ (8004eec <TIM_Base_SetConfig+0xf0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00f      	beq.n	8004e34 <TIM_Base_SetConfig+0x38>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e1a:	d00b      	beq.n	8004e34 <TIM_Base_SetConfig+0x38>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a34      	ldr	r2, [pc, #208]	@ (8004ef0 <TIM_Base_SetConfig+0xf4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d007      	beq.n	8004e34 <TIM_Base_SetConfig+0x38>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a33      	ldr	r2, [pc, #204]	@ (8004ef4 <TIM_Base_SetConfig+0xf8>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d003      	beq.n	8004e34 <TIM_Base_SetConfig+0x38>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a32      	ldr	r2, [pc, #200]	@ (8004ef8 <TIM_Base_SetConfig+0xfc>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d108      	bne.n	8004e46 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a28      	ldr	r2, [pc, #160]	@ (8004eec <TIM_Base_SetConfig+0xf0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d01b      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e54:	d017      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a25      	ldr	r2, [pc, #148]	@ (8004ef0 <TIM_Base_SetConfig+0xf4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d013      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a24      	ldr	r2, [pc, #144]	@ (8004ef4 <TIM_Base_SetConfig+0xf8>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00f      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a23      	ldr	r2, [pc, #140]	@ (8004ef8 <TIM_Base_SetConfig+0xfc>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d00b      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a22      	ldr	r2, [pc, #136]	@ (8004efc <TIM_Base_SetConfig+0x100>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d007      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a21      	ldr	r2, [pc, #132]	@ (8004f00 <TIM_Base_SetConfig+0x104>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d003      	beq.n	8004e86 <TIM_Base_SetConfig+0x8a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a20      	ldr	r2, [pc, #128]	@ (8004f04 <TIM_Base_SetConfig+0x108>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d108      	bne.n	8004e98 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	689a      	ldr	r2, [r3, #8]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a0c      	ldr	r2, [pc, #48]	@ (8004eec <TIM_Base_SetConfig+0xf0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d103      	bne.n	8004ec6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f043 0204 	orr.w	r2, r3, #4
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	601a      	str	r2, [r3, #0]
}
 8004ede:	bf00      	nop
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40010000 	.word	0x40010000
 8004ef0:	40000400 	.word	0x40000400
 8004ef4:	40000800 	.word	0x40000800
 8004ef8:	40000c00 	.word	0x40000c00
 8004efc:	40014000 	.word	0x40014000
 8004f00:	40014400 	.word	0x40014400
 8004f04:	40014800 	.word	0x40014800

08004f08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	f023 0201 	bic.w	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f023 0303 	bic.w	r3, r3, #3
 8004f3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f023 0302 	bic.w	r3, r3, #2
 8004f50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd0 <TIM_OC1_SetConfig+0xc8>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d10c      	bne.n	8004f7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f023 0308 	bic.w	r3, r3, #8
 8004f6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f023 0304 	bic.w	r3, r3, #4
 8004f7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a13      	ldr	r2, [pc, #76]	@ (8004fd0 <TIM_OC1_SetConfig+0xc8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d111      	bne.n	8004faa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	621a      	str	r2, [r3, #32]
}
 8004fc4:	bf00      	nop
 8004fc6:	371c      	adds	r7, #28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	40010000 	.word	0x40010000

08004fd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	f023 0210 	bic.w	r2, r3, #16
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800500a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4313      	orrs	r3, r2
 8005016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f023 0320 	bic.w	r3, r3, #32
 800501e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	4313      	orrs	r3, r2
 800502a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a1e      	ldr	r2, [pc, #120]	@ (80050a8 <TIM_OC2_SetConfig+0xd4>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d10d      	bne.n	8005050 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800503a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	4313      	orrs	r3, r2
 8005046:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800504e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a15      	ldr	r2, [pc, #84]	@ (80050a8 <TIM_OC2_SetConfig+0xd4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d113      	bne.n	8005080 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800505e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	4313      	orrs	r3, r2
 8005072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	693a      	ldr	r2, [r7, #16]
 8005084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	621a      	str	r2, [r3, #32]
}
 800509a:	bf00      	nop
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40010000 	.word	0x40010000

080050ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0303 	bic.w	r3, r3, #3
 80050e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	021b      	lsls	r3, r3, #8
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	4313      	orrs	r3, r2
 8005100:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a1d      	ldr	r2, [pc, #116]	@ (800517c <TIM_OC3_SetConfig+0xd0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d10d      	bne.n	8005126 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005110:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a14      	ldr	r2, [pc, #80]	@ (800517c <TIM_OC3_SetConfig+0xd0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d113      	bne.n	8005156 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005134:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800513c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	011b      	lsls	r3, r3, #4
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	4313      	orrs	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	621a      	str	r2, [r3, #32]
}
 8005170:	bf00      	nop
 8005172:	371c      	adds	r7, #28
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	40010000 	.word	0x40010000

08005180 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	021b      	lsls	r3, r3, #8
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	031b      	lsls	r3, r3, #12
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a10      	ldr	r2, [pc, #64]	@ (800521c <TIM_OC4_SetConfig+0x9c>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d109      	bne.n	80051f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	019b      	lsls	r3, r3, #6
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	621a      	str	r2, [r3, #32]
}
 800520e:	bf00      	nop
 8005210:	371c      	adds	r7, #28
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40010000 	.word	0x40010000

08005220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f023 0201 	bic.w	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800524a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f023 030a 	bic.w	r3, r3, #10
 800525c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	621a      	str	r2, [r3, #32]
}
 8005272:	bf00      	nop
 8005274:	371c      	adds	r7, #28
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr

0800527e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800527e:	b480      	push	{r7}
 8005280:	b087      	sub	sp, #28
 8005282:	af00      	add	r7, sp, #0
 8005284:	60f8      	str	r0, [r7, #12]
 8005286:	60b9      	str	r1, [r7, #8]
 8005288:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f023 0210 	bic.w	r2, r3, #16
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	031b      	lsls	r3, r3, #12
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80052ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	621a      	str	r2, [r3, #32]
}
 80052d2:	bf00      	nop
 80052d4:	371c      	adds	r7, #28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052de:	b480      	push	{r7}
 80052e0:	b085      	sub	sp, #20
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f043 0307 	orr.w	r3, r3, #7
 8005300:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	609a      	str	r2, [r3, #8]
}
 8005308:	bf00      	nop
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	607a      	str	r2, [r7, #4]
 8005320:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800532e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	021a      	lsls	r2, r3, #8
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	431a      	orrs	r2, r3
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4313      	orrs	r3, r2
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	4313      	orrs	r3, r2
 8005340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	609a      	str	r2, [r3, #8]
}
 8005348:	bf00      	nop
 800534a:	371c      	adds	r7, #28
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 031f 	and.w	r3, r3, #31
 8005366:	2201      	movs	r2, #1
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6a1a      	ldr	r2, [r3, #32]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	43db      	mvns	r3, r3
 8005376:	401a      	ands	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a1a      	ldr	r2, [r3, #32]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f003 031f 	and.w	r3, r3, #31
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	fa01 f303 	lsl.w	r3, r1, r3
 800538c:	431a      	orrs	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	621a      	str	r2, [r3, #32]
}
 8005392:	bf00      	nop
 8005394:	371c      	adds	r7, #28
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
	...

080053a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e050      	b.n	800545a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005468 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d018      	beq.n	800542e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005404:	d013      	beq.n	800542e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a18      	ldr	r2, [pc, #96]	@ (800546c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d00e      	beq.n	800542e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a16      	ldr	r2, [pc, #88]	@ (8005470 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d009      	beq.n	800542e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a15      	ldr	r2, [pc, #84]	@ (8005474 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d004      	beq.n	800542e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a13      	ldr	r2, [pc, #76]	@ (8005478 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d10c      	bne.n	8005448 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005434:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	4313      	orrs	r3, r2
 800543e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	40010000 	.word	0x40010000
 800546c:	40000400 	.word	0x40000400
 8005470:	40000800 	.word	0x40000800
 8005474:	40000c00 	.word	0x40000c00
 8005478:	40014000 	.word	0x40014000

0800547c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005490:	2b01      	cmp	r3, #1
 8005492:	d101      	bne.n	8005498 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005494:	2302      	movs	r3, #2
 8005496:	e03d      	b.n	8005514 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	69db      	ldr	r3, [r3, #28]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e042      	b.n	80055e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7fd f9e0 	bl	8002934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2224      	movs	r2, #36	@ 0x24
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68da      	ldr	r2, [r3, #12]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800558a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 fdd3 	bl	8006138 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691a      	ldr	r2, [r3, #16]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695a      	ldr	r2, [r3, #20]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3708      	adds	r7, #8
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b08a      	sub	sp, #40	@ 0x28
 80055ec:	af02      	add	r7, sp, #8
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	603b      	str	r3, [r7, #0]
 80055f4:	4613      	mov	r3, r2
 80055f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b20      	cmp	r3, #32
 8005606:	d175      	bne.n	80056f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d002      	beq.n	8005614 <HAL_UART_Transmit+0x2c>
 800560e:	88fb      	ldrh	r3, [r7, #6]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e06e      	b.n	80056f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2221      	movs	r2, #33	@ 0x21
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005626:	f7fd fbeb 	bl	8002e00 <HAL_GetTick>
 800562a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	88fa      	ldrh	r2, [r7, #6]
 8005630:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	88fa      	ldrh	r2, [r7, #6]
 8005636:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005640:	d108      	bne.n	8005654 <HAL_UART_Transmit+0x6c>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d104      	bne.n	8005654 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800564a:	2300      	movs	r3, #0
 800564c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	61bb      	str	r3, [r7, #24]
 8005652:	e003      	b.n	800565c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005658:	2300      	movs	r3, #0
 800565a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800565c:	e02e      	b.n	80056bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	2200      	movs	r2, #0
 8005666:	2180      	movs	r1, #128	@ 0x80
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 fb37 	bl	8005cdc <UART_WaitOnFlagUntilTimeout>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e03a      	b.n	80056f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10b      	bne.n	800569e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005694:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	3302      	adds	r3, #2
 800569a:	61bb      	str	r3, [r7, #24]
 800569c:	e007      	b.n	80056ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	781a      	ldrb	r2, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	3301      	adds	r3, #1
 80056ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1cb      	bne.n	800565e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2200      	movs	r2, #0
 80056ce:	2140      	movs	r1, #64	@ 0x40
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f000 fb03 	bl	8005cdc <UART_WaitOnFlagUntilTimeout>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e006      	b.n	80056f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056f0:	2300      	movs	r3, #0
 80056f2:	e000      	b.n	80056f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056f4:	2302      	movs	r3, #2
  }
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3720      	adds	r7, #32
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	60f8      	str	r0, [r7, #12]
 8005706:	60b9      	str	r1, [r7, #8]
 8005708:	4613      	mov	r3, r2
 800570a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b20      	cmp	r3, #32
 8005716:	d112      	bne.n	800573e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_UART_Receive_IT+0x26>
 800571e:	88fb      	ldrh	r3, [r7, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e00b      	b.n	8005740 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800572e:	88fb      	ldrh	r3, [r7, #6]
 8005730:	461a      	mov	r2, r3
 8005732:	68b9      	ldr	r1, [r7, #8]
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 fb2a 	bl	8005d8e <UART_Start_Receive_IT>
 800573a:	4603      	mov	r3, r0
 800573c:	e000      	b.n	8005740 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800573e:	2302      	movs	r3, #2
  }
}
 8005740:	4618      	mov	r0, r3
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b0ba      	sub	sp, #232	@ 0xe8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800576e:	2300      	movs	r3, #0
 8005770:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005774:	2300      	movs	r3, #0
 8005776:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800577a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005786:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10f      	bne.n	80057ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800578e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005792:	f003 0320 	and.w	r3, r3, #32
 8005796:	2b00      	cmp	r3, #0
 8005798:	d009      	beq.n	80057ae <HAL_UART_IRQHandler+0x66>
 800579a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800579e:	f003 0320 	and.w	r3, r3, #32
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 fc07 	bl	8005fba <UART_Receive_IT>
      return;
 80057ac:	e273      	b.n	8005c96 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 80de 	beq.w	8005974 <HAL_UART_IRQHandler+0x22c>
 80057b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d106      	bne.n	80057d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057c8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 80d1 	beq.w	8005974 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00b      	beq.n	80057f6 <HAL_UART_IRQHandler+0xae>
 80057de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ee:	f043 0201 	orr.w	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057fa:	f003 0304 	and.w	r3, r3, #4
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00b      	beq.n	800581a <HAL_UART_IRQHandler+0xd2>
 8005802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d005      	beq.n	800581a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005812:	f043 0202 	orr.w	r2, r3, #2
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800581a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800581e:	f003 0302 	and.w	r3, r3, #2
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00b      	beq.n	800583e <HAL_UART_IRQHandler+0xf6>
 8005826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d005      	beq.n	800583e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005836:	f043 0204 	orr.w	r2, r3, #4
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800583e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005842:	f003 0308 	and.w	r3, r3, #8
 8005846:	2b00      	cmp	r3, #0
 8005848:	d011      	beq.n	800586e <HAL_UART_IRQHandler+0x126>
 800584a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800584e:	f003 0320 	and.w	r3, r3, #32
 8005852:	2b00      	cmp	r3, #0
 8005854:	d105      	bne.n	8005862 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005856:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	d005      	beq.n	800586e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005866:	f043 0208 	orr.w	r2, r3, #8
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005872:	2b00      	cmp	r3, #0
 8005874:	f000 820a 	beq.w	8005c8c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b00      	cmp	r3, #0
 8005882:	d008      	beq.n	8005896 <HAL_UART_IRQHandler+0x14e>
 8005884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b00      	cmp	r3, #0
 800588e:	d002      	beq.n	8005896 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 fb92 	bl	8005fba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a0:	2b40      	cmp	r3, #64	@ 0x40
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d103      	bne.n	80058c2 <HAL_UART_IRQHandler+0x17a>
 80058ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d04f      	beq.n	8005962 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 fa9d 	bl	8005e02 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d2:	2b40      	cmp	r3, #64	@ 0x40
 80058d4:	d141      	bne.n	800595a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	3314      	adds	r3, #20
 80058dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3314      	adds	r3, #20
 80058fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005902:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005906:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800590e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005912:	e841 2300 	strex	r3, r2, [r1]
 8005916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800591a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1d9      	bne.n	80058d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005926:	2b00      	cmp	r3, #0
 8005928:	d013      	beq.n	8005952 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800592e:	4a8a      	ldr	r2, [pc, #552]	@ (8005b58 <HAL_UART_IRQHandler+0x410>)
 8005930:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005936:	4618      	mov	r0, r3
 8005938:	f7fd ffd1 	bl	80038de <HAL_DMA_Abort_IT>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d016      	beq.n	8005970 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800594c:	4610      	mov	r0, r2
 800594e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005950:	e00e      	b.n	8005970 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f9ac 	bl	8005cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005958:	e00a      	b.n	8005970 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f9a8 	bl	8005cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005960:	e006      	b.n	8005970 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f9a4 	bl	8005cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800596e:	e18d      	b.n	8005c8c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005970:	bf00      	nop
    return;
 8005972:	e18b      	b.n	8005c8c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005978:	2b01      	cmp	r3, #1
 800597a:	f040 8167 	bne.w	8005c4c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005982:	f003 0310 	and.w	r3, r3, #16
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 8160 	beq.w	8005c4c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800598c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005990:	f003 0310 	and.w	r3, r3, #16
 8005994:	2b00      	cmp	r3, #0
 8005996:	f000 8159 	beq.w	8005c4c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800599a:	2300      	movs	r3, #0
 800599c:	60bb      	str	r3, [r7, #8]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	60bb      	str	r3, [r7, #8]
 80059ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ba:	2b40      	cmp	r3, #64	@ 0x40
 80059bc:	f040 80ce 	bne.w	8005b5c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 80a9 	beq.w	8005b28 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059de:	429a      	cmp	r2, r3
 80059e0:	f080 80a2 	bcs.w	8005b28 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059f6:	f000 8088 	beq.w	8005b0a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	330c      	adds	r3, #12
 8005a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a08:	e853 3f00 	ldrex	r3, [r3]
 8005a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005a10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005a26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a36:	e841 2300 	strex	r3, r2, [r1]
 8005a3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1d9      	bne.n	80059fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	3314      	adds	r3, #20
 8005a4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a50:	e853 3f00 	ldrex	r3, [r3]
 8005a54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a58:	f023 0301 	bic.w	r3, r3, #1
 8005a5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3314      	adds	r3, #20
 8005a66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a6a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a6e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a76:	e841 2300 	strex	r3, r2, [r1]
 8005a7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1e1      	bne.n	8005a46 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	3314      	adds	r3, #20
 8005a88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a8c:	e853 3f00 	ldrex	r3, [r3]
 8005a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3314      	adds	r3, #20
 8005aa2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005aa6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005aac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e3      	bne.n	8005a82 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2220      	movs	r2, #32
 8005abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	330c      	adds	r3, #12
 8005ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ad2:	e853 3f00 	ldrex	r3, [r3]
 8005ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ada:	f023 0310 	bic.w	r3, r3, #16
 8005ade:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	330c      	adds	r3, #12
 8005ae8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005aec:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005aee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005af2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e3      	bne.n	8005ac8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7fd fe7a 	bl	80037fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	4619      	mov	r1, r3
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 f8cf 	bl	8005cc4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005b26:	e0b3      	b.n	8005c90 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b30:	429a      	cmp	r2, r3
 8005b32:	f040 80ad 	bne.w	8005c90 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b40:	f040 80a6 	bne.w	8005c90 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2202      	movs	r2, #2
 8005b48:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b4e:	4619      	mov	r1, r3
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f8b7 	bl	8005cc4 <HAL_UARTEx_RxEventCallback>
      return;
 8005b56:	e09b      	b.n	8005c90 <HAL_UART_IRQHandler+0x548>
 8005b58:	08005ec9 	.word	0x08005ec9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 808e 	beq.w	8005c94 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005b78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 8089 	beq.w	8005c94 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	330c      	adds	r3, #12
 8005ba2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ba6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ba8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e3      	bne.n	8005b82 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3314      	adds	r3, #20
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bca:	6a3b      	ldr	r3, [r7, #32]
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3314      	adds	r3, #20
 8005bda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005bde:	633a      	str	r2, [r7, #48]	@ 0x30
 8005be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005be4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005be6:	e841 2300 	strex	r3, r2, [r1]
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e3      	bne.n	8005bba <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	330c      	adds	r3, #12
 8005c06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0310 	bic.w	r3, r3, #16
 8005c16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	330c      	adds	r3, #12
 8005c20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005c24:	61fa      	str	r2, [r7, #28]
 8005c26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	69b9      	ldr	r1, [r7, #24]
 8005c2a:	69fa      	ldr	r2, [r7, #28]
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	617b      	str	r3, [r7, #20]
   return(result);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e3      	bne.n	8005c00 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c42:	4619      	mov	r1, r3
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f83d 	bl	8005cc4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c4a:	e023      	b.n	8005c94 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d009      	beq.n	8005c6c <HAL_UART_IRQHandler+0x524>
 8005c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f940 	bl	8005eea <UART_Transmit_IT>
    return;
 8005c6a:	e014      	b.n	8005c96 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00e      	beq.n	8005c96 <HAL_UART_IRQHandler+0x54e>
 8005c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f980 	bl	8005f8a <UART_EndTransmit_IT>
    return;
 8005c8a:	e004      	b.n	8005c96 <HAL_UART_IRQHandler+0x54e>
    return;
 8005c8c:	bf00      	nop
 8005c8e:	e002      	b.n	8005c96 <HAL_UART_IRQHandler+0x54e>
      return;
 8005c90:	bf00      	nop
 8005c92:	e000      	b.n	8005c96 <HAL_UART_IRQHandler+0x54e>
      return;
 8005c94:	bf00      	nop
  }
}
 8005c96:	37e8      	adds	r7, #232	@ 0xe8
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	460b      	mov	r3, r1
 8005cce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	603b      	str	r3, [r7, #0]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cec:	e03b      	b.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf4:	d037      	beq.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cf6:	f7fd f883 	bl	8002e00 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	6a3a      	ldr	r2, [r7, #32]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d302      	bcc.n	8005d0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e03a      	b.n	8005d86 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d023      	beq.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b80      	cmp	r3, #128	@ 0x80
 8005d22:	d020      	beq.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2b40      	cmp	r3, #64	@ 0x40
 8005d28:	d01d      	beq.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0308 	and.w	r3, r3, #8
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d116      	bne.n	8005d66 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d38:	2300      	movs	r3, #0
 8005d3a:	617b      	str	r3, [r7, #20]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	617b      	str	r3, [r7, #20]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f000 f857 	bl	8005e02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2208      	movs	r2, #8
 8005d58:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e00f      	b.n	8005d86 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4013      	ands	r3, r2
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	bf0c      	ite	eq
 8005d76:	2301      	moveq	r3, #1
 8005d78:	2300      	movne	r3, #0
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d0b4      	beq.n	8005cee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3718      	adds	r7, #24
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b085      	sub	sp, #20
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	60f8      	str	r0, [r7, #12]
 8005d96:	60b9      	str	r1, [r7, #8]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	88fa      	ldrh	r2, [r7, #6]
 8005da6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	88fa      	ldrh	r2, [r7, #6]
 8005dac:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2222      	movs	r2, #34	@ 0x22
 8005db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dd2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695a      	ldr	r2, [r3, #20]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68da      	ldr	r2, [r3, #12]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f042 0220 	orr.w	r2, r2, #32
 8005df2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3714      	adds	r7, #20
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr

08005e02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e02:	b480      	push	{r7}
 8005e04:	b095      	sub	sp, #84	@ 0x54
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	330c      	adds	r3, #12
 8005e10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e14:	e853 3f00 	ldrex	r3, [r3]
 8005e18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	330c      	adds	r3, #12
 8005e28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e2a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e32:	e841 2300 	strex	r3, r2, [r1]
 8005e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1e5      	bne.n	8005e0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3314      	adds	r3, #20
 8005e44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3314      	adds	r3, #20
 8005e5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e66:	e841 2300 	strex	r3, r2, [r1]
 8005e6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1e5      	bne.n	8005e3e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d119      	bne.n	8005eae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	330c      	adds	r3, #12
 8005e80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f023 0310 	bic.w	r3, r3, #16
 8005e90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	330c      	adds	r3, #12
 8005e98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e9a:	61ba      	str	r2, [r7, #24]
 8005e9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	6979      	ldr	r1, [r7, #20]
 8005ea0:	69ba      	ldr	r2, [r7, #24]
 8005ea2:	e841 2300 	strex	r3, r2, [r1]
 8005ea6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1e5      	bne.n	8005e7a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ebc:	bf00      	nop
 8005ebe:	3754      	adds	r7, #84	@ 0x54
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f7ff fee7 	bl	8005cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ee2:	bf00      	nop
 8005ee4:	3710      	adds	r7, #16
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b085      	sub	sp, #20
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b21      	cmp	r3, #33	@ 0x21
 8005efc:	d13e      	bne.n	8005f7c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f06:	d114      	bne.n	8005f32 <UART_Transmit_IT+0x48>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d110      	bne.n	8005f32 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	881b      	ldrh	r3, [r3, #0]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f24:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	1c9a      	adds	r2, r3, #2
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	621a      	str	r2, [r3, #32]
 8005f30:	e008      	b.n	8005f44 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	1c59      	adds	r1, r3, #1
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	6211      	str	r1, [r2, #32]
 8005f3c:	781a      	ldrb	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	4619      	mov	r1, r3
 8005f52:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10f      	bne.n	8005f78 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68da      	ldr	r2, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f66:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68da      	ldr	r2, [r3, #12]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f76:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	e000      	b.n	8005f7e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f7c:	2302      	movs	r3, #2
  }
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3714      	adds	r7, #20
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr

08005f8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68da      	ldr	r2, [r3, #12]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fa0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2220      	movs	r2, #32
 8005fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f7ff fe76 	bl	8005c9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b08c      	sub	sp, #48	@ 0x30
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b22      	cmp	r3, #34	@ 0x22
 8005fd4:	f040 80aa 	bne.w	800612c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fe0:	d115      	bne.n	800600e <UART_Receive_IT+0x54>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d111      	bne.n	800600e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fee:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006000:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	1c9a      	adds	r2, r3, #2
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	629a      	str	r2, [r3, #40]	@ 0x28
 800600c:	e024      	b.n	8006058 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006012:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601c:	d007      	beq.n	800602e <UART_Receive_IT+0x74>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10a      	bne.n	800603c <UART_Receive_IT+0x82>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d106      	bne.n	800603c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	b2da      	uxtb	r2, r3
 8006036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006038:	701a      	strb	r2, [r3, #0]
 800603a:	e008      	b.n	800604e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	b2db      	uxtb	r3, r3
 8006044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006048:	b2da      	uxtb	r2, r3
 800604a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29b      	uxth	r3, r3
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	4619      	mov	r1, r3
 8006066:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006068:	2b00      	cmp	r3, #0
 800606a:	d15d      	bne.n	8006128 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0220 	bic.w	r2, r2, #32
 800607a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800608a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	695a      	ldr	r2, [r3, #20]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0201 	bic.w	r2, r2, #1
 800609a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d135      	bne.n	800611e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	330c      	adds	r3, #12
 80060be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	613b      	str	r3, [r7, #16]
   return(result);
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	f023 0310 	bic.w	r3, r3, #16
 80060ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	330c      	adds	r3, #12
 80060d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060d8:	623a      	str	r2, [r7, #32]
 80060da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060dc:	69f9      	ldr	r1, [r7, #28]
 80060de:	6a3a      	ldr	r2, [r7, #32]
 80060e0:	e841 2300 	strex	r3, r2, [r1]
 80060e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e5      	bne.n	80060b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0310 	and.w	r3, r3, #16
 80060f6:	2b10      	cmp	r3, #16
 80060f8:	d10a      	bne.n	8006110 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	60fb      	str	r3, [r7, #12]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	60fb      	str	r3, [r7, #12]
 800610e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006114:	4619      	mov	r1, r3
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f7ff fdd4 	bl	8005cc4 <HAL_UARTEx_RxEventCallback>
 800611c:	e002      	b.n	8006124 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f7fb fa54 	bl	80015cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006124:	2300      	movs	r3, #0
 8006126:	e002      	b.n	800612e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006128:	2300      	movs	r3, #0
 800612a:	e000      	b.n	800612e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800612c:	2302      	movs	r3, #2
  }
}
 800612e:	4618      	mov	r0, r3
 8006130:	3730      	adds	r7, #48	@ 0x30
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
	...

08006138 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800613c:	b0c0      	sub	sp, #256	@ 0x100
 800613e:	af00      	add	r7, sp, #0
 8006140:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006154:	68d9      	ldr	r1, [r3, #12]
 8006156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	ea40 0301 	orr.w	r3, r0, r1
 8006160:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006166:	689a      	ldr	r2, [r3, #8]
 8006168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	431a      	orrs	r2, r3
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	431a      	orrs	r2, r3
 8006178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	4313      	orrs	r3, r2
 8006180:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006190:	f021 010c 	bic.w	r1, r1, #12
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800619e:	430b      	orrs	r3, r1
 80061a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80061ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b2:	6999      	ldr	r1, [r3, #24]
 80061b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	ea40 0301 	orr.w	r3, r0, r1
 80061be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	4b8f      	ldr	r3, [pc, #572]	@ (8006404 <UART_SetConfig+0x2cc>)
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d005      	beq.n	80061d8 <UART_SetConfig+0xa0>
 80061cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	4b8d      	ldr	r3, [pc, #564]	@ (8006408 <UART_SetConfig+0x2d0>)
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d104      	bne.n	80061e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061d8:	f7fe fa02 	bl	80045e0 <HAL_RCC_GetPCLK2Freq>
 80061dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061e0:	e003      	b.n	80061ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061e2:	f7fe f9e9 	bl	80045b8 <HAL_RCC_GetPCLK1Freq>
 80061e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f4:	f040 810c 	bne.w	8006410 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061fc:	2200      	movs	r2, #0
 80061fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006202:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006206:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800620a:	4622      	mov	r2, r4
 800620c:	462b      	mov	r3, r5
 800620e:	1891      	adds	r1, r2, r2
 8006210:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006212:	415b      	adcs	r3, r3
 8006214:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006216:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800621a:	4621      	mov	r1, r4
 800621c:	eb12 0801 	adds.w	r8, r2, r1
 8006220:	4629      	mov	r1, r5
 8006222:	eb43 0901 	adc.w	r9, r3, r1
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006232:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006236:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800623a:	4690      	mov	r8, r2
 800623c:	4699      	mov	r9, r3
 800623e:	4623      	mov	r3, r4
 8006240:	eb18 0303 	adds.w	r3, r8, r3
 8006244:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006248:	462b      	mov	r3, r5
 800624a:	eb49 0303 	adc.w	r3, r9, r3
 800624e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800625e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006262:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006266:	460b      	mov	r3, r1
 8006268:	18db      	adds	r3, r3, r3
 800626a:	653b      	str	r3, [r7, #80]	@ 0x50
 800626c:	4613      	mov	r3, r2
 800626e:	eb42 0303 	adc.w	r3, r2, r3
 8006272:	657b      	str	r3, [r7, #84]	@ 0x54
 8006274:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006278:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800627c:	f7fa fcd4 	bl	8000c28 <__aeabi_uldivmod>
 8006280:	4602      	mov	r2, r0
 8006282:	460b      	mov	r3, r1
 8006284:	4b61      	ldr	r3, [pc, #388]	@ (800640c <UART_SetConfig+0x2d4>)
 8006286:	fba3 2302 	umull	r2, r3, r3, r2
 800628a:	095b      	lsrs	r3, r3, #5
 800628c:	011c      	lsls	r4, r3, #4
 800628e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006292:	2200      	movs	r2, #0
 8006294:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006298:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800629c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80062a0:	4642      	mov	r2, r8
 80062a2:	464b      	mov	r3, r9
 80062a4:	1891      	adds	r1, r2, r2
 80062a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80062a8:	415b      	adcs	r3, r3
 80062aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80062b0:	4641      	mov	r1, r8
 80062b2:	eb12 0a01 	adds.w	sl, r2, r1
 80062b6:	4649      	mov	r1, r9
 80062b8:	eb43 0b01 	adc.w	fp, r3, r1
 80062bc:	f04f 0200 	mov.w	r2, #0
 80062c0:	f04f 0300 	mov.w	r3, #0
 80062c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062d0:	4692      	mov	sl, r2
 80062d2:	469b      	mov	fp, r3
 80062d4:	4643      	mov	r3, r8
 80062d6:	eb1a 0303 	adds.w	r3, sl, r3
 80062da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062de:	464b      	mov	r3, r9
 80062e0:	eb4b 0303 	adc.w	r3, fp, r3
 80062e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062fc:	460b      	mov	r3, r1
 80062fe:	18db      	adds	r3, r3, r3
 8006300:	643b      	str	r3, [r7, #64]	@ 0x40
 8006302:	4613      	mov	r3, r2
 8006304:	eb42 0303 	adc.w	r3, r2, r3
 8006308:	647b      	str	r3, [r7, #68]	@ 0x44
 800630a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800630e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006312:	f7fa fc89 	bl	8000c28 <__aeabi_uldivmod>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4611      	mov	r1, r2
 800631c:	4b3b      	ldr	r3, [pc, #236]	@ (800640c <UART_SetConfig+0x2d4>)
 800631e:	fba3 2301 	umull	r2, r3, r3, r1
 8006322:	095b      	lsrs	r3, r3, #5
 8006324:	2264      	movs	r2, #100	@ 0x64
 8006326:	fb02 f303 	mul.w	r3, r2, r3
 800632a:	1acb      	subs	r3, r1, r3
 800632c:	00db      	lsls	r3, r3, #3
 800632e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006332:	4b36      	ldr	r3, [pc, #216]	@ (800640c <UART_SetConfig+0x2d4>)
 8006334:	fba3 2302 	umull	r2, r3, r3, r2
 8006338:	095b      	lsrs	r3, r3, #5
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006340:	441c      	add	r4, r3
 8006342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006346:	2200      	movs	r2, #0
 8006348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800634c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006350:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006354:	4642      	mov	r2, r8
 8006356:	464b      	mov	r3, r9
 8006358:	1891      	adds	r1, r2, r2
 800635a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800635c:	415b      	adcs	r3, r3
 800635e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006360:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006364:	4641      	mov	r1, r8
 8006366:	1851      	adds	r1, r2, r1
 8006368:	6339      	str	r1, [r7, #48]	@ 0x30
 800636a:	4649      	mov	r1, r9
 800636c:	414b      	adcs	r3, r1
 800636e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006370:	f04f 0200 	mov.w	r2, #0
 8006374:	f04f 0300 	mov.w	r3, #0
 8006378:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800637c:	4659      	mov	r1, fp
 800637e:	00cb      	lsls	r3, r1, #3
 8006380:	4651      	mov	r1, sl
 8006382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006386:	4651      	mov	r1, sl
 8006388:	00ca      	lsls	r2, r1, #3
 800638a:	4610      	mov	r0, r2
 800638c:	4619      	mov	r1, r3
 800638e:	4603      	mov	r3, r0
 8006390:	4642      	mov	r2, r8
 8006392:	189b      	adds	r3, r3, r2
 8006394:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006398:	464b      	mov	r3, r9
 800639a:	460a      	mov	r2, r1
 800639c:	eb42 0303 	adc.w	r3, r2, r3
 80063a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80063b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80063b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80063b8:	460b      	mov	r3, r1
 80063ba:	18db      	adds	r3, r3, r3
 80063bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063be:	4613      	mov	r3, r2
 80063c0:	eb42 0303 	adc.w	r3, r2, r3
 80063c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063ce:	f7fa fc2b 	bl	8000c28 <__aeabi_uldivmod>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <UART_SetConfig+0x2d4>)
 80063d8:	fba3 1302 	umull	r1, r3, r3, r2
 80063dc:	095b      	lsrs	r3, r3, #5
 80063de:	2164      	movs	r1, #100	@ 0x64
 80063e0:	fb01 f303 	mul.w	r3, r1, r3
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	00db      	lsls	r3, r3, #3
 80063e8:	3332      	adds	r3, #50	@ 0x32
 80063ea:	4a08      	ldr	r2, [pc, #32]	@ (800640c <UART_SetConfig+0x2d4>)
 80063ec:	fba2 2303 	umull	r2, r3, r2, r3
 80063f0:	095b      	lsrs	r3, r3, #5
 80063f2:	f003 0207 	and.w	r2, r3, #7
 80063f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4422      	add	r2, r4
 80063fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006400:	e106      	b.n	8006610 <UART_SetConfig+0x4d8>
 8006402:	bf00      	nop
 8006404:	40011000 	.word	0x40011000
 8006408:	40011400 	.word	0x40011400
 800640c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006410:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006414:	2200      	movs	r2, #0
 8006416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800641a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800641e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006422:	4642      	mov	r2, r8
 8006424:	464b      	mov	r3, r9
 8006426:	1891      	adds	r1, r2, r2
 8006428:	6239      	str	r1, [r7, #32]
 800642a:	415b      	adcs	r3, r3
 800642c:	627b      	str	r3, [r7, #36]	@ 0x24
 800642e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006432:	4641      	mov	r1, r8
 8006434:	1854      	adds	r4, r2, r1
 8006436:	4649      	mov	r1, r9
 8006438:	eb43 0501 	adc.w	r5, r3, r1
 800643c:	f04f 0200 	mov.w	r2, #0
 8006440:	f04f 0300 	mov.w	r3, #0
 8006444:	00eb      	lsls	r3, r5, #3
 8006446:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800644a:	00e2      	lsls	r2, r4, #3
 800644c:	4614      	mov	r4, r2
 800644e:	461d      	mov	r5, r3
 8006450:	4643      	mov	r3, r8
 8006452:	18e3      	adds	r3, r4, r3
 8006454:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006458:	464b      	mov	r3, r9
 800645a:	eb45 0303 	adc.w	r3, r5, r3
 800645e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800646e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006472:	f04f 0200 	mov.w	r2, #0
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800647e:	4629      	mov	r1, r5
 8006480:	008b      	lsls	r3, r1, #2
 8006482:	4621      	mov	r1, r4
 8006484:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006488:	4621      	mov	r1, r4
 800648a:	008a      	lsls	r2, r1, #2
 800648c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006490:	f7fa fbca 	bl	8000c28 <__aeabi_uldivmod>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4b60      	ldr	r3, [pc, #384]	@ (800661c <UART_SetConfig+0x4e4>)
 800649a:	fba3 2302 	umull	r2, r3, r3, r2
 800649e:	095b      	lsrs	r3, r3, #5
 80064a0:	011c      	lsls	r4, r3, #4
 80064a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a6:	2200      	movs	r2, #0
 80064a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80064ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80064b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80064b4:	4642      	mov	r2, r8
 80064b6:	464b      	mov	r3, r9
 80064b8:	1891      	adds	r1, r2, r2
 80064ba:	61b9      	str	r1, [r7, #24]
 80064bc:	415b      	adcs	r3, r3
 80064be:	61fb      	str	r3, [r7, #28]
 80064c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064c4:	4641      	mov	r1, r8
 80064c6:	1851      	adds	r1, r2, r1
 80064c8:	6139      	str	r1, [r7, #16]
 80064ca:	4649      	mov	r1, r9
 80064cc:	414b      	adcs	r3, r1
 80064ce:	617b      	str	r3, [r7, #20]
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064dc:	4659      	mov	r1, fp
 80064de:	00cb      	lsls	r3, r1, #3
 80064e0:	4651      	mov	r1, sl
 80064e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064e6:	4651      	mov	r1, sl
 80064e8:	00ca      	lsls	r2, r1, #3
 80064ea:	4610      	mov	r0, r2
 80064ec:	4619      	mov	r1, r3
 80064ee:	4603      	mov	r3, r0
 80064f0:	4642      	mov	r2, r8
 80064f2:	189b      	adds	r3, r3, r2
 80064f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064f8:	464b      	mov	r3, r9
 80064fa:	460a      	mov	r2, r1
 80064fc:	eb42 0303 	adc.w	r3, r2, r3
 8006500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800650e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006510:	f04f 0200 	mov.w	r2, #0
 8006514:	f04f 0300 	mov.w	r3, #0
 8006518:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800651c:	4649      	mov	r1, r9
 800651e:	008b      	lsls	r3, r1, #2
 8006520:	4641      	mov	r1, r8
 8006522:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006526:	4641      	mov	r1, r8
 8006528:	008a      	lsls	r2, r1, #2
 800652a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800652e:	f7fa fb7b 	bl	8000c28 <__aeabi_uldivmod>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4611      	mov	r1, r2
 8006538:	4b38      	ldr	r3, [pc, #224]	@ (800661c <UART_SetConfig+0x4e4>)
 800653a:	fba3 2301 	umull	r2, r3, r3, r1
 800653e:	095b      	lsrs	r3, r3, #5
 8006540:	2264      	movs	r2, #100	@ 0x64
 8006542:	fb02 f303 	mul.w	r3, r2, r3
 8006546:	1acb      	subs	r3, r1, r3
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	3332      	adds	r3, #50	@ 0x32
 800654c:	4a33      	ldr	r2, [pc, #204]	@ (800661c <UART_SetConfig+0x4e4>)
 800654e:	fba2 2303 	umull	r2, r3, r2, r3
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006558:	441c      	add	r4, r3
 800655a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800655e:	2200      	movs	r2, #0
 8006560:	673b      	str	r3, [r7, #112]	@ 0x70
 8006562:	677a      	str	r2, [r7, #116]	@ 0x74
 8006564:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006568:	4642      	mov	r2, r8
 800656a:	464b      	mov	r3, r9
 800656c:	1891      	adds	r1, r2, r2
 800656e:	60b9      	str	r1, [r7, #8]
 8006570:	415b      	adcs	r3, r3
 8006572:	60fb      	str	r3, [r7, #12]
 8006574:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006578:	4641      	mov	r1, r8
 800657a:	1851      	adds	r1, r2, r1
 800657c:	6039      	str	r1, [r7, #0]
 800657e:	4649      	mov	r1, r9
 8006580:	414b      	adcs	r3, r1
 8006582:	607b      	str	r3, [r7, #4]
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	f04f 0300 	mov.w	r3, #0
 800658c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006590:	4659      	mov	r1, fp
 8006592:	00cb      	lsls	r3, r1, #3
 8006594:	4651      	mov	r1, sl
 8006596:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800659a:	4651      	mov	r1, sl
 800659c:	00ca      	lsls	r2, r1, #3
 800659e:	4610      	mov	r0, r2
 80065a0:	4619      	mov	r1, r3
 80065a2:	4603      	mov	r3, r0
 80065a4:	4642      	mov	r2, r8
 80065a6:	189b      	adds	r3, r3, r2
 80065a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065aa:	464b      	mov	r3, r9
 80065ac:	460a      	mov	r2, r1
 80065ae:	eb42 0303 	adc.w	r3, r2, r3
 80065b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80065b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80065be:	667a      	str	r2, [r7, #100]	@ 0x64
 80065c0:	f04f 0200 	mov.w	r2, #0
 80065c4:	f04f 0300 	mov.w	r3, #0
 80065c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065cc:	4649      	mov	r1, r9
 80065ce:	008b      	lsls	r3, r1, #2
 80065d0:	4641      	mov	r1, r8
 80065d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065d6:	4641      	mov	r1, r8
 80065d8:	008a      	lsls	r2, r1, #2
 80065da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80065de:	f7fa fb23 	bl	8000c28 <__aeabi_uldivmod>
 80065e2:	4602      	mov	r2, r0
 80065e4:	460b      	mov	r3, r1
 80065e6:	4b0d      	ldr	r3, [pc, #52]	@ (800661c <UART_SetConfig+0x4e4>)
 80065e8:	fba3 1302 	umull	r1, r3, r3, r2
 80065ec:	095b      	lsrs	r3, r3, #5
 80065ee:	2164      	movs	r1, #100	@ 0x64
 80065f0:	fb01 f303 	mul.w	r3, r1, r3
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	3332      	adds	r3, #50	@ 0x32
 80065fa:	4a08      	ldr	r2, [pc, #32]	@ (800661c <UART_SetConfig+0x4e4>)
 80065fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006600:	095b      	lsrs	r3, r3, #5
 8006602:	f003 020f 	and.w	r2, r3, #15
 8006606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4422      	add	r2, r4
 800660e:	609a      	str	r2, [r3, #8]
}
 8006610:	bf00      	nop
 8006612:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006616:	46bd      	mov	sp, r7
 8006618:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800661c:	51eb851f 	.word	0x51eb851f

08006620 <atoi>:
 8006620:	220a      	movs	r2, #10
 8006622:	2100      	movs	r1, #0
 8006624:	f000 b87a 	b.w	800671c <strtol>

08006628 <_strtol_l.isra.0>:
 8006628:	2b24      	cmp	r3, #36	@ 0x24
 800662a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662e:	4686      	mov	lr, r0
 8006630:	4690      	mov	r8, r2
 8006632:	d801      	bhi.n	8006638 <_strtol_l.isra.0+0x10>
 8006634:	2b01      	cmp	r3, #1
 8006636:	d106      	bne.n	8006646 <_strtol_l.isra.0+0x1e>
 8006638:	f000 fb8e 	bl	8006d58 <__errno>
 800663c:	2316      	movs	r3, #22
 800663e:	6003      	str	r3, [r0, #0]
 8006640:	2000      	movs	r0, #0
 8006642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006646:	4834      	ldr	r0, [pc, #208]	@ (8006718 <_strtol_l.isra.0+0xf0>)
 8006648:	460d      	mov	r5, r1
 800664a:	462a      	mov	r2, r5
 800664c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006650:	5d06      	ldrb	r6, [r0, r4]
 8006652:	f016 0608 	ands.w	r6, r6, #8
 8006656:	d1f8      	bne.n	800664a <_strtol_l.isra.0+0x22>
 8006658:	2c2d      	cmp	r4, #45	@ 0x2d
 800665a:	d110      	bne.n	800667e <_strtol_l.isra.0+0x56>
 800665c:	782c      	ldrb	r4, [r5, #0]
 800665e:	2601      	movs	r6, #1
 8006660:	1c95      	adds	r5, r2, #2
 8006662:	f033 0210 	bics.w	r2, r3, #16
 8006666:	d115      	bne.n	8006694 <_strtol_l.isra.0+0x6c>
 8006668:	2c30      	cmp	r4, #48	@ 0x30
 800666a:	d10d      	bne.n	8006688 <_strtol_l.isra.0+0x60>
 800666c:	782a      	ldrb	r2, [r5, #0]
 800666e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006672:	2a58      	cmp	r2, #88	@ 0x58
 8006674:	d108      	bne.n	8006688 <_strtol_l.isra.0+0x60>
 8006676:	786c      	ldrb	r4, [r5, #1]
 8006678:	3502      	adds	r5, #2
 800667a:	2310      	movs	r3, #16
 800667c:	e00a      	b.n	8006694 <_strtol_l.isra.0+0x6c>
 800667e:	2c2b      	cmp	r4, #43	@ 0x2b
 8006680:	bf04      	itt	eq
 8006682:	782c      	ldrbeq	r4, [r5, #0]
 8006684:	1c95      	addeq	r5, r2, #2
 8006686:	e7ec      	b.n	8006662 <_strtol_l.isra.0+0x3a>
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1f6      	bne.n	800667a <_strtol_l.isra.0+0x52>
 800668c:	2c30      	cmp	r4, #48	@ 0x30
 800668e:	bf14      	ite	ne
 8006690:	230a      	movne	r3, #10
 8006692:	2308      	moveq	r3, #8
 8006694:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006698:	f10c 3cff 	add.w	ip, ip, #4294967295
 800669c:	2200      	movs	r2, #0
 800669e:	fbbc f9f3 	udiv	r9, ip, r3
 80066a2:	4610      	mov	r0, r2
 80066a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80066a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80066ac:	2f09      	cmp	r7, #9
 80066ae:	d80f      	bhi.n	80066d0 <_strtol_l.isra.0+0xa8>
 80066b0:	463c      	mov	r4, r7
 80066b2:	42a3      	cmp	r3, r4
 80066b4:	dd1b      	ble.n	80066ee <_strtol_l.isra.0+0xc6>
 80066b6:	1c57      	adds	r7, r2, #1
 80066b8:	d007      	beq.n	80066ca <_strtol_l.isra.0+0xa2>
 80066ba:	4581      	cmp	r9, r0
 80066bc:	d314      	bcc.n	80066e8 <_strtol_l.isra.0+0xc0>
 80066be:	d101      	bne.n	80066c4 <_strtol_l.isra.0+0x9c>
 80066c0:	45a2      	cmp	sl, r4
 80066c2:	db11      	blt.n	80066e8 <_strtol_l.isra.0+0xc0>
 80066c4:	fb00 4003 	mla	r0, r0, r3, r4
 80066c8:	2201      	movs	r2, #1
 80066ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066ce:	e7eb      	b.n	80066a8 <_strtol_l.isra.0+0x80>
 80066d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80066d4:	2f19      	cmp	r7, #25
 80066d6:	d801      	bhi.n	80066dc <_strtol_l.isra.0+0xb4>
 80066d8:	3c37      	subs	r4, #55	@ 0x37
 80066da:	e7ea      	b.n	80066b2 <_strtol_l.isra.0+0x8a>
 80066dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80066e0:	2f19      	cmp	r7, #25
 80066e2:	d804      	bhi.n	80066ee <_strtol_l.isra.0+0xc6>
 80066e4:	3c57      	subs	r4, #87	@ 0x57
 80066e6:	e7e4      	b.n	80066b2 <_strtol_l.isra.0+0x8a>
 80066e8:	f04f 32ff 	mov.w	r2, #4294967295
 80066ec:	e7ed      	b.n	80066ca <_strtol_l.isra.0+0xa2>
 80066ee:	1c53      	adds	r3, r2, #1
 80066f0:	d108      	bne.n	8006704 <_strtol_l.isra.0+0xdc>
 80066f2:	2322      	movs	r3, #34	@ 0x22
 80066f4:	f8ce 3000 	str.w	r3, [lr]
 80066f8:	4660      	mov	r0, ip
 80066fa:	f1b8 0f00 	cmp.w	r8, #0
 80066fe:	d0a0      	beq.n	8006642 <_strtol_l.isra.0+0x1a>
 8006700:	1e69      	subs	r1, r5, #1
 8006702:	e006      	b.n	8006712 <_strtol_l.isra.0+0xea>
 8006704:	b106      	cbz	r6, 8006708 <_strtol_l.isra.0+0xe0>
 8006706:	4240      	negs	r0, r0
 8006708:	f1b8 0f00 	cmp.w	r8, #0
 800670c:	d099      	beq.n	8006642 <_strtol_l.isra.0+0x1a>
 800670e:	2a00      	cmp	r2, #0
 8006710:	d1f6      	bne.n	8006700 <_strtol_l.isra.0+0xd8>
 8006712:	f8c8 1000 	str.w	r1, [r8]
 8006716:	e794      	b.n	8006642 <_strtol_l.isra.0+0x1a>
 8006718:	08008ee9 	.word	0x08008ee9

0800671c <strtol>:
 800671c:	4613      	mov	r3, r2
 800671e:	460a      	mov	r2, r1
 8006720:	4601      	mov	r1, r0
 8006722:	4802      	ldr	r0, [pc, #8]	@ (800672c <strtol+0x10>)
 8006724:	6800      	ldr	r0, [r0, #0]
 8006726:	f7ff bf7f 	b.w	8006628 <_strtol_l.isra.0>
 800672a:	bf00      	nop
 800672c:	2000001c 	.word	0x2000001c

08006730 <std>:
 8006730:	2300      	movs	r3, #0
 8006732:	b510      	push	{r4, lr}
 8006734:	4604      	mov	r4, r0
 8006736:	e9c0 3300 	strd	r3, r3, [r0]
 800673a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800673e:	6083      	str	r3, [r0, #8]
 8006740:	8181      	strh	r1, [r0, #12]
 8006742:	6643      	str	r3, [r0, #100]	@ 0x64
 8006744:	81c2      	strh	r2, [r0, #14]
 8006746:	6183      	str	r3, [r0, #24]
 8006748:	4619      	mov	r1, r3
 800674a:	2208      	movs	r2, #8
 800674c:	305c      	adds	r0, #92	@ 0x5c
 800674e:	f000 fa23 	bl	8006b98 <memset>
 8006752:	4b0d      	ldr	r3, [pc, #52]	@ (8006788 <std+0x58>)
 8006754:	6263      	str	r3, [r4, #36]	@ 0x24
 8006756:	4b0d      	ldr	r3, [pc, #52]	@ (800678c <std+0x5c>)
 8006758:	62a3      	str	r3, [r4, #40]	@ 0x28
 800675a:	4b0d      	ldr	r3, [pc, #52]	@ (8006790 <std+0x60>)
 800675c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800675e:	4b0d      	ldr	r3, [pc, #52]	@ (8006794 <std+0x64>)
 8006760:	6323      	str	r3, [r4, #48]	@ 0x30
 8006762:	4b0d      	ldr	r3, [pc, #52]	@ (8006798 <std+0x68>)
 8006764:	6224      	str	r4, [r4, #32]
 8006766:	429c      	cmp	r4, r3
 8006768:	d006      	beq.n	8006778 <std+0x48>
 800676a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800676e:	4294      	cmp	r4, r2
 8006770:	d002      	beq.n	8006778 <std+0x48>
 8006772:	33d0      	adds	r3, #208	@ 0xd0
 8006774:	429c      	cmp	r4, r3
 8006776:	d105      	bne.n	8006784 <std+0x54>
 8006778:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800677c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006780:	f000 bb14 	b.w	8006dac <__retarget_lock_init_recursive>
 8006784:	bd10      	pop	{r4, pc}
 8006786:	bf00      	nop
 8006788:	080069e9 	.word	0x080069e9
 800678c:	08006a0b 	.word	0x08006a0b
 8006790:	08006a43 	.word	0x08006a43
 8006794:	08006a67 	.word	0x08006a67
 8006798:	20000b40 	.word	0x20000b40

0800679c <stdio_exit_handler>:
 800679c:	4a02      	ldr	r2, [pc, #8]	@ (80067a8 <stdio_exit_handler+0xc>)
 800679e:	4903      	ldr	r1, [pc, #12]	@ (80067ac <stdio_exit_handler+0x10>)
 80067a0:	4803      	ldr	r0, [pc, #12]	@ (80067b0 <stdio_exit_handler+0x14>)
 80067a2:	f000 b869 	b.w	8006878 <_fwalk_sglue>
 80067a6:	bf00      	nop
 80067a8:	20000010 	.word	0x20000010
 80067ac:	08007971 	.word	0x08007971
 80067b0:	20000020 	.word	0x20000020

080067b4 <cleanup_stdio>:
 80067b4:	6841      	ldr	r1, [r0, #4]
 80067b6:	4b0c      	ldr	r3, [pc, #48]	@ (80067e8 <cleanup_stdio+0x34>)
 80067b8:	4299      	cmp	r1, r3
 80067ba:	b510      	push	{r4, lr}
 80067bc:	4604      	mov	r4, r0
 80067be:	d001      	beq.n	80067c4 <cleanup_stdio+0x10>
 80067c0:	f001 f8d6 	bl	8007970 <_fflush_r>
 80067c4:	68a1      	ldr	r1, [r4, #8]
 80067c6:	4b09      	ldr	r3, [pc, #36]	@ (80067ec <cleanup_stdio+0x38>)
 80067c8:	4299      	cmp	r1, r3
 80067ca:	d002      	beq.n	80067d2 <cleanup_stdio+0x1e>
 80067cc:	4620      	mov	r0, r4
 80067ce:	f001 f8cf 	bl	8007970 <_fflush_r>
 80067d2:	68e1      	ldr	r1, [r4, #12]
 80067d4:	4b06      	ldr	r3, [pc, #24]	@ (80067f0 <cleanup_stdio+0x3c>)
 80067d6:	4299      	cmp	r1, r3
 80067d8:	d004      	beq.n	80067e4 <cleanup_stdio+0x30>
 80067da:	4620      	mov	r0, r4
 80067dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e0:	f001 b8c6 	b.w	8007970 <_fflush_r>
 80067e4:	bd10      	pop	{r4, pc}
 80067e6:	bf00      	nop
 80067e8:	20000b40 	.word	0x20000b40
 80067ec:	20000ba8 	.word	0x20000ba8
 80067f0:	20000c10 	.word	0x20000c10

080067f4 <global_stdio_init.part.0>:
 80067f4:	b510      	push	{r4, lr}
 80067f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006824 <global_stdio_init.part.0+0x30>)
 80067f8:	4c0b      	ldr	r4, [pc, #44]	@ (8006828 <global_stdio_init.part.0+0x34>)
 80067fa:	4a0c      	ldr	r2, [pc, #48]	@ (800682c <global_stdio_init.part.0+0x38>)
 80067fc:	601a      	str	r2, [r3, #0]
 80067fe:	4620      	mov	r0, r4
 8006800:	2200      	movs	r2, #0
 8006802:	2104      	movs	r1, #4
 8006804:	f7ff ff94 	bl	8006730 <std>
 8006808:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800680c:	2201      	movs	r2, #1
 800680e:	2109      	movs	r1, #9
 8006810:	f7ff ff8e 	bl	8006730 <std>
 8006814:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006818:	2202      	movs	r2, #2
 800681a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800681e:	2112      	movs	r1, #18
 8006820:	f7ff bf86 	b.w	8006730 <std>
 8006824:	20000c78 	.word	0x20000c78
 8006828:	20000b40 	.word	0x20000b40
 800682c:	0800679d 	.word	0x0800679d

08006830 <__sfp_lock_acquire>:
 8006830:	4801      	ldr	r0, [pc, #4]	@ (8006838 <__sfp_lock_acquire+0x8>)
 8006832:	f000 babc 	b.w	8006dae <__retarget_lock_acquire_recursive>
 8006836:	bf00      	nop
 8006838:	20000c81 	.word	0x20000c81

0800683c <__sfp_lock_release>:
 800683c:	4801      	ldr	r0, [pc, #4]	@ (8006844 <__sfp_lock_release+0x8>)
 800683e:	f000 bab7 	b.w	8006db0 <__retarget_lock_release_recursive>
 8006842:	bf00      	nop
 8006844:	20000c81 	.word	0x20000c81

08006848 <__sinit>:
 8006848:	b510      	push	{r4, lr}
 800684a:	4604      	mov	r4, r0
 800684c:	f7ff fff0 	bl	8006830 <__sfp_lock_acquire>
 8006850:	6a23      	ldr	r3, [r4, #32]
 8006852:	b11b      	cbz	r3, 800685c <__sinit+0x14>
 8006854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006858:	f7ff bff0 	b.w	800683c <__sfp_lock_release>
 800685c:	4b04      	ldr	r3, [pc, #16]	@ (8006870 <__sinit+0x28>)
 800685e:	6223      	str	r3, [r4, #32]
 8006860:	4b04      	ldr	r3, [pc, #16]	@ (8006874 <__sinit+0x2c>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1f5      	bne.n	8006854 <__sinit+0xc>
 8006868:	f7ff ffc4 	bl	80067f4 <global_stdio_init.part.0>
 800686c:	e7f2      	b.n	8006854 <__sinit+0xc>
 800686e:	bf00      	nop
 8006870:	080067b5 	.word	0x080067b5
 8006874:	20000c78 	.word	0x20000c78

08006878 <_fwalk_sglue>:
 8006878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800687c:	4607      	mov	r7, r0
 800687e:	4688      	mov	r8, r1
 8006880:	4614      	mov	r4, r2
 8006882:	2600      	movs	r6, #0
 8006884:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006888:	f1b9 0901 	subs.w	r9, r9, #1
 800688c:	d505      	bpl.n	800689a <_fwalk_sglue+0x22>
 800688e:	6824      	ldr	r4, [r4, #0]
 8006890:	2c00      	cmp	r4, #0
 8006892:	d1f7      	bne.n	8006884 <_fwalk_sglue+0xc>
 8006894:	4630      	mov	r0, r6
 8006896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800689a:	89ab      	ldrh	r3, [r5, #12]
 800689c:	2b01      	cmp	r3, #1
 800689e:	d907      	bls.n	80068b0 <_fwalk_sglue+0x38>
 80068a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068a4:	3301      	adds	r3, #1
 80068a6:	d003      	beq.n	80068b0 <_fwalk_sglue+0x38>
 80068a8:	4629      	mov	r1, r5
 80068aa:	4638      	mov	r0, r7
 80068ac:	47c0      	blx	r8
 80068ae:	4306      	orrs	r6, r0
 80068b0:	3568      	adds	r5, #104	@ 0x68
 80068b2:	e7e9      	b.n	8006888 <_fwalk_sglue+0x10>

080068b4 <iprintf>:
 80068b4:	b40f      	push	{r0, r1, r2, r3}
 80068b6:	b507      	push	{r0, r1, r2, lr}
 80068b8:	4906      	ldr	r1, [pc, #24]	@ (80068d4 <iprintf+0x20>)
 80068ba:	ab04      	add	r3, sp, #16
 80068bc:	6808      	ldr	r0, [r1, #0]
 80068be:	f853 2b04 	ldr.w	r2, [r3], #4
 80068c2:	6881      	ldr	r1, [r0, #8]
 80068c4:	9301      	str	r3, [sp, #4]
 80068c6:	f000 fd2b 	bl	8007320 <_vfiprintf_r>
 80068ca:	b003      	add	sp, #12
 80068cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80068d0:	b004      	add	sp, #16
 80068d2:	4770      	bx	lr
 80068d4:	2000001c 	.word	0x2000001c

080068d8 <putchar>:
 80068d8:	4b02      	ldr	r3, [pc, #8]	@ (80068e4 <putchar+0xc>)
 80068da:	4601      	mov	r1, r0
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	6882      	ldr	r2, [r0, #8]
 80068e0:	f001 b8e2 	b.w	8007aa8 <_putc_r>
 80068e4:	2000001c 	.word	0x2000001c

080068e8 <_puts_r>:
 80068e8:	6a03      	ldr	r3, [r0, #32]
 80068ea:	b570      	push	{r4, r5, r6, lr}
 80068ec:	6884      	ldr	r4, [r0, #8]
 80068ee:	4605      	mov	r5, r0
 80068f0:	460e      	mov	r6, r1
 80068f2:	b90b      	cbnz	r3, 80068f8 <_puts_r+0x10>
 80068f4:	f7ff ffa8 	bl	8006848 <__sinit>
 80068f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068fa:	07db      	lsls	r3, r3, #31
 80068fc:	d405      	bmi.n	800690a <_puts_r+0x22>
 80068fe:	89a3      	ldrh	r3, [r4, #12]
 8006900:	0598      	lsls	r0, r3, #22
 8006902:	d402      	bmi.n	800690a <_puts_r+0x22>
 8006904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006906:	f000 fa52 	bl	8006dae <__retarget_lock_acquire_recursive>
 800690a:	89a3      	ldrh	r3, [r4, #12]
 800690c:	0719      	lsls	r1, r3, #28
 800690e:	d502      	bpl.n	8006916 <_puts_r+0x2e>
 8006910:	6923      	ldr	r3, [r4, #16]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d135      	bne.n	8006982 <_puts_r+0x9a>
 8006916:	4621      	mov	r1, r4
 8006918:	4628      	mov	r0, r5
 800691a:	f000 f8e7 	bl	8006aec <__swsetup_r>
 800691e:	b380      	cbz	r0, 8006982 <_puts_r+0x9a>
 8006920:	f04f 35ff 	mov.w	r5, #4294967295
 8006924:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006926:	07da      	lsls	r2, r3, #31
 8006928:	d405      	bmi.n	8006936 <_puts_r+0x4e>
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	059b      	lsls	r3, r3, #22
 800692e:	d402      	bmi.n	8006936 <_puts_r+0x4e>
 8006930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006932:	f000 fa3d 	bl	8006db0 <__retarget_lock_release_recursive>
 8006936:	4628      	mov	r0, r5
 8006938:	bd70      	pop	{r4, r5, r6, pc}
 800693a:	2b00      	cmp	r3, #0
 800693c:	da04      	bge.n	8006948 <_puts_r+0x60>
 800693e:	69a2      	ldr	r2, [r4, #24]
 8006940:	429a      	cmp	r2, r3
 8006942:	dc17      	bgt.n	8006974 <_puts_r+0x8c>
 8006944:	290a      	cmp	r1, #10
 8006946:	d015      	beq.n	8006974 <_puts_r+0x8c>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	1c5a      	adds	r2, r3, #1
 800694c:	6022      	str	r2, [r4, #0]
 800694e:	7019      	strb	r1, [r3, #0]
 8006950:	68a3      	ldr	r3, [r4, #8]
 8006952:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006956:	3b01      	subs	r3, #1
 8006958:	60a3      	str	r3, [r4, #8]
 800695a:	2900      	cmp	r1, #0
 800695c:	d1ed      	bne.n	800693a <_puts_r+0x52>
 800695e:	2b00      	cmp	r3, #0
 8006960:	da11      	bge.n	8006986 <_puts_r+0x9e>
 8006962:	4622      	mov	r2, r4
 8006964:	210a      	movs	r1, #10
 8006966:	4628      	mov	r0, r5
 8006968:	f000 f881 	bl	8006a6e <__swbuf_r>
 800696c:	3001      	adds	r0, #1
 800696e:	d0d7      	beq.n	8006920 <_puts_r+0x38>
 8006970:	250a      	movs	r5, #10
 8006972:	e7d7      	b.n	8006924 <_puts_r+0x3c>
 8006974:	4622      	mov	r2, r4
 8006976:	4628      	mov	r0, r5
 8006978:	f000 f879 	bl	8006a6e <__swbuf_r>
 800697c:	3001      	adds	r0, #1
 800697e:	d1e7      	bne.n	8006950 <_puts_r+0x68>
 8006980:	e7ce      	b.n	8006920 <_puts_r+0x38>
 8006982:	3e01      	subs	r6, #1
 8006984:	e7e4      	b.n	8006950 <_puts_r+0x68>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	1c5a      	adds	r2, r3, #1
 800698a:	6022      	str	r2, [r4, #0]
 800698c:	220a      	movs	r2, #10
 800698e:	701a      	strb	r2, [r3, #0]
 8006990:	e7ee      	b.n	8006970 <_puts_r+0x88>
	...

08006994 <puts>:
 8006994:	4b02      	ldr	r3, [pc, #8]	@ (80069a0 <puts+0xc>)
 8006996:	4601      	mov	r1, r0
 8006998:	6818      	ldr	r0, [r3, #0]
 800699a:	f7ff bfa5 	b.w	80068e8 <_puts_r>
 800699e:	bf00      	nop
 80069a0:	2000001c 	.word	0x2000001c

080069a4 <siprintf>:
 80069a4:	b40e      	push	{r1, r2, r3}
 80069a6:	b510      	push	{r4, lr}
 80069a8:	b09d      	sub	sp, #116	@ 0x74
 80069aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80069ac:	9002      	str	r0, [sp, #8]
 80069ae:	9006      	str	r0, [sp, #24]
 80069b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80069b4:	480a      	ldr	r0, [pc, #40]	@ (80069e0 <siprintf+0x3c>)
 80069b6:	9107      	str	r1, [sp, #28]
 80069b8:	9104      	str	r1, [sp, #16]
 80069ba:	490a      	ldr	r1, [pc, #40]	@ (80069e4 <siprintf+0x40>)
 80069bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80069c0:	9105      	str	r1, [sp, #20]
 80069c2:	2400      	movs	r4, #0
 80069c4:	a902      	add	r1, sp, #8
 80069c6:	6800      	ldr	r0, [r0, #0]
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80069cc:	f000 fb82 	bl	80070d4 <_svfiprintf_r>
 80069d0:	9b02      	ldr	r3, [sp, #8]
 80069d2:	701c      	strb	r4, [r3, #0]
 80069d4:	b01d      	add	sp, #116	@ 0x74
 80069d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069da:	b003      	add	sp, #12
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	2000001c 	.word	0x2000001c
 80069e4:	ffff0208 	.word	0xffff0208

080069e8 <__sread>:
 80069e8:	b510      	push	{r4, lr}
 80069ea:	460c      	mov	r4, r1
 80069ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f0:	f000 f98e 	bl	8006d10 <_read_r>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	bfab      	itete	ge
 80069f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069fa:	89a3      	ldrhlt	r3, [r4, #12]
 80069fc:	181b      	addge	r3, r3, r0
 80069fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a02:	bfac      	ite	ge
 8006a04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a06:	81a3      	strhlt	r3, [r4, #12]
 8006a08:	bd10      	pop	{r4, pc}

08006a0a <__swrite>:
 8006a0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0e:	461f      	mov	r7, r3
 8006a10:	898b      	ldrh	r3, [r1, #12]
 8006a12:	05db      	lsls	r3, r3, #23
 8006a14:	4605      	mov	r5, r0
 8006a16:	460c      	mov	r4, r1
 8006a18:	4616      	mov	r6, r2
 8006a1a:	d505      	bpl.n	8006a28 <__swrite+0x1e>
 8006a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a20:	2302      	movs	r3, #2
 8006a22:	2200      	movs	r2, #0
 8006a24:	f000 f962 	bl	8006cec <_lseek_r>
 8006a28:	89a3      	ldrh	r3, [r4, #12]
 8006a2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a32:	81a3      	strh	r3, [r4, #12]
 8006a34:	4632      	mov	r2, r6
 8006a36:	463b      	mov	r3, r7
 8006a38:	4628      	mov	r0, r5
 8006a3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3e:	f000 b979 	b.w	8006d34 <_write_r>

08006a42 <__sseek>:
 8006a42:	b510      	push	{r4, lr}
 8006a44:	460c      	mov	r4, r1
 8006a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4a:	f000 f94f 	bl	8006cec <_lseek_r>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	bf15      	itete	ne
 8006a54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a5e:	81a3      	strheq	r3, [r4, #12]
 8006a60:	bf18      	it	ne
 8006a62:	81a3      	strhne	r3, [r4, #12]
 8006a64:	bd10      	pop	{r4, pc}

08006a66 <__sclose>:
 8006a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6a:	f000 b92f 	b.w	8006ccc <_close_r>

08006a6e <__swbuf_r>:
 8006a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a70:	460e      	mov	r6, r1
 8006a72:	4614      	mov	r4, r2
 8006a74:	4605      	mov	r5, r0
 8006a76:	b118      	cbz	r0, 8006a80 <__swbuf_r+0x12>
 8006a78:	6a03      	ldr	r3, [r0, #32]
 8006a7a:	b90b      	cbnz	r3, 8006a80 <__swbuf_r+0x12>
 8006a7c:	f7ff fee4 	bl	8006848 <__sinit>
 8006a80:	69a3      	ldr	r3, [r4, #24]
 8006a82:	60a3      	str	r3, [r4, #8]
 8006a84:	89a3      	ldrh	r3, [r4, #12]
 8006a86:	071a      	lsls	r2, r3, #28
 8006a88:	d501      	bpl.n	8006a8e <__swbuf_r+0x20>
 8006a8a:	6923      	ldr	r3, [r4, #16]
 8006a8c:	b943      	cbnz	r3, 8006aa0 <__swbuf_r+0x32>
 8006a8e:	4621      	mov	r1, r4
 8006a90:	4628      	mov	r0, r5
 8006a92:	f000 f82b 	bl	8006aec <__swsetup_r>
 8006a96:	b118      	cbz	r0, 8006aa0 <__swbuf_r+0x32>
 8006a98:	f04f 37ff 	mov.w	r7, #4294967295
 8006a9c:	4638      	mov	r0, r7
 8006a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	6922      	ldr	r2, [r4, #16]
 8006aa4:	1a98      	subs	r0, r3, r2
 8006aa6:	6963      	ldr	r3, [r4, #20]
 8006aa8:	b2f6      	uxtb	r6, r6
 8006aaa:	4283      	cmp	r3, r0
 8006aac:	4637      	mov	r7, r6
 8006aae:	dc05      	bgt.n	8006abc <__swbuf_r+0x4e>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 ff5c 	bl	8007970 <_fflush_r>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d1ed      	bne.n	8006a98 <__swbuf_r+0x2a>
 8006abc:	68a3      	ldr	r3, [r4, #8]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	60a3      	str	r3, [r4, #8]
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	6022      	str	r2, [r4, #0]
 8006ac8:	701e      	strb	r6, [r3, #0]
 8006aca:	6962      	ldr	r2, [r4, #20]
 8006acc:	1c43      	adds	r3, r0, #1
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d004      	beq.n	8006adc <__swbuf_r+0x6e>
 8006ad2:	89a3      	ldrh	r3, [r4, #12]
 8006ad4:	07db      	lsls	r3, r3, #31
 8006ad6:	d5e1      	bpl.n	8006a9c <__swbuf_r+0x2e>
 8006ad8:	2e0a      	cmp	r6, #10
 8006ada:	d1df      	bne.n	8006a9c <__swbuf_r+0x2e>
 8006adc:	4621      	mov	r1, r4
 8006ade:	4628      	mov	r0, r5
 8006ae0:	f000 ff46 	bl	8007970 <_fflush_r>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d0d9      	beq.n	8006a9c <__swbuf_r+0x2e>
 8006ae8:	e7d6      	b.n	8006a98 <__swbuf_r+0x2a>
	...

08006aec <__swsetup_r>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	4b29      	ldr	r3, [pc, #164]	@ (8006b94 <__swsetup_r+0xa8>)
 8006af0:	4605      	mov	r5, r0
 8006af2:	6818      	ldr	r0, [r3, #0]
 8006af4:	460c      	mov	r4, r1
 8006af6:	b118      	cbz	r0, 8006b00 <__swsetup_r+0x14>
 8006af8:	6a03      	ldr	r3, [r0, #32]
 8006afa:	b90b      	cbnz	r3, 8006b00 <__swsetup_r+0x14>
 8006afc:	f7ff fea4 	bl	8006848 <__sinit>
 8006b00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b04:	0719      	lsls	r1, r3, #28
 8006b06:	d422      	bmi.n	8006b4e <__swsetup_r+0x62>
 8006b08:	06da      	lsls	r2, r3, #27
 8006b0a:	d407      	bmi.n	8006b1c <__swsetup_r+0x30>
 8006b0c:	2209      	movs	r2, #9
 8006b0e:	602a      	str	r2, [r5, #0]
 8006b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b14:	81a3      	strh	r3, [r4, #12]
 8006b16:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1a:	e033      	b.n	8006b84 <__swsetup_r+0x98>
 8006b1c:	0758      	lsls	r0, r3, #29
 8006b1e:	d512      	bpl.n	8006b46 <__swsetup_r+0x5a>
 8006b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b22:	b141      	cbz	r1, 8006b36 <__swsetup_r+0x4a>
 8006b24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b28:	4299      	cmp	r1, r3
 8006b2a:	d002      	beq.n	8006b32 <__swsetup_r+0x46>
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f000 f975 	bl	8006e1c <_free_r>
 8006b32:	2300      	movs	r3, #0
 8006b34:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b3c:	81a3      	strh	r3, [r4, #12]
 8006b3e:	2300      	movs	r3, #0
 8006b40:	6063      	str	r3, [r4, #4]
 8006b42:	6923      	ldr	r3, [r4, #16]
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	89a3      	ldrh	r3, [r4, #12]
 8006b48:	f043 0308 	orr.w	r3, r3, #8
 8006b4c:	81a3      	strh	r3, [r4, #12]
 8006b4e:	6923      	ldr	r3, [r4, #16]
 8006b50:	b94b      	cbnz	r3, 8006b66 <__swsetup_r+0x7a>
 8006b52:	89a3      	ldrh	r3, [r4, #12]
 8006b54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b5c:	d003      	beq.n	8006b66 <__swsetup_r+0x7a>
 8006b5e:	4621      	mov	r1, r4
 8006b60:	4628      	mov	r0, r5
 8006b62:	f000 ff65 	bl	8007a30 <__smakebuf_r>
 8006b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b6a:	f013 0201 	ands.w	r2, r3, #1
 8006b6e:	d00a      	beq.n	8006b86 <__swsetup_r+0x9a>
 8006b70:	2200      	movs	r2, #0
 8006b72:	60a2      	str	r2, [r4, #8]
 8006b74:	6962      	ldr	r2, [r4, #20]
 8006b76:	4252      	negs	r2, r2
 8006b78:	61a2      	str	r2, [r4, #24]
 8006b7a:	6922      	ldr	r2, [r4, #16]
 8006b7c:	b942      	cbnz	r2, 8006b90 <__swsetup_r+0xa4>
 8006b7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b82:	d1c5      	bne.n	8006b10 <__swsetup_r+0x24>
 8006b84:	bd38      	pop	{r3, r4, r5, pc}
 8006b86:	0799      	lsls	r1, r3, #30
 8006b88:	bf58      	it	pl
 8006b8a:	6962      	ldrpl	r2, [r4, #20]
 8006b8c:	60a2      	str	r2, [r4, #8]
 8006b8e:	e7f4      	b.n	8006b7a <__swsetup_r+0x8e>
 8006b90:	2000      	movs	r0, #0
 8006b92:	e7f7      	b.n	8006b84 <__swsetup_r+0x98>
 8006b94:	2000001c 	.word	0x2000001c

08006b98 <memset>:
 8006b98:	4402      	add	r2, r0
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d100      	bne.n	8006ba2 <memset+0xa>
 8006ba0:	4770      	bx	lr
 8006ba2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ba6:	e7f9      	b.n	8006b9c <memset+0x4>

08006ba8 <strchr>:
 8006ba8:	b2c9      	uxtb	r1, r1
 8006baa:	4603      	mov	r3, r0
 8006bac:	4618      	mov	r0, r3
 8006bae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bb2:	b112      	cbz	r2, 8006bba <strchr+0x12>
 8006bb4:	428a      	cmp	r2, r1
 8006bb6:	d1f9      	bne.n	8006bac <strchr+0x4>
 8006bb8:	4770      	bx	lr
 8006bba:	2900      	cmp	r1, #0
 8006bbc:	bf18      	it	ne
 8006bbe:	2000      	movne	r0, #0
 8006bc0:	4770      	bx	lr

08006bc2 <strncmp>:
 8006bc2:	b510      	push	{r4, lr}
 8006bc4:	b16a      	cbz	r2, 8006be2 <strncmp+0x20>
 8006bc6:	3901      	subs	r1, #1
 8006bc8:	1884      	adds	r4, r0, r2
 8006bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d103      	bne.n	8006bde <strncmp+0x1c>
 8006bd6:	42a0      	cmp	r0, r4
 8006bd8:	d001      	beq.n	8006bde <strncmp+0x1c>
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	d1f5      	bne.n	8006bca <strncmp+0x8>
 8006bde:	1ad0      	subs	r0, r2, r3
 8006be0:	bd10      	pop	{r4, pc}
 8006be2:	4610      	mov	r0, r2
 8006be4:	e7fc      	b.n	8006be0 <strncmp+0x1e>
	...

08006be8 <strtok>:
 8006be8:	4b16      	ldr	r3, [pc, #88]	@ (8006c44 <strtok+0x5c>)
 8006bea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bee:	681f      	ldr	r7, [r3, #0]
 8006bf0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006bf2:	4605      	mov	r5, r0
 8006bf4:	460e      	mov	r6, r1
 8006bf6:	b9ec      	cbnz	r4, 8006c34 <strtok+0x4c>
 8006bf8:	2050      	movs	r0, #80	@ 0x50
 8006bfa:	f000 f959 	bl	8006eb0 <malloc>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	6478      	str	r0, [r7, #68]	@ 0x44
 8006c02:	b920      	cbnz	r0, 8006c0e <strtok+0x26>
 8006c04:	4b10      	ldr	r3, [pc, #64]	@ (8006c48 <strtok+0x60>)
 8006c06:	4811      	ldr	r0, [pc, #68]	@ (8006c4c <strtok+0x64>)
 8006c08:	215b      	movs	r1, #91	@ 0x5b
 8006c0a:	f000 f8e9 	bl	8006de0 <__assert_func>
 8006c0e:	e9c0 4400 	strd	r4, r4, [r0]
 8006c12:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006c16:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006c1a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006c1e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006c22:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006c26:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006c2a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006c2e:	6184      	str	r4, [r0, #24]
 8006c30:	7704      	strb	r4, [r0, #28]
 8006c32:	6244      	str	r4, [r0, #36]	@ 0x24
 8006c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c36:	4631      	mov	r1, r6
 8006c38:	4628      	mov	r0, r5
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c40:	f000 b806 	b.w	8006c50 <__strtok_r>
 8006c44:	2000001c 	.word	0x2000001c
 8006c48:	08008fe9 	.word	0x08008fe9
 8006c4c:	08009000 	.word	0x08009000

08006c50 <__strtok_r>:
 8006c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c52:	4604      	mov	r4, r0
 8006c54:	b908      	cbnz	r0, 8006c5a <__strtok_r+0xa>
 8006c56:	6814      	ldr	r4, [r2, #0]
 8006c58:	b144      	cbz	r4, 8006c6c <__strtok_r+0x1c>
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006c60:	460f      	mov	r7, r1
 8006c62:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006c66:	b91e      	cbnz	r6, 8006c70 <__strtok_r+0x20>
 8006c68:	b965      	cbnz	r5, 8006c84 <__strtok_r+0x34>
 8006c6a:	6015      	str	r5, [r2, #0]
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	e005      	b.n	8006c7c <__strtok_r+0x2c>
 8006c70:	42b5      	cmp	r5, r6
 8006c72:	d1f6      	bne.n	8006c62 <__strtok_r+0x12>
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1f0      	bne.n	8006c5a <__strtok_r+0xa>
 8006c78:	6014      	str	r4, [r2, #0]
 8006c7a:	7003      	strb	r3, [r0, #0]
 8006c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c7e:	461c      	mov	r4, r3
 8006c80:	e00c      	b.n	8006c9c <__strtok_r+0x4c>
 8006c82:	b91d      	cbnz	r5, 8006c8c <__strtok_r+0x3c>
 8006c84:	4627      	mov	r7, r4
 8006c86:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006c8a:	460e      	mov	r6, r1
 8006c8c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006c90:	42ab      	cmp	r3, r5
 8006c92:	d1f6      	bne.n	8006c82 <__strtok_r+0x32>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d0f2      	beq.n	8006c7e <__strtok_r+0x2e>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	703b      	strb	r3, [r7, #0]
 8006c9c:	6014      	str	r4, [r2, #0]
 8006c9e:	e7ed      	b.n	8006c7c <__strtok_r+0x2c>

08006ca0 <strstr>:
 8006ca0:	780a      	ldrb	r2, [r1, #0]
 8006ca2:	b570      	push	{r4, r5, r6, lr}
 8006ca4:	b96a      	cbnz	r2, 8006cc2 <strstr+0x22>
 8006ca6:	bd70      	pop	{r4, r5, r6, pc}
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d109      	bne.n	8006cc0 <strstr+0x20>
 8006cac:	460c      	mov	r4, r1
 8006cae:	4605      	mov	r5, r0
 8006cb0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d0f6      	beq.n	8006ca6 <strstr+0x6>
 8006cb8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006cbc:	429e      	cmp	r6, r3
 8006cbe:	d0f7      	beq.n	8006cb0 <strstr+0x10>
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	7803      	ldrb	r3, [r0, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1ef      	bne.n	8006ca8 <strstr+0x8>
 8006cc8:	4618      	mov	r0, r3
 8006cca:	e7ec      	b.n	8006ca6 <strstr+0x6>

08006ccc <_close_r>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	4d06      	ldr	r5, [pc, #24]	@ (8006ce8 <_close_r+0x1c>)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	4608      	mov	r0, r1
 8006cd6:	602b      	str	r3, [r5, #0]
 8006cd8:	f7fb ff86 	bl	8002be8 <_close>
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	d102      	bne.n	8006ce6 <_close_r+0x1a>
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	b103      	cbz	r3, 8006ce6 <_close_r+0x1a>
 8006ce4:	6023      	str	r3, [r4, #0]
 8006ce6:	bd38      	pop	{r3, r4, r5, pc}
 8006ce8:	20000c7c 	.word	0x20000c7c

08006cec <_lseek_r>:
 8006cec:	b538      	push	{r3, r4, r5, lr}
 8006cee:	4d07      	ldr	r5, [pc, #28]	@ (8006d0c <_lseek_r+0x20>)
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	4608      	mov	r0, r1
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	602a      	str	r2, [r5, #0]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	f7fb ff9b 	bl	8002c36 <_lseek>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d102      	bne.n	8006d0a <_lseek_r+0x1e>
 8006d04:	682b      	ldr	r3, [r5, #0]
 8006d06:	b103      	cbz	r3, 8006d0a <_lseek_r+0x1e>
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	20000c7c 	.word	0x20000c7c

08006d10 <_read_r>:
 8006d10:	b538      	push	{r3, r4, r5, lr}
 8006d12:	4d07      	ldr	r5, [pc, #28]	@ (8006d30 <_read_r+0x20>)
 8006d14:	4604      	mov	r4, r0
 8006d16:	4608      	mov	r0, r1
 8006d18:	4611      	mov	r1, r2
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	602a      	str	r2, [r5, #0]
 8006d1e:	461a      	mov	r2, r3
 8006d20:	f7fb ff29 	bl	8002b76 <_read>
 8006d24:	1c43      	adds	r3, r0, #1
 8006d26:	d102      	bne.n	8006d2e <_read_r+0x1e>
 8006d28:	682b      	ldr	r3, [r5, #0]
 8006d2a:	b103      	cbz	r3, 8006d2e <_read_r+0x1e>
 8006d2c:	6023      	str	r3, [r4, #0]
 8006d2e:	bd38      	pop	{r3, r4, r5, pc}
 8006d30:	20000c7c 	.word	0x20000c7c

08006d34 <_write_r>:
 8006d34:	b538      	push	{r3, r4, r5, lr}
 8006d36:	4d07      	ldr	r5, [pc, #28]	@ (8006d54 <_write_r+0x20>)
 8006d38:	4604      	mov	r4, r0
 8006d3a:	4608      	mov	r0, r1
 8006d3c:	4611      	mov	r1, r2
 8006d3e:	2200      	movs	r2, #0
 8006d40:	602a      	str	r2, [r5, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	f7fb ff34 	bl	8002bb0 <_write>
 8006d48:	1c43      	adds	r3, r0, #1
 8006d4a:	d102      	bne.n	8006d52 <_write_r+0x1e>
 8006d4c:	682b      	ldr	r3, [r5, #0]
 8006d4e:	b103      	cbz	r3, 8006d52 <_write_r+0x1e>
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	bd38      	pop	{r3, r4, r5, pc}
 8006d54:	20000c7c 	.word	0x20000c7c

08006d58 <__errno>:
 8006d58:	4b01      	ldr	r3, [pc, #4]	@ (8006d60 <__errno+0x8>)
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	2000001c 	.word	0x2000001c

08006d64 <__libc_init_array>:
 8006d64:	b570      	push	{r4, r5, r6, lr}
 8006d66:	4d0d      	ldr	r5, [pc, #52]	@ (8006d9c <__libc_init_array+0x38>)
 8006d68:	4c0d      	ldr	r4, [pc, #52]	@ (8006da0 <__libc_init_array+0x3c>)
 8006d6a:	1b64      	subs	r4, r4, r5
 8006d6c:	10a4      	asrs	r4, r4, #2
 8006d6e:	2600      	movs	r6, #0
 8006d70:	42a6      	cmp	r6, r4
 8006d72:	d109      	bne.n	8006d88 <__libc_init_array+0x24>
 8006d74:	4d0b      	ldr	r5, [pc, #44]	@ (8006da4 <__libc_init_array+0x40>)
 8006d76:	4c0c      	ldr	r4, [pc, #48]	@ (8006da8 <__libc_init_array+0x44>)
 8006d78:	f001 fef8 	bl	8008b6c <_init>
 8006d7c:	1b64      	subs	r4, r4, r5
 8006d7e:	10a4      	asrs	r4, r4, #2
 8006d80:	2600      	movs	r6, #0
 8006d82:	42a6      	cmp	r6, r4
 8006d84:	d105      	bne.n	8006d92 <__libc_init_array+0x2e>
 8006d86:	bd70      	pop	{r4, r5, r6, pc}
 8006d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d8c:	4798      	blx	r3
 8006d8e:	3601      	adds	r6, #1
 8006d90:	e7ee      	b.n	8006d70 <__libc_init_array+0xc>
 8006d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d96:	4798      	blx	r3
 8006d98:	3601      	adds	r6, #1
 8006d9a:	e7f2      	b.n	8006d82 <__libc_init_array+0x1e>
 8006d9c:	08009118 	.word	0x08009118
 8006da0:	08009118 	.word	0x08009118
 8006da4:	08009118 	.word	0x08009118
 8006da8:	0800911c 	.word	0x0800911c

08006dac <__retarget_lock_init_recursive>:
 8006dac:	4770      	bx	lr

08006dae <__retarget_lock_acquire_recursive>:
 8006dae:	4770      	bx	lr

08006db0 <__retarget_lock_release_recursive>:
 8006db0:	4770      	bx	lr

08006db2 <strcpy>:
 8006db2:	4603      	mov	r3, r0
 8006db4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006db8:	f803 2b01 	strb.w	r2, [r3], #1
 8006dbc:	2a00      	cmp	r2, #0
 8006dbe:	d1f9      	bne.n	8006db4 <strcpy+0x2>
 8006dc0:	4770      	bx	lr

08006dc2 <memcpy>:
 8006dc2:	440a      	add	r2, r1
 8006dc4:	4291      	cmp	r1, r2
 8006dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dca:	d100      	bne.n	8006dce <memcpy+0xc>
 8006dcc:	4770      	bx	lr
 8006dce:	b510      	push	{r4, lr}
 8006dd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dd8:	4291      	cmp	r1, r2
 8006dda:	d1f9      	bne.n	8006dd0 <memcpy+0xe>
 8006ddc:	bd10      	pop	{r4, pc}
	...

08006de0 <__assert_func>:
 8006de0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006de2:	4614      	mov	r4, r2
 8006de4:	461a      	mov	r2, r3
 8006de6:	4b09      	ldr	r3, [pc, #36]	@ (8006e0c <__assert_func+0x2c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4605      	mov	r5, r0
 8006dec:	68d8      	ldr	r0, [r3, #12]
 8006dee:	b14c      	cbz	r4, 8006e04 <__assert_func+0x24>
 8006df0:	4b07      	ldr	r3, [pc, #28]	@ (8006e10 <__assert_func+0x30>)
 8006df2:	9100      	str	r1, [sp, #0]
 8006df4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006df8:	4906      	ldr	r1, [pc, #24]	@ (8006e14 <__assert_func+0x34>)
 8006dfa:	462b      	mov	r3, r5
 8006dfc:	f000 fde0 	bl	80079c0 <fiprintf>
 8006e00:	f000 fed2 	bl	8007ba8 <abort>
 8006e04:	4b04      	ldr	r3, [pc, #16]	@ (8006e18 <__assert_func+0x38>)
 8006e06:	461c      	mov	r4, r3
 8006e08:	e7f3      	b.n	8006df2 <__assert_func+0x12>
 8006e0a:	bf00      	nop
 8006e0c:	2000001c 	.word	0x2000001c
 8006e10:	0800905a 	.word	0x0800905a
 8006e14:	08009067 	.word	0x08009067
 8006e18:	08009095 	.word	0x08009095

08006e1c <_free_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	4605      	mov	r5, r0
 8006e20:	2900      	cmp	r1, #0
 8006e22:	d041      	beq.n	8006ea8 <_free_r+0x8c>
 8006e24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e28:	1f0c      	subs	r4, r1, #4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	bfb8      	it	lt
 8006e2e:	18e4      	addlt	r4, r4, r3
 8006e30:	f000 f8e8 	bl	8007004 <__malloc_lock>
 8006e34:	4a1d      	ldr	r2, [pc, #116]	@ (8006eac <_free_r+0x90>)
 8006e36:	6813      	ldr	r3, [r2, #0]
 8006e38:	b933      	cbnz	r3, 8006e48 <_free_r+0x2c>
 8006e3a:	6063      	str	r3, [r4, #4]
 8006e3c:	6014      	str	r4, [r2, #0]
 8006e3e:	4628      	mov	r0, r5
 8006e40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e44:	f000 b8e4 	b.w	8007010 <__malloc_unlock>
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	d908      	bls.n	8006e5e <_free_r+0x42>
 8006e4c:	6820      	ldr	r0, [r4, #0]
 8006e4e:	1821      	adds	r1, r4, r0
 8006e50:	428b      	cmp	r3, r1
 8006e52:	bf01      	itttt	eq
 8006e54:	6819      	ldreq	r1, [r3, #0]
 8006e56:	685b      	ldreq	r3, [r3, #4]
 8006e58:	1809      	addeq	r1, r1, r0
 8006e5a:	6021      	streq	r1, [r4, #0]
 8006e5c:	e7ed      	b.n	8006e3a <_free_r+0x1e>
 8006e5e:	461a      	mov	r2, r3
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	b10b      	cbz	r3, 8006e68 <_free_r+0x4c>
 8006e64:	42a3      	cmp	r3, r4
 8006e66:	d9fa      	bls.n	8006e5e <_free_r+0x42>
 8006e68:	6811      	ldr	r1, [r2, #0]
 8006e6a:	1850      	adds	r0, r2, r1
 8006e6c:	42a0      	cmp	r0, r4
 8006e6e:	d10b      	bne.n	8006e88 <_free_r+0x6c>
 8006e70:	6820      	ldr	r0, [r4, #0]
 8006e72:	4401      	add	r1, r0
 8006e74:	1850      	adds	r0, r2, r1
 8006e76:	4283      	cmp	r3, r0
 8006e78:	6011      	str	r1, [r2, #0]
 8006e7a:	d1e0      	bne.n	8006e3e <_free_r+0x22>
 8006e7c:	6818      	ldr	r0, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	6053      	str	r3, [r2, #4]
 8006e82:	4408      	add	r0, r1
 8006e84:	6010      	str	r0, [r2, #0]
 8006e86:	e7da      	b.n	8006e3e <_free_r+0x22>
 8006e88:	d902      	bls.n	8006e90 <_free_r+0x74>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	602b      	str	r3, [r5, #0]
 8006e8e:	e7d6      	b.n	8006e3e <_free_r+0x22>
 8006e90:	6820      	ldr	r0, [r4, #0]
 8006e92:	1821      	adds	r1, r4, r0
 8006e94:	428b      	cmp	r3, r1
 8006e96:	bf04      	itt	eq
 8006e98:	6819      	ldreq	r1, [r3, #0]
 8006e9a:	685b      	ldreq	r3, [r3, #4]
 8006e9c:	6063      	str	r3, [r4, #4]
 8006e9e:	bf04      	itt	eq
 8006ea0:	1809      	addeq	r1, r1, r0
 8006ea2:	6021      	streq	r1, [r4, #0]
 8006ea4:	6054      	str	r4, [r2, #4]
 8006ea6:	e7ca      	b.n	8006e3e <_free_r+0x22>
 8006ea8:	bd38      	pop	{r3, r4, r5, pc}
 8006eaa:	bf00      	nop
 8006eac:	20000c88 	.word	0x20000c88

08006eb0 <malloc>:
 8006eb0:	4b02      	ldr	r3, [pc, #8]	@ (8006ebc <malloc+0xc>)
 8006eb2:	4601      	mov	r1, r0
 8006eb4:	6818      	ldr	r0, [r3, #0]
 8006eb6:	f000 b825 	b.w	8006f04 <_malloc_r>
 8006eba:	bf00      	nop
 8006ebc:	2000001c 	.word	0x2000001c

08006ec0 <sbrk_aligned>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	4e0f      	ldr	r6, [pc, #60]	@ (8006f00 <sbrk_aligned+0x40>)
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	6831      	ldr	r1, [r6, #0]
 8006ec8:	4605      	mov	r5, r0
 8006eca:	b911      	cbnz	r1, 8006ed2 <sbrk_aligned+0x12>
 8006ecc:	f000 fe5c 	bl	8007b88 <_sbrk_r>
 8006ed0:	6030      	str	r0, [r6, #0]
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	f000 fe57 	bl	8007b88 <_sbrk_r>
 8006eda:	1c43      	adds	r3, r0, #1
 8006edc:	d103      	bne.n	8006ee6 <sbrk_aligned+0x26>
 8006ede:	f04f 34ff 	mov.w	r4, #4294967295
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	bd70      	pop	{r4, r5, r6, pc}
 8006ee6:	1cc4      	adds	r4, r0, #3
 8006ee8:	f024 0403 	bic.w	r4, r4, #3
 8006eec:	42a0      	cmp	r0, r4
 8006eee:	d0f8      	beq.n	8006ee2 <sbrk_aligned+0x22>
 8006ef0:	1a21      	subs	r1, r4, r0
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	f000 fe48 	bl	8007b88 <_sbrk_r>
 8006ef8:	3001      	adds	r0, #1
 8006efa:	d1f2      	bne.n	8006ee2 <sbrk_aligned+0x22>
 8006efc:	e7ef      	b.n	8006ede <sbrk_aligned+0x1e>
 8006efe:	bf00      	nop
 8006f00:	20000c84 	.word	0x20000c84

08006f04 <_malloc_r>:
 8006f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f08:	1ccd      	adds	r5, r1, #3
 8006f0a:	f025 0503 	bic.w	r5, r5, #3
 8006f0e:	3508      	adds	r5, #8
 8006f10:	2d0c      	cmp	r5, #12
 8006f12:	bf38      	it	cc
 8006f14:	250c      	movcc	r5, #12
 8006f16:	2d00      	cmp	r5, #0
 8006f18:	4606      	mov	r6, r0
 8006f1a:	db01      	blt.n	8006f20 <_malloc_r+0x1c>
 8006f1c:	42a9      	cmp	r1, r5
 8006f1e:	d904      	bls.n	8006f2a <_malloc_r+0x26>
 8006f20:	230c      	movs	r3, #12
 8006f22:	6033      	str	r3, [r6, #0]
 8006f24:	2000      	movs	r0, #0
 8006f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007000 <_malloc_r+0xfc>
 8006f2e:	f000 f869 	bl	8007004 <__malloc_lock>
 8006f32:	f8d8 3000 	ldr.w	r3, [r8]
 8006f36:	461c      	mov	r4, r3
 8006f38:	bb44      	cbnz	r4, 8006f8c <_malloc_r+0x88>
 8006f3a:	4629      	mov	r1, r5
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	f7ff ffbf 	bl	8006ec0 <sbrk_aligned>
 8006f42:	1c43      	adds	r3, r0, #1
 8006f44:	4604      	mov	r4, r0
 8006f46:	d158      	bne.n	8006ffa <_malloc_r+0xf6>
 8006f48:	f8d8 4000 	ldr.w	r4, [r8]
 8006f4c:	4627      	mov	r7, r4
 8006f4e:	2f00      	cmp	r7, #0
 8006f50:	d143      	bne.n	8006fda <_malloc_r+0xd6>
 8006f52:	2c00      	cmp	r4, #0
 8006f54:	d04b      	beq.n	8006fee <_malloc_r+0xea>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	4639      	mov	r1, r7
 8006f5a:	4630      	mov	r0, r6
 8006f5c:	eb04 0903 	add.w	r9, r4, r3
 8006f60:	f000 fe12 	bl	8007b88 <_sbrk_r>
 8006f64:	4581      	cmp	r9, r0
 8006f66:	d142      	bne.n	8006fee <_malloc_r+0xea>
 8006f68:	6821      	ldr	r1, [r4, #0]
 8006f6a:	1a6d      	subs	r5, r5, r1
 8006f6c:	4629      	mov	r1, r5
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f7ff ffa6 	bl	8006ec0 <sbrk_aligned>
 8006f74:	3001      	adds	r0, #1
 8006f76:	d03a      	beq.n	8006fee <_malloc_r+0xea>
 8006f78:	6823      	ldr	r3, [r4, #0]
 8006f7a:	442b      	add	r3, r5
 8006f7c:	6023      	str	r3, [r4, #0]
 8006f7e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f82:	685a      	ldr	r2, [r3, #4]
 8006f84:	bb62      	cbnz	r2, 8006fe0 <_malloc_r+0xdc>
 8006f86:	f8c8 7000 	str.w	r7, [r8]
 8006f8a:	e00f      	b.n	8006fac <_malloc_r+0xa8>
 8006f8c:	6822      	ldr	r2, [r4, #0]
 8006f8e:	1b52      	subs	r2, r2, r5
 8006f90:	d420      	bmi.n	8006fd4 <_malloc_r+0xd0>
 8006f92:	2a0b      	cmp	r2, #11
 8006f94:	d917      	bls.n	8006fc6 <_malloc_r+0xc2>
 8006f96:	1961      	adds	r1, r4, r5
 8006f98:	42a3      	cmp	r3, r4
 8006f9a:	6025      	str	r5, [r4, #0]
 8006f9c:	bf18      	it	ne
 8006f9e:	6059      	strne	r1, [r3, #4]
 8006fa0:	6863      	ldr	r3, [r4, #4]
 8006fa2:	bf08      	it	eq
 8006fa4:	f8c8 1000 	streq.w	r1, [r8]
 8006fa8:	5162      	str	r2, [r4, r5]
 8006faa:	604b      	str	r3, [r1, #4]
 8006fac:	4630      	mov	r0, r6
 8006fae:	f000 f82f 	bl	8007010 <__malloc_unlock>
 8006fb2:	f104 000b 	add.w	r0, r4, #11
 8006fb6:	1d23      	adds	r3, r4, #4
 8006fb8:	f020 0007 	bic.w	r0, r0, #7
 8006fbc:	1ac2      	subs	r2, r0, r3
 8006fbe:	bf1c      	itt	ne
 8006fc0:	1a1b      	subne	r3, r3, r0
 8006fc2:	50a3      	strne	r3, [r4, r2]
 8006fc4:	e7af      	b.n	8006f26 <_malloc_r+0x22>
 8006fc6:	6862      	ldr	r2, [r4, #4]
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	bf0c      	ite	eq
 8006fcc:	f8c8 2000 	streq.w	r2, [r8]
 8006fd0:	605a      	strne	r2, [r3, #4]
 8006fd2:	e7eb      	b.n	8006fac <_malloc_r+0xa8>
 8006fd4:	4623      	mov	r3, r4
 8006fd6:	6864      	ldr	r4, [r4, #4]
 8006fd8:	e7ae      	b.n	8006f38 <_malloc_r+0x34>
 8006fda:	463c      	mov	r4, r7
 8006fdc:	687f      	ldr	r7, [r7, #4]
 8006fde:	e7b6      	b.n	8006f4e <_malloc_r+0x4a>
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	42a3      	cmp	r3, r4
 8006fe6:	d1fb      	bne.n	8006fe0 <_malloc_r+0xdc>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	6053      	str	r3, [r2, #4]
 8006fec:	e7de      	b.n	8006fac <_malloc_r+0xa8>
 8006fee:	230c      	movs	r3, #12
 8006ff0:	6033      	str	r3, [r6, #0]
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	f000 f80c 	bl	8007010 <__malloc_unlock>
 8006ff8:	e794      	b.n	8006f24 <_malloc_r+0x20>
 8006ffa:	6005      	str	r5, [r0, #0]
 8006ffc:	e7d6      	b.n	8006fac <_malloc_r+0xa8>
 8006ffe:	bf00      	nop
 8007000:	20000c88 	.word	0x20000c88

08007004 <__malloc_lock>:
 8007004:	4801      	ldr	r0, [pc, #4]	@ (800700c <__malloc_lock+0x8>)
 8007006:	f7ff bed2 	b.w	8006dae <__retarget_lock_acquire_recursive>
 800700a:	bf00      	nop
 800700c:	20000c80 	.word	0x20000c80

08007010 <__malloc_unlock>:
 8007010:	4801      	ldr	r0, [pc, #4]	@ (8007018 <__malloc_unlock+0x8>)
 8007012:	f7ff becd 	b.w	8006db0 <__retarget_lock_release_recursive>
 8007016:	bf00      	nop
 8007018:	20000c80 	.word	0x20000c80

0800701c <__ssputs_r>:
 800701c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007020:	688e      	ldr	r6, [r1, #8]
 8007022:	461f      	mov	r7, r3
 8007024:	42be      	cmp	r6, r7
 8007026:	680b      	ldr	r3, [r1, #0]
 8007028:	4682      	mov	sl, r0
 800702a:	460c      	mov	r4, r1
 800702c:	4690      	mov	r8, r2
 800702e:	d82d      	bhi.n	800708c <__ssputs_r+0x70>
 8007030:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007034:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007038:	d026      	beq.n	8007088 <__ssputs_r+0x6c>
 800703a:	6965      	ldr	r5, [r4, #20]
 800703c:	6909      	ldr	r1, [r1, #16]
 800703e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007042:	eba3 0901 	sub.w	r9, r3, r1
 8007046:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800704a:	1c7b      	adds	r3, r7, #1
 800704c:	444b      	add	r3, r9
 800704e:	106d      	asrs	r5, r5, #1
 8007050:	429d      	cmp	r5, r3
 8007052:	bf38      	it	cc
 8007054:	461d      	movcc	r5, r3
 8007056:	0553      	lsls	r3, r2, #21
 8007058:	d527      	bpl.n	80070aa <__ssputs_r+0x8e>
 800705a:	4629      	mov	r1, r5
 800705c:	f7ff ff52 	bl	8006f04 <_malloc_r>
 8007060:	4606      	mov	r6, r0
 8007062:	b360      	cbz	r0, 80070be <__ssputs_r+0xa2>
 8007064:	6921      	ldr	r1, [r4, #16]
 8007066:	464a      	mov	r2, r9
 8007068:	f7ff feab 	bl	8006dc2 <memcpy>
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007076:	81a3      	strh	r3, [r4, #12]
 8007078:	6126      	str	r6, [r4, #16]
 800707a:	6165      	str	r5, [r4, #20]
 800707c:	444e      	add	r6, r9
 800707e:	eba5 0509 	sub.w	r5, r5, r9
 8007082:	6026      	str	r6, [r4, #0]
 8007084:	60a5      	str	r5, [r4, #8]
 8007086:	463e      	mov	r6, r7
 8007088:	42be      	cmp	r6, r7
 800708a:	d900      	bls.n	800708e <__ssputs_r+0x72>
 800708c:	463e      	mov	r6, r7
 800708e:	6820      	ldr	r0, [r4, #0]
 8007090:	4632      	mov	r2, r6
 8007092:	4641      	mov	r1, r8
 8007094:	f000 fd3c 	bl	8007b10 <memmove>
 8007098:	68a3      	ldr	r3, [r4, #8]
 800709a:	1b9b      	subs	r3, r3, r6
 800709c:	60a3      	str	r3, [r4, #8]
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	4433      	add	r3, r6
 80070a2:	6023      	str	r3, [r4, #0]
 80070a4:	2000      	movs	r0, #0
 80070a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070aa:	462a      	mov	r2, r5
 80070ac:	f000 fd83 	bl	8007bb6 <_realloc_r>
 80070b0:	4606      	mov	r6, r0
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d1e0      	bne.n	8007078 <__ssputs_r+0x5c>
 80070b6:	6921      	ldr	r1, [r4, #16]
 80070b8:	4650      	mov	r0, sl
 80070ba:	f7ff feaf 	bl	8006e1c <_free_r>
 80070be:	230c      	movs	r3, #12
 80070c0:	f8ca 3000 	str.w	r3, [sl]
 80070c4:	89a3      	ldrh	r3, [r4, #12]
 80070c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070ca:	81a3      	strh	r3, [r4, #12]
 80070cc:	f04f 30ff 	mov.w	r0, #4294967295
 80070d0:	e7e9      	b.n	80070a6 <__ssputs_r+0x8a>
	...

080070d4 <_svfiprintf_r>:
 80070d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d8:	4698      	mov	r8, r3
 80070da:	898b      	ldrh	r3, [r1, #12]
 80070dc:	061b      	lsls	r3, r3, #24
 80070de:	b09d      	sub	sp, #116	@ 0x74
 80070e0:	4607      	mov	r7, r0
 80070e2:	460d      	mov	r5, r1
 80070e4:	4614      	mov	r4, r2
 80070e6:	d510      	bpl.n	800710a <_svfiprintf_r+0x36>
 80070e8:	690b      	ldr	r3, [r1, #16]
 80070ea:	b973      	cbnz	r3, 800710a <_svfiprintf_r+0x36>
 80070ec:	2140      	movs	r1, #64	@ 0x40
 80070ee:	f7ff ff09 	bl	8006f04 <_malloc_r>
 80070f2:	6028      	str	r0, [r5, #0]
 80070f4:	6128      	str	r0, [r5, #16]
 80070f6:	b930      	cbnz	r0, 8007106 <_svfiprintf_r+0x32>
 80070f8:	230c      	movs	r3, #12
 80070fa:	603b      	str	r3, [r7, #0]
 80070fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007100:	b01d      	add	sp, #116	@ 0x74
 8007102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007106:	2340      	movs	r3, #64	@ 0x40
 8007108:	616b      	str	r3, [r5, #20]
 800710a:	2300      	movs	r3, #0
 800710c:	9309      	str	r3, [sp, #36]	@ 0x24
 800710e:	2320      	movs	r3, #32
 8007110:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007114:	f8cd 800c 	str.w	r8, [sp, #12]
 8007118:	2330      	movs	r3, #48	@ 0x30
 800711a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80072b8 <_svfiprintf_r+0x1e4>
 800711e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007122:	f04f 0901 	mov.w	r9, #1
 8007126:	4623      	mov	r3, r4
 8007128:	469a      	mov	sl, r3
 800712a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800712e:	b10a      	cbz	r2, 8007134 <_svfiprintf_r+0x60>
 8007130:	2a25      	cmp	r2, #37	@ 0x25
 8007132:	d1f9      	bne.n	8007128 <_svfiprintf_r+0x54>
 8007134:	ebba 0b04 	subs.w	fp, sl, r4
 8007138:	d00b      	beq.n	8007152 <_svfiprintf_r+0x7e>
 800713a:	465b      	mov	r3, fp
 800713c:	4622      	mov	r2, r4
 800713e:	4629      	mov	r1, r5
 8007140:	4638      	mov	r0, r7
 8007142:	f7ff ff6b 	bl	800701c <__ssputs_r>
 8007146:	3001      	adds	r0, #1
 8007148:	f000 80a7 	beq.w	800729a <_svfiprintf_r+0x1c6>
 800714c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800714e:	445a      	add	r2, fp
 8007150:	9209      	str	r2, [sp, #36]	@ 0x24
 8007152:	f89a 3000 	ldrb.w	r3, [sl]
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 809f 	beq.w	800729a <_svfiprintf_r+0x1c6>
 800715c:	2300      	movs	r3, #0
 800715e:	f04f 32ff 	mov.w	r2, #4294967295
 8007162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007166:	f10a 0a01 	add.w	sl, sl, #1
 800716a:	9304      	str	r3, [sp, #16]
 800716c:	9307      	str	r3, [sp, #28]
 800716e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007172:	931a      	str	r3, [sp, #104]	@ 0x68
 8007174:	4654      	mov	r4, sl
 8007176:	2205      	movs	r2, #5
 8007178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800717c:	484e      	ldr	r0, [pc, #312]	@ (80072b8 <_svfiprintf_r+0x1e4>)
 800717e:	f7f9 f847 	bl	8000210 <memchr>
 8007182:	9a04      	ldr	r2, [sp, #16]
 8007184:	b9d8      	cbnz	r0, 80071be <_svfiprintf_r+0xea>
 8007186:	06d0      	lsls	r0, r2, #27
 8007188:	bf44      	itt	mi
 800718a:	2320      	movmi	r3, #32
 800718c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007190:	0711      	lsls	r1, r2, #28
 8007192:	bf44      	itt	mi
 8007194:	232b      	movmi	r3, #43	@ 0x2b
 8007196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800719a:	f89a 3000 	ldrb.w	r3, [sl]
 800719e:	2b2a      	cmp	r3, #42	@ 0x2a
 80071a0:	d015      	beq.n	80071ce <_svfiprintf_r+0xfa>
 80071a2:	9a07      	ldr	r2, [sp, #28]
 80071a4:	4654      	mov	r4, sl
 80071a6:	2000      	movs	r0, #0
 80071a8:	f04f 0c0a 	mov.w	ip, #10
 80071ac:	4621      	mov	r1, r4
 80071ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071b2:	3b30      	subs	r3, #48	@ 0x30
 80071b4:	2b09      	cmp	r3, #9
 80071b6:	d94b      	bls.n	8007250 <_svfiprintf_r+0x17c>
 80071b8:	b1b0      	cbz	r0, 80071e8 <_svfiprintf_r+0x114>
 80071ba:	9207      	str	r2, [sp, #28]
 80071bc:	e014      	b.n	80071e8 <_svfiprintf_r+0x114>
 80071be:	eba0 0308 	sub.w	r3, r0, r8
 80071c2:	fa09 f303 	lsl.w	r3, r9, r3
 80071c6:	4313      	orrs	r3, r2
 80071c8:	9304      	str	r3, [sp, #16]
 80071ca:	46a2      	mov	sl, r4
 80071cc:	e7d2      	b.n	8007174 <_svfiprintf_r+0xa0>
 80071ce:	9b03      	ldr	r3, [sp, #12]
 80071d0:	1d19      	adds	r1, r3, #4
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	9103      	str	r1, [sp, #12]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	bfbb      	ittet	lt
 80071da:	425b      	neglt	r3, r3
 80071dc:	f042 0202 	orrlt.w	r2, r2, #2
 80071e0:	9307      	strge	r3, [sp, #28]
 80071e2:	9307      	strlt	r3, [sp, #28]
 80071e4:	bfb8      	it	lt
 80071e6:	9204      	strlt	r2, [sp, #16]
 80071e8:	7823      	ldrb	r3, [r4, #0]
 80071ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80071ec:	d10a      	bne.n	8007204 <_svfiprintf_r+0x130>
 80071ee:	7863      	ldrb	r3, [r4, #1]
 80071f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80071f2:	d132      	bne.n	800725a <_svfiprintf_r+0x186>
 80071f4:	9b03      	ldr	r3, [sp, #12]
 80071f6:	1d1a      	adds	r2, r3, #4
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	9203      	str	r2, [sp, #12]
 80071fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007200:	3402      	adds	r4, #2
 8007202:	9305      	str	r3, [sp, #20]
 8007204:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80072c8 <_svfiprintf_r+0x1f4>
 8007208:	7821      	ldrb	r1, [r4, #0]
 800720a:	2203      	movs	r2, #3
 800720c:	4650      	mov	r0, sl
 800720e:	f7f8 ffff 	bl	8000210 <memchr>
 8007212:	b138      	cbz	r0, 8007224 <_svfiprintf_r+0x150>
 8007214:	9b04      	ldr	r3, [sp, #16]
 8007216:	eba0 000a 	sub.w	r0, r0, sl
 800721a:	2240      	movs	r2, #64	@ 0x40
 800721c:	4082      	lsls	r2, r0
 800721e:	4313      	orrs	r3, r2
 8007220:	3401      	adds	r4, #1
 8007222:	9304      	str	r3, [sp, #16]
 8007224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007228:	4824      	ldr	r0, [pc, #144]	@ (80072bc <_svfiprintf_r+0x1e8>)
 800722a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800722e:	2206      	movs	r2, #6
 8007230:	f7f8 ffee 	bl	8000210 <memchr>
 8007234:	2800      	cmp	r0, #0
 8007236:	d036      	beq.n	80072a6 <_svfiprintf_r+0x1d2>
 8007238:	4b21      	ldr	r3, [pc, #132]	@ (80072c0 <_svfiprintf_r+0x1ec>)
 800723a:	bb1b      	cbnz	r3, 8007284 <_svfiprintf_r+0x1b0>
 800723c:	9b03      	ldr	r3, [sp, #12]
 800723e:	3307      	adds	r3, #7
 8007240:	f023 0307 	bic.w	r3, r3, #7
 8007244:	3308      	adds	r3, #8
 8007246:	9303      	str	r3, [sp, #12]
 8007248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724a:	4433      	add	r3, r6
 800724c:	9309      	str	r3, [sp, #36]	@ 0x24
 800724e:	e76a      	b.n	8007126 <_svfiprintf_r+0x52>
 8007250:	fb0c 3202 	mla	r2, ip, r2, r3
 8007254:	460c      	mov	r4, r1
 8007256:	2001      	movs	r0, #1
 8007258:	e7a8      	b.n	80071ac <_svfiprintf_r+0xd8>
 800725a:	2300      	movs	r3, #0
 800725c:	3401      	adds	r4, #1
 800725e:	9305      	str	r3, [sp, #20]
 8007260:	4619      	mov	r1, r3
 8007262:	f04f 0c0a 	mov.w	ip, #10
 8007266:	4620      	mov	r0, r4
 8007268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800726c:	3a30      	subs	r2, #48	@ 0x30
 800726e:	2a09      	cmp	r2, #9
 8007270:	d903      	bls.n	800727a <_svfiprintf_r+0x1a6>
 8007272:	2b00      	cmp	r3, #0
 8007274:	d0c6      	beq.n	8007204 <_svfiprintf_r+0x130>
 8007276:	9105      	str	r1, [sp, #20]
 8007278:	e7c4      	b.n	8007204 <_svfiprintf_r+0x130>
 800727a:	fb0c 2101 	mla	r1, ip, r1, r2
 800727e:	4604      	mov	r4, r0
 8007280:	2301      	movs	r3, #1
 8007282:	e7f0      	b.n	8007266 <_svfiprintf_r+0x192>
 8007284:	ab03      	add	r3, sp, #12
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	462a      	mov	r2, r5
 800728a:	4b0e      	ldr	r3, [pc, #56]	@ (80072c4 <_svfiprintf_r+0x1f0>)
 800728c:	a904      	add	r1, sp, #16
 800728e:	4638      	mov	r0, r7
 8007290:	f3af 8000 	nop.w
 8007294:	1c42      	adds	r2, r0, #1
 8007296:	4606      	mov	r6, r0
 8007298:	d1d6      	bne.n	8007248 <_svfiprintf_r+0x174>
 800729a:	89ab      	ldrh	r3, [r5, #12]
 800729c:	065b      	lsls	r3, r3, #25
 800729e:	f53f af2d 	bmi.w	80070fc <_svfiprintf_r+0x28>
 80072a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072a4:	e72c      	b.n	8007100 <_svfiprintf_r+0x2c>
 80072a6:	ab03      	add	r3, sp, #12
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	462a      	mov	r2, r5
 80072ac:	4b05      	ldr	r3, [pc, #20]	@ (80072c4 <_svfiprintf_r+0x1f0>)
 80072ae:	a904      	add	r1, sp, #16
 80072b0:	4638      	mov	r0, r7
 80072b2:	f000 f9bb 	bl	800762c <_printf_i>
 80072b6:	e7ed      	b.n	8007294 <_svfiprintf_r+0x1c0>
 80072b8:	08009096 	.word	0x08009096
 80072bc:	080090a0 	.word	0x080090a0
 80072c0:	00000000 	.word	0x00000000
 80072c4:	0800701d 	.word	0x0800701d
 80072c8:	0800909c 	.word	0x0800909c

080072cc <__sfputc_r>:
 80072cc:	6893      	ldr	r3, [r2, #8]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	b410      	push	{r4}
 80072d4:	6093      	str	r3, [r2, #8]
 80072d6:	da08      	bge.n	80072ea <__sfputc_r+0x1e>
 80072d8:	6994      	ldr	r4, [r2, #24]
 80072da:	42a3      	cmp	r3, r4
 80072dc:	db01      	blt.n	80072e2 <__sfputc_r+0x16>
 80072de:	290a      	cmp	r1, #10
 80072e0:	d103      	bne.n	80072ea <__sfputc_r+0x1e>
 80072e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072e6:	f7ff bbc2 	b.w	8006a6e <__swbuf_r>
 80072ea:	6813      	ldr	r3, [r2, #0]
 80072ec:	1c58      	adds	r0, r3, #1
 80072ee:	6010      	str	r0, [r2, #0]
 80072f0:	7019      	strb	r1, [r3, #0]
 80072f2:	4608      	mov	r0, r1
 80072f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <__sfputs_r>:
 80072fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072fc:	4606      	mov	r6, r0
 80072fe:	460f      	mov	r7, r1
 8007300:	4614      	mov	r4, r2
 8007302:	18d5      	adds	r5, r2, r3
 8007304:	42ac      	cmp	r4, r5
 8007306:	d101      	bne.n	800730c <__sfputs_r+0x12>
 8007308:	2000      	movs	r0, #0
 800730a:	e007      	b.n	800731c <__sfputs_r+0x22>
 800730c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007310:	463a      	mov	r2, r7
 8007312:	4630      	mov	r0, r6
 8007314:	f7ff ffda 	bl	80072cc <__sfputc_r>
 8007318:	1c43      	adds	r3, r0, #1
 800731a:	d1f3      	bne.n	8007304 <__sfputs_r+0xa>
 800731c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007320 <_vfiprintf_r>:
 8007320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007324:	460d      	mov	r5, r1
 8007326:	b09d      	sub	sp, #116	@ 0x74
 8007328:	4614      	mov	r4, r2
 800732a:	4698      	mov	r8, r3
 800732c:	4606      	mov	r6, r0
 800732e:	b118      	cbz	r0, 8007338 <_vfiprintf_r+0x18>
 8007330:	6a03      	ldr	r3, [r0, #32]
 8007332:	b90b      	cbnz	r3, 8007338 <_vfiprintf_r+0x18>
 8007334:	f7ff fa88 	bl	8006848 <__sinit>
 8007338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800733a:	07d9      	lsls	r1, r3, #31
 800733c:	d405      	bmi.n	800734a <_vfiprintf_r+0x2a>
 800733e:	89ab      	ldrh	r3, [r5, #12]
 8007340:	059a      	lsls	r2, r3, #22
 8007342:	d402      	bmi.n	800734a <_vfiprintf_r+0x2a>
 8007344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007346:	f7ff fd32 	bl	8006dae <__retarget_lock_acquire_recursive>
 800734a:	89ab      	ldrh	r3, [r5, #12]
 800734c:	071b      	lsls	r3, r3, #28
 800734e:	d501      	bpl.n	8007354 <_vfiprintf_r+0x34>
 8007350:	692b      	ldr	r3, [r5, #16]
 8007352:	b99b      	cbnz	r3, 800737c <_vfiprintf_r+0x5c>
 8007354:	4629      	mov	r1, r5
 8007356:	4630      	mov	r0, r6
 8007358:	f7ff fbc8 	bl	8006aec <__swsetup_r>
 800735c:	b170      	cbz	r0, 800737c <_vfiprintf_r+0x5c>
 800735e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007360:	07dc      	lsls	r4, r3, #31
 8007362:	d504      	bpl.n	800736e <_vfiprintf_r+0x4e>
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	b01d      	add	sp, #116	@ 0x74
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	89ab      	ldrh	r3, [r5, #12]
 8007370:	0598      	lsls	r0, r3, #22
 8007372:	d4f7      	bmi.n	8007364 <_vfiprintf_r+0x44>
 8007374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007376:	f7ff fd1b 	bl	8006db0 <__retarget_lock_release_recursive>
 800737a:	e7f3      	b.n	8007364 <_vfiprintf_r+0x44>
 800737c:	2300      	movs	r3, #0
 800737e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007380:	2320      	movs	r3, #32
 8007382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007386:	f8cd 800c 	str.w	r8, [sp, #12]
 800738a:	2330      	movs	r3, #48	@ 0x30
 800738c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800753c <_vfiprintf_r+0x21c>
 8007390:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007394:	f04f 0901 	mov.w	r9, #1
 8007398:	4623      	mov	r3, r4
 800739a:	469a      	mov	sl, r3
 800739c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073a0:	b10a      	cbz	r2, 80073a6 <_vfiprintf_r+0x86>
 80073a2:	2a25      	cmp	r2, #37	@ 0x25
 80073a4:	d1f9      	bne.n	800739a <_vfiprintf_r+0x7a>
 80073a6:	ebba 0b04 	subs.w	fp, sl, r4
 80073aa:	d00b      	beq.n	80073c4 <_vfiprintf_r+0xa4>
 80073ac:	465b      	mov	r3, fp
 80073ae:	4622      	mov	r2, r4
 80073b0:	4629      	mov	r1, r5
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7ff ffa1 	bl	80072fa <__sfputs_r>
 80073b8:	3001      	adds	r0, #1
 80073ba:	f000 80a7 	beq.w	800750c <_vfiprintf_r+0x1ec>
 80073be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073c0:	445a      	add	r2, fp
 80073c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80073c4:	f89a 3000 	ldrb.w	r3, [sl]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 809f 	beq.w	800750c <_vfiprintf_r+0x1ec>
 80073ce:	2300      	movs	r3, #0
 80073d0:	f04f 32ff 	mov.w	r2, #4294967295
 80073d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073d8:	f10a 0a01 	add.w	sl, sl, #1
 80073dc:	9304      	str	r3, [sp, #16]
 80073de:	9307      	str	r3, [sp, #28]
 80073e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80073e6:	4654      	mov	r4, sl
 80073e8:	2205      	movs	r2, #5
 80073ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ee:	4853      	ldr	r0, [pc, #332]	@ (800753c <_vfiprintf_r+0x21c>)
 80073f0:	f7f8 ff0e 	bl	8000210 <memchr>
 80073f4:	9a04      	ldr	r2, [sp, #16]
 80073f6:	b9d8      	cbnz	r0, 8007430 <_vfiprintf_r+0x110>
 80073f8:	06d1      	lsls	r1, r2, #27
 80073fa:	bf44      	itt	mi
 80073fc:	2320      	movmi	r3, #32
 80073fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007402:	0713      	lsls	r3, r2, #28
 8007404:	bf44      	itt	mi
 8007406:	232b      	movmi	r3, #43	@ 0x2b
 8007408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800740c:	f89a 3000 	ldrb.w	r3, [sl]
 8007410:	2b2a      	cmp	r3, #42	@ 0x2a
 8007412:	d015      	beq.n	8007440 <_vfiprintf_r+0x120>
 8007414:	9a07      	ldr	r2, [sp, #28]
 8007416:	4654      	mov	r4, sl
 8007418:	2000      	movs	r0, #0
 800741a:	f04f 0c0a 	mov.w	ip, #10
 800741e:	4621      	mov	r1, r4
 8007420:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007424:	3b30      	subs	r3, #48	@ 0x30
 8007426:	2b09      	cmp	r3, #9
 8007428:	d94b      	bls.n	80074c2 <_vfiprintf_r+0x1a2>
 800742a:	b1b0      	cbz	r0, 800745a <_vfiprintf_r+0x13a>
 800742c:	9207      	str	r2, [sp, #28]
 800742e:	e014      	b.n	800745a <_vfiprintf_r+0x13a>
 8007430:	eba0 0308 	sub.w	r3, r0, r8
 8007434:	fa09 f303 	lsl.w	r3, r9, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	9304      	str	r3, [sp, #16]
 800743c:	46a2      	mov	sl, r4
 800743e:	e7d2      	b.n	80073e6 <_vfiprintf_r+0xc6>
 8007440:	9b03      	ldr	r3, [sp, #12]
 8007442:	1d19      	adds	r1, r3, #4
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	9103      	str	r1, [sp, #12]
 8007448:	2b00      	cmp	r3, #0
 800744a:	bfbb      	ittet	lt
 800744c:	425b      	neglt	r3, r3
 800744e:	f042 0202 	orrlt.w	r2, r2, #2
 8007452:	9307      	strge	r3, [sp, #28]
 8007454:	9307      	strlt	r3, [sp, #28]
 8007456:	bfb8      	it	lt
 8007458:	9204      	strlt	r2, [sp, #16]
 800745a:	7823      	ldrb	r3, [r4, #0]
 800745c:	2b2e      	cmp	r3, #46	@ 0x2e
 800745e:	d10a      	bne.n	8007476 <_vfiprintf_r+0x156>
 8007460:	7863      	ldrb	r3, [r4, #1]
 8007462:	2b2a      	cmp	r3, #42	@ 0x2a
 8007464:	d132      	bne.n	80074cc <_vfiprintf_r+0x1ac>
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	1d1a      	adds	r2, r3, #4
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	9203      	str	r2, [sp, #12]
 800746e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007472:	3402      	adds	r4, #2
 8007474:	9305      	str	r3, [sp, #20]
 8007476:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800754c <_vfiprintf_r+0x22c>
 800747a:	7821      	ldrb	r1, [r4, #0]
 800747c:	2203      	movs	r2, #3
 800747e:	4650      	mov	r0, sl
 8007480:	f7f8 fec6 	bl	8000210 <memchr>
 8007484:	b138      	cbz	r0, 8007496 <_vfiprintf_r+0x176>
 8007486:	9b04      	ldr	r3, [sp, #16]
 8007488:	eba0 000a 	sub.w	r0, r0, sl
 800748c:	2240      	movs	r2, #64	@ 0x40
 800748e:	4082      	lsls	r2, r0
 8007490:	4313      	orrs	r3, r2
 8007492:	3401      	adds	r4, #1
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800749a:	4829      	ldr	r0, [pc, #164]	@ (8007540 <_vfiprintf_r+0x220>)
 800749c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074a0:	2206      	movs	r2, #6
 80074a2:	f7f8 feb5 	bl	8000210 <memchr>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d03f      	beq.n	800752a <_vfiprintf_r+0x20a>
 80074aa:	4b26      	ldr	r3, [pc, #152]	@ (8007544 <_vfiprintf_r+0x224>)
 80074ac:	bb1b      	cbnz	r3, 80074f6 <_vfiprintf_r+0x1d6>
 80074ae:	9b03      	ldr	r3, [sp, #12]
 80074b0:	3307      	adds	r3, #7
 80074b2:	f023 0307 	bic.w	r3, r3, #7
 80074b6:	3308      	adds	r3, #8
 80074b8:	9303      	str	r3, [sp, #12]
 80074ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074bc:	443b      	add	r3, r7
 80074be:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c0:	e76a      	b.n	8007398 <_vfiprintf_r+0x78>
 80074c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80074c6:	460c      	mov	r4, r1
 80074c8:	2001      	movs	r0, #1
 80074ca:	e7a8      	b.n	800741e <_vfiprintf_r+0xfe>
 80074cc:	2300      	movs	r3, #0
 80074ce:	3401      	adds	r4, #1
 80074d0:	9305      	str	r3, [sp, #20]
 80074d2:	4619      	mov	r1, r3
 80074d4:	f04f 0c0a 	mov.w	ip, #10
 80074d8:	4620      	mov	r0, r4
 80074da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074de:	3a30      	subs	r2, #48	@ 0x30
 80074e0:	2a09      	cmp	r2, #9
 80074e2:	d903      	bls.n	80074ec <_vfiprintf_r+0x1cc>
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d0c6      	beq.n	8007476 <_vfiprintf_r+0x156>
 80074e8:	9105      	str	r1, [sp, #20]
 80074ea:	e7c4      	b.n	8007476 <_vfiprintf_r+0x156>
 80074ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80074f0:	4604      	mov	r4, r0
 80074f2:	2301      	movs	r3, #1
 80074f4:	e7f0      	b.n	80074d8 <_vfiprintf_r+0x1b8>
 80074f6:	ab03      	add	r3, sp, #12
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	462a      	mov	r2, r5
 80074fc:	4b12      	ldr	r3, [pc, #72]	@ (8007548 <_vfiprintf_r+0x228>)
 80074fe:	a904      	add	r1, sp, #16
 8007500:	4630      	mov	r0, r6
 8007502:	f3af 8000 	nop.w
 8007506:	4607      	mov	r7, r0
 8007508:	1c78      	adds	r0, r7, #1
 800750a:	d1d6      	bne.n	80074ba <_vfiprintf_r+0x19a>
 800750c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800750e:	07d9      	lsls	r1, r3, #31
 8007510:	d405      	bmi.n	800751e <_vfiprintf_r+0x1fe>
 8007512:	89ab      	ldrh	r3, [r5, #12]
 8007514:	059a      	lsls	r2, r3, #22
 8007516:	d402      	bmi.n	800751e <_vfiprintf_r+0x1fe>
 8007518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800751a:	f7ff fc49 	bl	8006db0 <__retarget_lock_release_recursive>
 800751e:	89ab      	ldrh	r3, [r5, #12]
 8007520:	065b      	lsls	r3, r3, #25
 8007522:	f53f af1f 	bmi.w	8007364 <_vfiprintf_r+0x44>
 8007526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007528:	e71e      	b.n	8007368 <_vfiprintf_r+0x48>
 800752a:	ab03      	add	r3, sp, #12
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	462a      	mov	r2, r5
 8007530:	4b05      	ldr	r3, [pc, #20]	@ (8007548 <_vfiprintf_r+0x228>)
 8007532:	a904      	add	r1, sp, #16
 8007534:	4630      	mov	r0, r6
 8007536:	f000 f879 	bl	800762c <_printf_i>
 800753a:	e7e4      	b.n	8007506 <_vfiprintf_r+0x1e6>
 800753c:	08009096 	.word	0x08009096
 8007540:	080090a0 	.word	0x080090a0
 8007544:	00000000 	.word	0x00000000
 8007548:	080072fb 	.word	0x080072fb
 800754c:	0800909c 	.word	0x0800909c

08007550 <_printf_common>:
 8007550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007554:	4616      	mov	r6, r2
 8007556:	4698      	mov	r8, r3
 8007558:	688a      	ldr	r2, [r1, #8]
 800755a:	690b      	ldr	r3, [r1, #16]
 800755c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007560:	4293      	cmp	r3, r2
 8007562:	bfb8      	it	lt
 8007564:	4613      	movlt	r3, r2
 8007566:	6033      	str	r3, [r6, #0]
 8007568:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800756c:	4607      	mov	r7, r0
 800756e:	460c      	mov	r4, r1
 8007570:	b10a      	cbz	r2, 8007576 <_printf_common+0x26>
 8007572:	3301      	adds	r3, #1
 8007574:	6033      	str	r3, [r6, #0]
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	0699      	lsls	r1, r3, #26
 800757a:	bf42      	ittt	mi
 800757c:	6833      	ldrmi	r3, [r6, #0]
 800757e:	3302      	addmi	r3, #2
 8007580:	6033      	strmi	r3, [r6, #0]
 8007582:	6825      	ldr	r5, [r4, #0]
 8007584:	f015 0506 	ands.w	r5, r5, #6
 8007588:	d106      	bne.n	8007598 <_printf_common+0x48>
 800758a:	f104 0a19 	add.w	sl, r4, #25
 800758e:	68e3      	ldr	r3, [r4, #12]
 8007590:	6832      	ldr	r2, [r6, #0]
 8007592:	1a9b      	subs	r3, r3, r2
 8007594:	42ab      	cmp	r3, r5
 8007596:	dc26      	bgt.n	80075e6 <_printf_common+0x96>
 8007598:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800759c:	6822      	ldr	r2, [r4, #0]
 800759e:	3b00      	subs	r3, #0
 80075a0:	bf18      	it	ne
 80075a2:	2301      	movne	r3, #1
 80075a4:	0692      	lsls	r2, r2, #26
 80075a6:	d42b      	bmi.n	8007600 <_printf_common+0xb0>
 80075a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075ac:	4641      	mov	r1, r8
 80075ae:	4638      	mov	r0, r7
 80075b0:	47c8      	blx	r9
 80075b2:	3001      	adds	r0, #1
 80075b4:	d01e      	beq.n	80075f4 <_printf_common+0xa4>
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	6922      	ldr	r2, [r4, #16]
 80075ba:	f003 0306 	and.w	r3, r3, #6
 80075be:	2b04      	cmp	r3, #4
 80075c0:	bf02      	ittt	eq
 80075c2:	68e5      	ldreq	r5, [r4, #12]
 80075c4:	6833      	ldreq	r3, [r6, #0]
 80075c6:	1aed      	subeq	r5, r5, r3
 80075c8:	68a3      	ldr	r3, [r4, #8]
 80075ca:	bf0c      	ite	eq
 80075cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075d0:	2500      	movne	r5, #0
 80075d2:	4293      	cmp	r3, r2
 80075d4:	bfc4      	itt	gt
 80075d6:	1a9b      	subgt	r3, r3, r2
 80075d8:	18ed      	addgt	r5, r5, r3
 80075da:	2600      	movs	r6, #0
 80075dc:	341a      	adds	r4, #26
 80075de:	42b5      	cmp	r5, r6
 80075e0:	d11a      	bne.n	8007618 <_printf_common+0xc8>
 80075e2:	2000      	movs	r0, #0
 80075e4:	e008      	b.n	80075f8 <_printf_common+0xa8>
 80075e6:	2301      	movs	r3, #1
 80075e8:	4652      	mov	r2, sl
 80075ea:	4641      	mov	r1, r8
 80075ec:	4638      	mov	r0, r7
 80075ee:	47c8      	blx	r9
 80075f0:	3001      	adds	r0, #1
 80075f2:	d103      	bne.n	80075fc <_printf_common+0xac>
 80075f4:	f04f 30ff 	mov.w	r0, #4294967295
 80075f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075fc:	3501      	adds	r5, #1
 80075fe:	e7c6      	b.n	800758e <_printf_common+0x3e>
 8007600:	18e1      	adds	r1, r4, r3
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	2030      	movs	r0, #48	@ 0x30
 8007606:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800760a:	4422      	add	r2, r4
 800760c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007610:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007614:	3302      	adds	r3, #2
 8007616:	e7c7      	b.n	80075a8 <_printf_common+0x58>
 8007618:	2301      	movs	r3, #1
 800761a:	4622      	mov	r2, r4
 800761c:	4641      	mov	r1, r8
 800761e:	4638      	mov	r0, r7
 8007620:	47c8      	blx	r9
 8007622:	3001      	adds	r0, #1
 8007624:	d0e6      	beq.n	80075f4 <_printf_common+0xa4>
 8007626:	3601      	adds	r6, #1
 8007628:	e7d9      	b.n	80075de <_printf_common+0x8e>
	...

0800762c <_printf_i>:
 800762c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007630:	7e0f      	ldrb	r7, [r1, #24]
 8007632:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007634:	2f78      	cmp	r7, #120	@ 0x78
 8007636:	4691      	mov	r9, r2
 8007638:	4680      	mov	r8, r0
 800763a:	460c      	mov	r4, r1
 800763c:	469a      	mov	sl, r3
 800763e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007642:	d807      	bhi.n	8007654 <_printf_i+0x28>
 8007644:	2f62      	cmp	r7, #98	@ 0x62
 8007646:	d80a      	bhi.n	800765e <_printf_i+0x32>
 8007648:	2f00      	cmp	r7, #0
 800764a:	f000 80d1 	beq.w	80077f0 <_printf_i+0x1c4>
 800764e:	2f58      	cmp	r7, #88	@ 0x58
 8007650:	f000 80b8 	beq.w	80077c4 <_printf_i+0x198>
 8007654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007658:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800765c:	e03a      	b.n	80076d4 <_printf_i+0xa8>
 800765e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007662:	2b15      	cmp	r3, #21
 8007664:	d8f6      	bhi.n	8007654 <_printf_i+0x28>
 8007666:	a101      	add	r1, pc, #4	@ (adr r1, 800766c <_printf_i+0x40>)
 8007668:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800766c:	080076c5 	.word	0x080076c5
 8007670:	080076d9 	.word	0x080076d9
 8007674:	08007655 	.word	0x08007655
 8007678:	08007655 	.word	0x08007655
 800767c:	08007655 	.word	0x08007655
 8007680:	08007655 	.word	0x08007655
 8007684:	080076d9 	.word	0x080076d9
 8007688:	08007655 	.word	0x08007655
 800768c:	08007655 	.word	0x08007655
 8007690:	08007655 	.word	0x08007655
 8007694:	08007655 	.word	0x08007655
 8007698:	080077d7 	.word	0x080077d7
 800769c:	08007703 	.word	0x08007703
 80076a0:	08007791 	.word	0x08007791
 80076a4:	08007655 	.word	0x08007655
 80076a8:	08007655 	.word	0x08007655
 80076ac:	080077f9 	.word	0x080077f9
 80076b0:	08007655 	.word	0x08007655
 80076b4:	08007703 	.word	0x08007703
 80076b8:	08007655 	.word	0x08007655
 80076bc:	08007655 	.word	0x08007655
 80076c0:	08007799 	.word	0x08007799
 80076c4:	6833      	ldr	r3, [r6, #0]
 80076c6:	1d1a      	adds	r2, r3, #4
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	6032      	str	r2, [r6, #0]
 80076cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076d4:	2301      	movs	r3, #1
 80076d6:	e09c      	b.n	8007812 <_printf_i+0x1e6>
 80076d8:	6833      	ldr	r3, [r6, #0]
 80076da:	6820      	ldr	r0, [r4, #0]
 80076dc:	1d19      	adds	r1, r3, #4
 80076de:	6031      	str	r1, [r6, #0]
 80076e0:	0606      	lsls	r6, r0, #24
 80076e2:	d501      	bpl.n	80076e8 <_printf_i+0xbc>
 80076e4:	681d      	ldr	r5, [r3, #0]
 80076e6:	e003      	b.n	80076f0 <_printf_i+0xc4>
 80076e8:	0645      	lsls	r5, r0, #25
 80076ea:	d5fb      	bpl.n	80076e4 <_printf_i+0xb8>
 80076ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076f0:	2d00      	cmp	r5, #0
 80076f2:	da03      	bge.n	80076fc <_printf_i+0xd0>
 80076f4:	232d      	movs	r3, #45	@ 0x2d
 80076f6:	426d      	negs	r5, r5
 80076f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076fc:	4858      	ldr	r0, [pc, #352]	@ (8007860 <_printf_i+0x234>)
 80076fe:	230a      	movs	r3, #10
 8007700:	e011      	b.n	8007726 <_printf_i+0xfa>
 8007702:	6821      	ldr	r1, [r4, #0]
 8007704:	6833      	ldr	r3, [r6, #0]
 8007706:	0608      	lsls	r0, r1, #24
 8007708:	f853 5b04 	ldr.w	r5, [r3], #4
 800770c:	d402      	bmi.n	8007714 <_printf_i+0xe8>
 800770e:	0649      	lsls	r1, r1, #25
 8007710:	bf48      	it	mi
 8007712:	b2ad      	uxthmi	r5, r5
 8007714:	2f6f      	cmp	r7, #111	@ 0x6f
 8007716:	4852      	ldr	r0, [pc, #328]	@ (8007860 <_printf_i+0x234>)
 8007718:	6033      	str	r3, [r6, #0]
 800771a:	bf14      	ite	ne
 800771c:	230a      	movne	r3, #10
 800771e:	2308      	moveq	r3, #8
 8007720:	2100      	movs	r1, #0
 8007722:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007726:	6866      	ldr	r6, [r4, #4]
 8007728:	60a6      	str	r6, [r4, #8]
 800772a:	2e00      	cmp	r6, #0
 800772c:	db05      	blt.n	800773a <_printf_i+0x10e>
 800772e:	6821      	ldr	r1, [r4, #0]
 8007730:	432e      	orrs	r6, r5
 8007732:	f021 0104 	bic.w	r1, r1, #4
 8007736:	6021      	str	r1, [r4, #0]
 8007738:	d04b      	beq.n	80077d2 <_printf_i+0x1a6>
 800773a:	4616      	mov	r6, r2
 800773c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007740:	fb03 5711 	mls	r7, r3, r1, r5
 8007744:	5dc7      	ldrb	r7, [r0, r7]
 8007746:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800774a:	462f      	mov	r7, r5
 800774c:	42bb      	cmp	r3, r7
 800774e:	460d      	mov	r5, r1
 8007750:	d9f4      	bls.n	800773c <_printf_i+0x110>
 8007752:	2b08      	cmp	r3, #8
 8007754:	d10b      	bne.n	800776e <_printf_i+0x142>
 8007756:	6823      	ldr	r3, [r4, #0]
 8007758:	07df      	lsls	r7, r3, #31
 800775a:	d508      	bpl.n	800776e <_printf_i+0x142>
 800775c:	6923      	ldr	r3, [r4, #16]
 800775e:	6861      	ldr	r1, [r4, #4]
 8007760:	4299      	cmp	r1, r3
 8007762:	bfde      	ittt	le
 8007764:	2330      	movle	r3, #48	@ 0x30
 8007766:	f806 3c01 	strble.w	r3, [r6, #-1]
 800776a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800776e:	1b92      	subs	r2, r2, r6
 8007770:	6122      	str	r2, [r4, #16]
 8007772:	f8cd a000 	str.w	sl, [sp]
 8007776:	464b      	mov	r3, r9
 8007778:	aa03      	add	r2, sp, #12
 800777a:	4621      	mov	r1, r4
 800777c:	4640      	mov	r0, r8
 800777e:	f7ff fee7 	bl	8007550 <_printf_common>
 8007782:	3001      	adds	r0, #1
 8007784:	d14a      	bne.n	800781c <_printf_i+0x1f0>
 8007786:	f04f 30ff 	mov.w	r0, #4294967295
 800778a:	b004      	add	sp, #16
 800778c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	f043 0320 	orr.w	r3, r3, #32
 8007796:	6023      	str	r3, [r4, #0]
 8007798:	4832      	ldr	r0, [pc, #200]	@ (8007864 <_printf_i+0x238>)
 800779a:	2778      	movs	r7, #120	@ 0x78
 800779c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	6831      	ldr	r1, [r6, #0]
 80077a4:	061f      	lsls	r7, r3, #24
 80077a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80077aa:	d402      	bmi.n	80077b2 <_printf_i+0x186>
 80077ac:	065f      	lsls	r7, r3, #25
 80077ae:	bf48      	it	mi
 80077b0:	b2ad      	uxthmi	r5, r5
 80077b2:	6031      	str	r1, [r6, #0]
 80077b4:	07d9      	lsls	r1, r3, #31
 80077b6:	bf44      	itt	mi
 80077b8:	f043 0320 	orrmi.w	r3, r3, #32
 80077bc:	6023      	strmi	r3, [r4, #0]
 80077be:	b11d      	cbz	r5, 80077c8 <_printf_i+0x19c>
 80077c0:	2310      	movs	r3, #16
 80077c2:	e7ad      	b.n	8007720 <_printf_i+0xf4>
 80077c4:	4826      	ldr	r0, [pc, #152]	@ (8007860 <_printf_i+0x234>)
 80077c6:	e7e9      	b.n	800779c <_printf_i+0x170>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	f023 0320 	bic.w	r3, r3, #32
 80077ce:	6023      	str	r3, [r4, #0]
 80077d0:	e7f6      	b.n	80077c0 <_printf_i+0x194>
 80077d2:	4616      	mov	r6, r2
 80077d4:	e7bd      	b.n	8007752 <_printf_i+0x126>
 80077d6:	6833      	ldr	r3, [r6, #0]
 80077d8:	6825      	ldr	r5, [r4, #0]
 80077da:	6961      	ldr	r1, [r4, #20]
 80077dc:	1d18      	adds	r0, r3, #4
 80077de:	6030      	str	r0, [r6, #0]
 80077e0:	062e      	lsls	r6, r5, #24
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	d501      	bpl.n	80077ea <_printf_i+0x1be>
 80077e6:	6019      	str	r1, [r3, #0]
 80077e8:	e002      	b.n	80077f0 <_printf_i+0x1c4>
 80077ea:	0668      	lsls	r0, r5, #25
 80077ec:	d5fb      	bpl.n	80077e6 <_printf_i+0x1ba>
 80077ee:	8019      	strh	r1, [r3, #0]
 80077f0:	2300      	movs	r3, #0
 80077f2:	6123      	str	r3, [r4, #16]
 80077f4:	4616      	mov	r6, r2
 80077f6:	e7bc      	b.n	8007772 <_printf_i+0x146>
 80077f8:	6833      	ldr	r3, [r6, #0]
 80077fa:	1d1a      	adds	r2, r3, #4
 80077fc:	6032      	str	r2, [r6, #0]
 80077fe:	681e      	ldr	r6, [r3, #0]
 8007800:	6862      	ldr	r2, [r4, #4]
 8007802:	2100      	movs	r1, #0
 8007804:	4630      	mov	r0, r6
 8007806:	f7f8 fd03 	bl	8000210 <memchr>
 800780a:	b108      	cbz	r0, 8007810 <_printf_i+0x1e4>
 800780c:	1b80      	subs	r0, r0, r6
 800780e:	6060      	str	r0, [r4, #4]
 8007810:	6863      	ldr	r3, [r4, #4]
 8007812:	6123      	str	r3, [r4, #16]
 8007814:	2300      	movs	r3, #0
 8007816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800781a:	e7aa      	b.n	8007772 <_printf_i+0x146>
 800781c:	6923      	ldr	r3, [r4, #16]
 800781e:	4632      	mov	r2, r6
 8007820:	4649      	mov	r1, r9
 8007822:	4640      	mov	r0, r8
 8007824:	47d0      	blx	sl
 8007826:	3001      	adds	r0, #1
 8007828:	d0ad      	beq.n	8007786 <_printf_i+0x15a>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	079b      	lsls	r3, r3, #30
 800782e:	d413      	bmi.n	8007858 <_printf_i+0x22c>
 8007830:	68e0      	ldr	r0, [r4, #12]
 8007832:	9b03      	ldr	r3, [sp, #12]
 8007834:	4298      	cmp	r0, r3
 8007836:	bfb8      	it	lt
 8007838:	4618      	movlt	r0, r3
 800783a:	e7a6      	b.n	800778a <_printf_i+0x15e>
 800783c:	2301      	movs	r3, #1
 800783e:	4632      	mov	r2, r6
 8007840:	4649      	mov	r1, r9
 8007842:	4640      	mov	r0, r8
 8007844:	47d0      	blx	sl
 8007846:	3001      	adds	r0, #1
 8007848:	d09d      	beq.n	8007786 <_printf_i+0x15a>
 800784a:	3501      	adds	r5, #1
 800784c:	68e3      	ldr	r3, [r4, #12]
 800784e:	9903      	ldr	r1, [sp, #12]
 8007850:	1a5b      	subs	r3, r3, r1
 8007852:	42ab      	cmp	r3, r5
 8007854:	dcf2      	bgt.n	800783c <_printf_i+0x210>
 8007856:	e7eb      	b.n	8007830 <_printf_i+0x204>
 8007858:	2500      	movs	r5, #0
 800785a:	f104 0619 	add.w	r6, r4, #25
 800785e:	e7f5      	b.n	800784c <_printf_i+0x220>
 8007860:	080090a7 	.word	0x080090a7
 8007864:	080090b8 	.word	0x080090b8

08007868 <__sflush_r>:
 8007868:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800786c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007870:	0716      	lsls	r6, r2, #28
 8007872:	4605      	mov	r5, r0
 8007874:	460c      	mov	r4, r1
 8007876:	d454      	bmi.n	8007922 <__sflush_r+0xba>
 8007878:	684b      	ldr	r3, [r1, #4]
 800787a:	2b00      	cmp	r3, #0
 800787c:	dc02      	bgt.n	8007884 <__sflush_r+0x1c>
 800787e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007880:	2b00      	cmp	r3, #0
 8007882:	dd48      	ble.n	8007916 <__sflush_r+0xae>
 8007884:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007886:	2e00      	cmp	r6, #0
 8007888:	d045      	beq.n	8007916 <__sflush_r+0xae>
 800788a:	2300      	movs	r3, #0
 800788c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007890:	682f      	ldr	r7, [r5, #0]
 8007892:	6a21      	ldr	r1, [r4, #32]
 8007894:	602b      	str	r3, [r5, #0]
 8007896:	d030      	beq.n	80078fa <__sflush_r+0x92>
 8007898:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	0759      	lsls	r1, r3, #29
 800789e:	d505      	bpl.n	80078ac <__sflush_r+0x44>
 80078a0:	6863      	ldr	r3, [r4, #4]
 80078a2:	1ad2      	subs	r2, r2, r3
 80078a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80078a6:	b10b      	cbz	r3, 80078ac <__sflush_r+0x44>
 80078a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80078aa:	1ad2      	subs	r2, r2, r3
 80078ac:	2300      	movs	r3, #0
 80078ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078b0:	6a21      	ldr	r1, [r4, #32]
 80078b2:	4628      	mov	r0, r5
 80078b4:	47b0      	blx	r6
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	d106      	bne.n	80078ca <__sflush_r+0x62>
 80078bc:	6829      	ldr	r1, [r5, #0]
 80078be:	291d      	cmp	r1, #29
 80078c0:	d82b      	bhi.n	800791a <__sflush_r+0xb2>
 80078c2:	4a2a      	ldr	r2, [pc, #168]	@ (800796c <__sflush_r+0x104>)
 80078c4:	40ca      	lsrs	r2, r1
 80078c6:	07d6      	lsls	r6, r2, #31
 80078c8:	d527      	bpl.n	800791a <__sflush_r+0xb2>
 80078ca:	2200      	movs	r2, #0
 80078cc:	6062      	str	r2, [r4, #4]
 80078ce:	04d9      	lsls	r1, r3, #19
 80078d0:	6922      	ldr	r2, [r4, #16]
 80078d2:	6022      	str	r2, [r4, #0]
 80078d4:	d504      	bpl.n	80078e0 <__sflush_r+0x78>
 80078d6:	1c42      	adds	r2, r0, #1
 80078d8:	d101      	bne.n	80078de <__sflush_r+0x76>
 80078da:	682b      	ldr	r3, [r5, #0]
 80078dc:	b903      	cbnz	r3, 80078e0 <__sflush_r+0x78>
 80078de:	6560      	str	r0, [r4, #84]	@ 0x54
 80078e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078e2:	602f      	str	r7, [r5, #0]
 80078e4:	b1b9      	cbz	r1, 8007916 <__sflush_r+0xae>
 80078e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078ea:	4299      	cmp	r1, r3
 80078ec:	d002      	beq.n	80078f4 <__sflush_r+0x8c>
 80078ee:	4628      	mov	r0, r5
 80078f0:	f7ff fa94 	bl	8006e1c <_free_r>
 80078f4:	2300      	movs	r3, #0
 80078f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80078f8:	e00d      	b.n	8007916 <__sflush_r+0xae>
 80078fa:	2301      	movs	r3, #1
 80078fc:	4628      	mov	r0, r5
 80078fe:	47b0      	blx	r6
 8007900:	4602      	mov	r2, r0
 8007902:	1c50      	adds	r0, r2, #1
 8007904:	d1c9      	bne.n	800789a <__sflush_r+0x32>
 8007906:	682b      	ldr	r3, [r5, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0c6      	beq.n	800789a <__sflush_r+0x32>
 800790c:	2b1d      	cmp	r3, #29
 800790e:	d001      	beq.n	8007914 <__sflush_r+0xac>
 8007910:	2b16      	cmp	r3, #22
 8007912:	d11e      	bne.n	8007952 <__sflush_r+0xea>
 8007914:	602f      	str	r7, [r5, #0]
 8007916:	2000      	movs	r0, #0
 8007918:	e022      	b.n	8007960 <__sflush_r+0xf8>
 800791a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800791e:	b21b      	sxth	r3, r3
 8007920:	e01b      	b.n	800795a <__sflush_r+0xf2>
 8007922:	690f      	ldr	r7, [r1, #16]
 8007924:	2f00      	cmp	r7, #0
 8007926:	d0f6      	beq.n	8007916 <__sflush_r+0xae>
 8007928:	0793      	lsls	r3, r2, #30
 800792a:	680e      	ldr	r6, [r1, #0]
 800792c:	bf08      	it	eq
 800792e:	694b      	ldreq	r3, [r1, #20]
 8007930:	600f      	str	r7, [r1, #0]
 8007932:	bf18      	it	ne
 8007934:	2300      	movne	r3, #0
 8007936:	eba6 0807 	sub.w	r8, r6, r7
 800793a:	608b      	str	r3, [r1, #8]
 800793c:	f1b8 0f00 	cmp.w	r8, #0
 8007940:	dde9      	ble.n	8007916 <__sflush_r+0xae>
 8007942:	6a21      	ldr	r1, [r4, #32]
 8007944:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007946:	4643      	mov	r3, r8
 8007948:	463a      	mov	r2, r7
 800794a:	4628      	mov	r0, r5
 800794c:	47b0      	blx	r6
 800794e:	2800      	cmp	r0, #0
 8007950:	dc08      	bgt.n	8007964 <__sflush_r+0xfc>
 8007952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800795a:	81a3      	strh	r3, [r4, #12]
 800795c:	f04f 30ff 	mov.w	r0, #4294967295
 8007960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007964:	4407      	add	r7, r0
 8007966:	eba8 0800 	sub.w	r8, r8, r0
 800796a:	e7e7      	b.n	800793c <__sflush_r+0xd4>
 800796c:	20400001 	.word	0x20400001

08007970 <_fflush_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	690b      	ldr	r3, [r1, #16]
 8007974:	4605      	mov	r5, r0
 8007976:	460c      	mov	r4, r1
 8007978:	b913      	cbnz	r3, 8007980 <_fflush_r+0x10>
 800797a:	2500      	movs	r5, #0
 800797c:	4628      	mov	r0, r5
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	b118      	cbz	r0, 800798a <_fflush_r+0x1a>
 8007982:	6a03      	ldr	r3, [r0, #32]
 8007984:	b90b      	cbnz	r3, 800798a <_fflush_r+0x1a>
 8007986:	f7fe ff5f 	bl	8006848 <__sinit>
 800798a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d0f3      	beq.n	800797a <_fflush_r+0xa>
 8007992:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007994:	07d0      	lsls	r0, r2, #31
 8007996:	d404      	bmi.n	80079a2 <_fflush_r+0x32>
 8007998:	0599      	lsls	r1, r3, #22
 800799a:	d402      	bmi.n	80079a2 <_fflush_r+0x32>
 800799c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800799e:	f7ff fa06 	bl	8006dae <__retarget_lock_acquire_recursive>
 80079a2:	4628      	mov	r0, r5
 80079a4:	4621      	mov	r1, r4
 80079a6:	f7ff ff5f 	bl	8007868 <__sflush_r>
 80079aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079ac:	07da      	lsls	r2, r3, #31
 80079ae:	4605      	mov	r5, r0
 80079b0:	d4e4      	bmi.n	800797c <_fflush_r+0xc>
 80079b2:	89a3      	ldrh	r3, [r4, #12]
 80079b4:	059b      	lsls	r3, r3, #22
 80079b6:	d4e1      	bmi.n	800797c <_fflush_r+0xc>
 80079b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079ba:	f7ff f9f9 	bl	8006db0 <__retarget_lock_release_recursive>
 80079be:	e7dd      	b.n	800797c <_fflush_r+0xc>

080079c0 <fiprintf>:
 80079c0:	b40e      	push	{r1, r2, r3}
 80079c2:	b503      	push	{r0, r1, lr}
 80079c4:	4601      	mov	r1, r0
 80079c6:	ab03      	add	r3, sp, #12
 80079c8:	4805      	ldr	r0, [pc, #20]	@ (80079e0 <fiprintf+0x20>)
 80079ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80079ce:	6800      	ldr	r0, [r0, #0]
 80079d0:	9301      	str	r3, [sp, #4]
 80079d2:	f7ff fca5 	bl	8007320 <_vfiprintf_r>
 80079d6:	b002      	add	sp, #8
 80079d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079dc:	b003      	add	sp, #12
 80079de:	4770      	bx	lr
 80079e0:	2000001c 	.word	0x2000001c

080079e4 <__swhatbuf_r>:
 80079e4:	b570      	push	{r4, r5, r6, lr}
 80079e6:	460c      	mov	r4, r1
 80079e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ec:	2900      	cmp	r1, #0
 80079ee:	b096      	sub	sp, #88	@ 0x58
 80079f0:	4615      	mov	r5, r2
 80079f2:	461e      	mov	r6, r3
 80079f4:	da0d      	bge.n	8007a12 <__swhatbuf_r+0x2e>
 80079f6:	89a3      	ldrh	r3, [r4, #12]
 80079f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079fc:	f04f 0100 	mov.w	r1, #0
 8007a00:	bf14      	ite	ne
 8007a02:	2340      	movne	r3, #64	@ 0x40
 8007a04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a08:	2000      	movs	r0, #0
 8007a0a:	6031      	str	r1, [r6, #0]
 8007a0c:	602b      	str	r3, [r5, #0]
 8007a0e:	b016      	add	sp, #88	@ 0x58
 8007a10:	bd70      	pop	{r4, r5, r6, pc}
 8007a12:	466a      	mov	r2, sp
 8007a14:	f000 f896 	bl	8007b44 <_fstat_r>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	dbec      	blt.n	80079f6 <__swhatbuf_r+0x12>
 8007a1c:	9901      	ldr	r1, [sp, #4]
 8007a1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a26:	4259      	negs	r1, r3
 8007a28:	4159      	adcs	r1, r3
 8007a2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a2e:	e7eb      	b.n	8007a08 <__swhatbuf_r+0x24>

08007a30 <__smakebuf_r>:
 8007a30:	898b      	ldrh	r3, [r1, #12]
 8007a32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a34:	079d      	lsls	r5, r3, #30
 8007a36:	4606      	mov	r6, r0
 8007a38:	460c      	mov	r4, r1
 8007a3a:	d507      	bpl.n	8007a4c <__smakebuf_r+0x1c>
 8007a3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	6123      	str	r3, [r4, #16]
 8007a44:	2301      	movs	r3, #1
 8007a46:	6163      	str	r3, [r4, #20]
 8007a48:	b003      	add	sp, #12
 8007a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4c:	ab01      	add	r3, sp, #4
 8007a4e:	466a      	mov	r2, sp
 8007a50:	f7ff ffc8 	bl	80079e4 <__swhatbuf_r>
 8007a54:	9f00      	ldr	r7, [sp, #0]
 8007a56:	4605      	mov	r5, r0
 8007a58:	4639      	mov	r1, r7
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	f7ff fa52 	bl	8006f04 <_malloc_r>
 8007a60:	b948      	cbnz	r0, 8007a76 <__smakebuf_r+0x46>
 8007a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a66:	059a      	lsls	r2, r3, #22
 8007a68:	d4ee      	bmi.n	8007a48 <__smakebuf_r+0x18>
 8007a6a:	f023 0303 	bic.w	r3, r3, #3
 8007a6e:	f043 0302 	orr.w	r3, r3, #2
 8007a72:	81a3      	strh	r3, [r4, #12]
 8007a74:	e7e2      	b.n	8007a3c <__smakebuf_r+0xc>
 8007a76:	89a3      	ldrh	r3, [r4, #12]
 8007a78:	6020      	str	r0, [r4, #0]
 8007a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a7e:	81a3      	strh	r3, [r4, #12]
 8007a80:	9b01      	ldr	r3, [sp, #4]
 8007a82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a86:	b15b      	cbz	r3, 8007aa0 <__smakebuf_r+0x70>
 8007a88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	f000 f86b 	bl	8007b68 <_isatty_r>
 8007a92:	b128      	cbz	r0, 8007aa0 <__smakebuf_r+0x70>
 8007a94:	89a3      	ldrh	r3, [r4, #12]
 8007a96:	f023 0303 	bic.w	r3, r3, #3
 8007a9a:	f043 0301 	orr.w	r3, r3, #1
 8007a9e:	81a3      	strh	r3, [r4, #12]
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	431d      	orrs	r5, r3
 8007aa4:	81a5      	strh	r5, [r4, #12]
 8007aa6:	e7cf      	b.n	8007a48 <__smakebuf_r+0x18>

08007aa8 <_putc_r>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	460d      	mov	r5, r1
 8007aac:	4614      	mov	r4, r2
 8007aae:	4606      	mov	r6, r0
 8007ab0:	b118      	cbz	r0, 8007aba <_putc_r+0x12>
 8007ab2:	6a03      	ldr	r3, [r0, #32]
 8007ab4:	b90b      	cbnz	r3, 8007aba <_putc_r+0x12>
 8007ab6:	f7fe fec7 	bl	8006848 <__sinit>
 8007aba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007abc:	07d8      	lsls	r0, r3, #31
 8007abe:	d405      	bmi.n	8007acc <_putc_r+0x24>
 8007ac0:	89a3      	ldrh	r3, [r4, #12]
 8007ac2:	0599      	lsls	r1, r3, #22
 8007ac4:	d402      	bmi.n	8007acc <_putc_r+0x24>
 8007ac6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ac8:	f7ff f971 	bl	8006dae <__retarget_lock_acquire_recursive>
 8007acc:	68a3      	ldr	r3, [r4, #8]
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	60a3      	str	r3, [r4, #8]
 8007ad4:	da05      	bge.n	8007ae2 <_putc_r+0x3a>
 8007ad6:	69a2      	ldr	r2, [r4, #24]
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	db12      	blt.n	8007b02 <_putc_r+0x5a>
 8007adc:	b2eb      	uxtb	r3, r5
 8007ade:	2b0a      	cmp	r3, #10
 8007ae0:	d00f      	beq.n	8007b02 <_putc_r+0x5a>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	1c5a      	adds	r2, r3, #1
 8007ae6:	6022      	str	r2, [r4, #0]
 8007ae8:	701d      	strb	r5, [r3, #0]
 8007aea:	b2ed      	uxtb	r5, r5
 8007aec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007aee:	07da      	lsls	r2, r3, #31
 8007af0:	d405      	bmi.n	8007afe <_putc_r+0x56>
 8007af2:	89a3      	ldrh	r3, [r4, #12]
 8007af4:	059b      	lsls	r3, r3, #22
 8007af6:	d402      	bmi.n	8007afe <_putc_r+0x56>
 8007af8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007afa:	f7ff f959 	bl	8006db0 <__retarget_lock_release_recursive>
 8007afe:	4628      	mov	r0, r5
 8007b00:	bd70      	pop	{r4, r5, r6, pc}
 8007b02:	4629      	mov	r1, r5
 8007b04:	4622      	mov	r2, r4
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7fe ffb1 	bl	8006a6e <__swbuf_r>
 8007b0c:	4605      	mov	r5, r0
 8007b0e:	e7ed      	b.n	8007aec <_putc_r+0x44>

08007b10 <memmove>:
 8007b10:	4288      	cmp	r0, r1
 8007b12:	b510      	push	{r4, lr}
 8007b14:	eb01 0402 	add.w	r4, r1, r2
 8007b18:	d902      	bls.n	8007b20 <memmove+0x10>
 8007b1a:	4284      	cmp	r4, r0
 8007b1c:	4623      	mov	r3, r4
 8007b1e:	d807      	bhi.n	8007b30 <memmove+0x20>
 8007b20:	1e43      	subs	r3, r0, #1
 8007b22:	42a1      	cmp	r1, r4
 8007b24:	d008      	beq.n	8007b38 <memmove+0x28>
 8007b26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b2e:	e7f8      	b.n	8007b22 <memmove+0x12>
 8007b30:	4402      	add	r2, r0
 8007b32:	4601      	mov	r1, r0
 8007b34:	428a      	cmp	r2, r1
 8007b36:	d100      	bne.n	8007b3a <memmove+0x2a>
 8007b38:	bd10      	pop	{r4, pc}
 8007b3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b42:	e7f7      	b.n	8007b34 <memmove+0x24>

08007b44 <_fstat_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4d07      	ldr	r5, [pc, #28]	@ (8007b64 <_fstat_r+0x20>)
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	4608      	mov	r0, r1
 8007b4e:	4611      	mov	r1, r2
 8007b50:	602b      	str	r3, [r5, #0]
 8007b52:	f7fb f855 	bl	8002c00 <_fstat>
 8007b56:	1c43      	adds	r3, r0, #1
 8007b58:	d102      	bne.n	8007b60 <_fstat_r+0x1c>
 8007b5a:	682b      	ldr	r3, [r5, #0]
 8007b5c:	b103      	cbz	r3, 8007b60 <_fstat_r+0x1c>
 8007b5e:	6023      	str	r3, [r4, #0]
 8007b60:	bd38      	pop	{r3, r4, r5, pc}
 8007b62:	bf00      	nop
 8007b64:	20000c7c 	.word	0x20000c7c

08007b68 <_isatty_r>:
 8007b68:	b538      	push	{r3, r4, r5, lr}
 8007b6a:	4d06      	ldr	r5, [pc, #24]	@ (8007b84 <_isatty_r+0x1c>)
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	4604      	mov	r4, r0
 8007b70:	4608      	mov	r0, r1
 8007b72:	602b      	str	r3, [r5, #0]
 8007b74:	f7fb f854 	bl	8002c20 <_isatty>
 8007b78:	1c43      	adds	r3, r0, #1
 8007b7a:	d102      	bne.n	8007b82 <_isatty_r+0x1a>
 8007b7c:	682b      	ldr	r3, [r5, #0]
 8007b7e:	b103      	cbz	r3, 8007b82 <_isatty_r+0x1a>
 8007b80:	6023      	str	r3, [r4, #0]
 8007b82:	bd38      	pop	{r3, r4, r5, pc}
 8007b84:	20000c7c 	.word	0x20000c7c

08007b88 <_sbrk_r>:
 8007b88:	b538      	push	{r3, r4, r5, lr}
 8007b8a:	4d06      	ldr	r5, [pc, #24]	@ (8007ba4 <_sbrk_r+0x1c>)
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4604      	mov	r4, r0
 8007b90:	4608      	mov	r0, r1
 8007b92:	602b      	str	r3, [r5, #0]
 8007b94:	f7fb f85c 	bl	8002c50 <_sbrk>
 8007b98:	1c43      	adds	r3, r0, #1
 8007b9a:	d102      	bne.n	8007ba2 <_sbrk_r+0x1a>
 8007b9c:	682b      	ldr	r3, [r5, #0]
 8007b9e:	b103      	cbz	r3, 8007ba2 <_sbrk_r+0x1a>
 8007ba0:	6023      	str	r3, [r4, #0]
 8007ba2:	bd38      	pop	{r3, r4, r5, pc}
 8007ba4:	20000c7c 	.word	0x20000c7c

08007ba8 <abort>:
 8007ba8:	b508      	push	{r3, lr}
 8007baa:	2006      	movs	r0, #6
 8007bac:	f000 f85a 	bl	8007c64 <raise>
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	f7fa ffd5 	bl	8002b60 <_exit>

08007bb6 <_realloc_r>:
 8007bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bba:	4607      	mov	r7, r0
 8007bbc:	4614      	mov	r4, r2
 8007bbe:	460d      	mov	r5, r1
 8007bc0:	b921      	cbnz	r1, 8007bcc <_realloc_r+0x16>
 8007bc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	f7ff b99c 	b.w	8006f04 <_malloc_r>
 8007bcc:	b92a      	cbnz	r2, 8007bda <_realloc_r+0x24>
 8007bce:	f7ff f925 	bl	8006e1c <_free_r>
 8007bd2:	4625      	mov	r5, r4
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bda:	f000 f85f 	bl	8007c9c <_malloc_usable_size_r>
 8007bde:	4284      	cmp	r4, r0
 8007be0:	4606      	mov	r6, r0
 8007be2:	d802      	bhi.n	8007bea <_realloc_r+0x34>
 8007be4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007be8:	d8f4      	bhi.n	8007bd4 <_realloc_r+0x1e>
 8007bea:	4621      	mov	r1, r4
 8007bec:	4638      	mov	r0, r7
 8007bee:	f7ff f989 	bl	8006f04 <_malloc_r>
 8007bf2:	4680      	mov	r8, r0
 8007bf4:	b908      	cbnz	r0, 8007bfa <_realloc_r+0x44>
 8007bf6:	4645      	mov	r5, r8
 8007bf8:	e7ec      	b.n	8007bd4 <_realloc_r+0x1e>
 8007bfa:	42b4      	cmp	r4, r6
 8007bfc:	4622      	mov	r2, r4
 8007bfe:	4629      	mov	r1, r5
 8007c00:	bf28      	it	cs
 8007c02:	4632      	movcs	r2, r6
 8007c04:	f7ff f8dd 	bl	8006dc2 <memcpy>
 8007c08:	4629      	mov	r1, r5
 8007c0a:	4638      	mov	r0, r7
 8007c0c:	f7ff f906 	bl	8006e1c <_free_r>
 8007c10:	e7f1      	b.n	8007bf6 <_realloc_r+0x40>

08007c12 <_raise_r>:
 8007c12:	291f      	cmp	r1, #31
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	4605      	mov	r5, r0
 8007c18:	460c      	mov	r4, r1
 8007c1a:	d904      	bls.n	8007c26 <_raise_r+0x14>
 8007c1c:	2316      	movs	r3, #22
 8007c1e:	6003      	str	r3, [r0, #0]
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	bd38      	pop	{r3, r4, r5, pc}
 8007c26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007c28:	b112      	cbz	r2, 8007c30 <_raise_r+0x1e>
 8007c2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007c2e:	b94b      	cbnz	r3, 8007c44 <_raise_r+0x32>
 8007c30:	4628      	mov	r0, r5
 8007c32:	f000 f831 	bl	8007c98 <_getpid_r>
 8007c36:	4622      	mov	r2, r4
 8007c38:	4601      	mov	r1, r0
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c40:	f000 b818 	b.w	8007c74 <_kill_r>
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d00a      	beq.n	8007c5e <_raise_r+0x4c>
 8007c48:	1c59      	adds	r1, r3, #1
 8007c4a:	d103      	bne.n	8007c54 <_raise_r+0x42>
 8007c4c:	2316      	movs	r3, #22
 8007c4e:	6003      	str	r3, [r0, #0]
 8007c50:	2001      	movs	r0, #1
 8007c52:	e7e7      	b.n	8007c24 <_raise_r+0x12>
 8007c54:	2100      	movs	r1, #0
 8007c56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	4798      	blx	r3
 8007c5e:	2000      	movs	r0, #0
 8007c60:	e7e0      	b.n	8007c24 <_raise_r+0x12>
	...

08007c64 <raise>:
 8007c64:	4b02      	ldr	r3, [pc, #8]	@ (8007c70 <raise+0xc>)
 8007c66:	4601      	mov	r1, r0
 8007c68:	6818      	ldr	r0, [r3, #0]
 8007c6a:	f7ff bfd2 	b.w	8007c12 <_raise_r>
 8007c6e:	bf00      	nop
 8007c70:	2000001c 	.word	0x2000001c

08007c74 <_kill_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	4d07      	ldr	r5, [pc, #28]	@ (8007c94 <_kill_r+0x20>)
 8007c78:	2300      	movs	r3, #0
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	4608      	mov	r0, r1
 8007c7e:	4611      	mov	r1, r2
 8007c80:	602b      	str	r3, [r5, #0]
 8007c82:	f7fa ff5d 	bl	8002b40 <_kill>
 8007c86:	1c43      	adds	r3, r0, #1
 8007c88:	d102      	bne.n	8007c90 <_kill_r+0x1c>
 8007c8a:	682b      	ldr	r3, [r5, #0]
 8007c8c:	b103      	cbz	r3, 8007c90 <_kill_r+0x1c>
 8007c8e:	6023      	str	r3, [r4, #0]
 8007c90:	bd38      	pop	{r3, r4, r5, pc}
 8007c92:	bf00      	nop
 8007c94:	20000c7c 	.word	0x20000c7c

08007c98 <_getpid_r>:
 8007c98:	f7fa bf4a 	b.w	8002b30 <_getpid>

08007c9c <_malloc_usable_size_r>:
 8007c9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ca0:	1f18      	subs	r0, r3, #4
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	bfbc      	itt	lt
 8007ca6:	580b      	ldrlt	r3, [r1, r0]
 8007ca8:	18c0      	addlt	r0, r0, r3
 8007caa:	4770      	bx	lr

08007cac <pow>:
 8007cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cae:	ed2d 8b02 	vpush	{d8}
 8007cb2:	eeb0 8a40 	vmov.f32	s16, s0
 8007cb6:	eef0 8a60 	vmov.f32	s17, s1
 8007cba:	ec55 4b11 	vmov	r4, r5, d1
 8007cbe:	f000 f873 	bl	8007da8 <__ieee754_pow>
 8007cc2:	4622      	mov	r2, r4
 8007cc4:	462b      	mov	r3, r5
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	4629      	mov	r1, r5
 8007cca:	ec57 6b10 	vmov	r6, r7, d0
 8007cce:	f7f8 ff45 	bl	8000b5c <__aeabi_dcmpun>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d13b      	bne.n	8007d4e <pow+0xa2>
 8007cd6:	ec51 0b18 	vmov	r0, r1, d8
 8007cda:	2200      	movs	r2, #0
 8007cdc:	2300      	movs	r3, #0
 8007cde:	f7f8 ff0b 	bl	8000af8 <__aeabi_dcmpeq>
 8007ce2:	b1b8      	cbz	r0, 8007d14 <pow+0x68>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	4620      	mov	r0, r4
 8007cea:	4629      	mov	r1, r5
 8007cec:	f7f8 ff04 	bl	8000af8 <__aeabi_dcmpeq>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d146      	bne.n	8007d82 <pow+0xd6>
 8007cf4:	ec45 4b10 	vmov	d0, r4, r5
 8007cf8:	f000 f848 	bl	8007d8c <finite>
 8007cfc:	b338      	cbz	r0, 8007d4e <pow+0xa2>
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2300      	movs	r3, #0
 8007d02:	4620      	mov	r0, r4
 8007d04:	4629      	mov	r1, r5
 8007d06:	f7f8 ff01 	bl	8000b0c <__aeabi_dcmplt>
 8007d0a:	b300      	cbz	r0, 8007d4e <pow+0xa2>
 8007d0c:	f7ff f824 	bl	8006d58 <__errno>
 8007d10:	2322      	movs	r3, #34	@ 0x22
 8007d12:	e01b      	b.n	8007d4c <pow+0xa0>
 8007d14:	ec47 6b10 	vmov	d0, r6, r7
 8007d18:	f000 f838 	bl	8007d8c <finite>
 8007d1c:	b9e0      	cbnz	r0, 8007d58 <pow+0xac>
 8007d1e:	eeb0 0a48 	vmov.f32	s0, s16
 8007d22:	eef0 0a68 	vmov.f32	s1, s17
 8007d26:	f000 f831 	bl	8007d8c <finite>
 8007d2a:	b1a8      	cbz	r0, 8007d58 <pow+0xac>
 8007d2c:	ec45 4b10 	vmov	d0, r4, r5
 8007d30:	f000 f82c 	bl	8007d8c <finite>
 8007d34:	b180      	cbz	r0, 8007d58 <pow+0xac>
 8007d36:	4632      	mov	r2, r6
 8007d38:	463b      	mov	r3, r7
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	4639      	mov	r1, r7
 8007d3e:	f7f8 ff0d 	bl	8000b5c <__aeabi_dcmpun>
 8007d42:	2800      	cmp	r0, #0
 8007d44:	d0e2      	beq.n	8007d0c <pow+0x60>
 8007d46:	f7ff f807 	bl	8006d58 <__errno>
 8007d4a:	2321      	movs	r3, #33	@ 0x21
 8007d4c:	6003      	str	r3, [r0, #0]
 8007d4e:	ecbd 8b02 	vpop	{d8}
 8007d52:	ec47 6b10 	vmov	d0, r6, r7
 8007d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d58:	2200      	movs	r2, #0
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	4639      	mov	r1, r7
 8007d60:	f7f8 feca 	bl	8000af8 <__aeabi_dcmpeq>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d0f2      	beq.n	8007d4e <pow+0xa2>
 8007d68:	eeb0 0a48 	vmov.f32	s0, s16
 8007d6c:	eef0 0a68 	vmov.f32	s1, s17
 8007d70:	f000 f80c 	bl	8007d8c <finite>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	d0ea      	beq.n	8007d4e <pow+0xa2>
 8007d78:	ec45 4b10 	vmov	d0, r4, r5
 8007d7c:	f000 f806 	bl	8007d8c <finite>
 8007d80:	e7c3      	b.n	8007d0a <pow+0x5e>
 8007d82:	4f01      	ldr	r7, [pc, #4]	@ (8007d88 <pow+0xdc>)
 8007d84:	2600      	movs	r6, #0
 8007d86:	e7e2      	b.n	8007d4e <pow+0xa2>
 8007d88:	3ff00000 	.word	0x3ff00000

08007d8c <finite>:
 8007d8c:	b082      	sub	sp, #8
 8007d8e:	ed8d 0b00 	vstr	d0, [sp]
 8007d92:	9801      	ldr	r0, [sp, #4]
 8007d94:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007d98:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8007d9c:	0fc0      	lsrs	r0, r0, #31
 8007d9e:	b002      	add	sp, #8
 8007da0:	4770      	bx	lr
 8007da2:	0000      	movs	r0, r0
 8007da4:	0000      	movs	r0, r0
	...

08007da8 <__ieee754_pow>:
 8007da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dac:	b091      	sub	sp, #68	@ 0x44
 8007dae:	ed8d 1b00 	vstr	d1, [sp]
 8007db2:	e9dd 1900 	ldrd	r1, r9, [sp]
 8007db6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8007dba:	ea5a 0001 	orrs.w	r0, sl, r1
 8007dbe:	ec57 6b10 	vmov	r6, r7, d0
 8007dc2:	d113      	bne.n	8007dec <__ieee754_pow+0x44>
 8007dc4:	19b3      	adds	r3, r6, r6
 8007dc6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8007dca:	4152      	adcs	r2, r2
 8007dcc:	4298      	cmp	r0, r3
 8007dce:	4b9a      	ldr	r3, [pc, #616]	@ (8008038 <__ieee754_pow+0x290>)
 8007dd0:	4193      	sbcs	r3, r2
 8007dd2:	f080 84ee 	bcs.w	80087b2 <__ieee754_pow+0xa0a>
 8007dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007dda:	4630      	mov	r0, r6
 8007ddc:	4639      	mov	r1, r7
 8007dde:	f7f8 fa6d 	bl	80002bc <__adddf3>
 8007de2:	ec41 0b10 	vmov	d0, r0, r1
 8007de6:	b011      	add	sp, #68	@ 0x44
 8007de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dec:	4a93      	ldr	r2, [pc, #588]	@ (800803c <__ieee754_pow+0x294>)
 8007dee:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8007df2:	4295      	cmp	r5, r2
 8007df4:	46b8      	mov	r8, r7
 8007df6:	4633      	mov	r3, r6
 8007df8:	d80a      	bhi.n	8007e10 <__ieee754_pow+0x68>
 8007dfa:	d104      	bne.n	8007e06 <__ieee754_pow+0x5e>
 8007dfc:	2e00      	cmp	r6, #0
 8007dfe:	d1ea      	bne.n	8007dd6 <__ieee754_pow+0x2e>
 8007e00:	45aa      	cmp	sl, r5
 8007e02:	d8e8      	bhi.n	8007dd6 <__ieee754_pow+0x2e>
 8007e04:	e001      	b.n	8007e0a <__ieee754_pow+0x62>
 8007e06:	4592      	cmp	sl, r2
 8007e08:	d802      	bhi.n	8007e10 <__ieee754_pow+0x68>
 8007e0a:	4592      	cmp	sl, r2
 8007e0c:	d10f      	bne.n	8007e2e <__ieee754_pow+0x86>
 8007e0e:	b171      	cbz	r1, 8007e2e <__ieee754_pow+0x86>
 8007e10:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8007e14:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007e18:	ea58 0803 	orrs.w	r8, r8, r3
 8007e1c:	d1db      	bne.n	8007dd6 <__ieee754_pow+0x2e>
 8007e1e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007e22:	18db      	adds	r3, r3, r3
 8007e24:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8007e28:	4152      	adcs	r2, r2
 8007e2a:	4598      	cmp	r8, r3
 8007e2c:	e7cf      	b.n	8007dce <__ieee754_pow+0x26>
 8007e2e:	f1b8 0f00 	cmp.w	r8, #0
 8007e32:	46ab      	mov	fp, r5
 8007e34:	da43      	bge.n	8007ebe <__ieee754_pow+0x116>
 8007e36:	4a82      	ldr	r2, [pc, #520]	@ (8008040 <__ieee754_pow+0x298>)
 8007e38:	4592      	cmp	sl, r2
 8007e3a:	d856      	bhi.n	8007eea <__ieee754_pow+0x142>
 8007e3c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007e40:	4592      	cmp	sl, r2
 8007e42:	f240 84c5 	bls.w	80087d0 <__ieee754_pow+0xa28>
 8007e46:	ea4f 522a 	mov.w	r2, sl, asr #20
 8007e4a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007e4e:	2a14      	cmp	r2, #20
 8007e50:	dd18      	ble.n	8007e84 <__ieee754_pow+0xdc>
 8007e52:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8007e56:	fa21 f402 	lsr.w	r4, r1, r2
 8007e5a:	fa04 f202 	lsl.w	r2, r4, r2
 8007e5e:	428a      	cmp	r2, r1
 8007e60:	f040 84b6 	bne.w	80087d0 <__ieee754_pow+0xa28>
 8007e64:	f004 0401 	and.w	r4, r4, #1
 8007e68:	f1c4 0402 	rsb	r4, r4, #2
 8007e6c:	2900      	cmp	r1, #0
 8007e6e:	d159      	bne.n	8007f24 <__ieee754_pow+0x17c>
 8007e70:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8007e74:	d148      	bne.n	8007f08 <__ieee754_pow+0x160>
 8007e76:	4632      	mov	r2, r6
 8007e78:	463b      	mov	r3, r7
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	4639      	mov	r1, r7
 8007e7e:	f7f8 fbd3 	bl	8000628 <__aeabi_dmul>
 8007e82:	e7ae      	b.n	8007de2 <__ieee754_pow+0x3a>
 8007e84:	2900      	cmp	r1, #0
 8007e86:	d14c      	bne.n	8007f22 <__ieee754_pow+0x17a>
 8007e88:	f1c2 0214 	rsb	r2, r2, #20
 8007e8c:	fa4a f402 	asr.w	r4, sl, r2
 8007e90:	fa04 f202 	lsl.w	r2, r4, r2
 8007e94:	4552      	cmp	r2, sl
 8007e96:	f040 8498 	bne.w	80087ca <__ieee754_pow+0xa22>
 8007e9a:	f004 0401 	and.w	r4, r4, #1
 8007e9e:	f1c4 0402 	rsb	r4, r4, #2
 8007ea2:	4a68      	ldr	r2, [pc, #416]	@ (8008044 <__ieee754_pow+0x29c>)
 8007ea4:	4592      	cmp	sl, r2
 8007ea6:	d1e3      	bne.n	8007e70 <__ieee754_pow+0xc8>
 8007ea8:	f1b9 0f00 	cmp.w	r9, #0
 8007eac:	f280 8489 	bge.w	80087c2 <__ieee754_pow+0xa1a>
 8007eb0:	4964      	ldr	r1, [pc, #400]	@ (8008044 <__ieee754_pow+0x29c>)
 8007eb2:	4632      	mov	r2, r6
 8007eb4:	463b      	mov	r3, r7
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	f7f8 fce0 	bl	800087c <__aeabi_ddiv>
 8007ebc:	e791      	b.n	8007de2 <__ieee754_pow+0x3a>
 8007ebe:	2400      	movs	r4, #0
 8007ec0:	bb81      	cbnz	r1, 8007f24 <__ieee754_pow+0x17c>
 8007ec2:	4a5e      	ldr	r2, [pc, #376]	@ (800803c <__ieee754_pow+0x294>)
 8007ec4:	4592      	cmp	sl, r2
 8007ec6:	d1ec      	bne.n	8007ea2 <__ieee754_pow+0xfa>
 8007ec8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8007ecc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	f000 846e 	beq.w	80087b2 <__ieee754_pow+0xa0a>
 8007ed6:	4b5c      	ldr	r3, [pc, #368]	@ (8008048 <__ieee754_pow+0x2a0>)
 8007ed8:	429d      	cmp	r5, r3
 8007eda:	d908      	bls.n	8007eee <__ieee754_pow+0x146>
 8007edc:	f1b9 0f00 	cmp.w	r9, #0
 8007ee0:	f280 846b 	bge.w	80087ba <__ieee754_pow+0xa12>
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	2100      	movs	r1, #0
 8007ee8:	e77b      	b.n	8007de2 <__ieee754_pow+0x3a>
 8007eea:	2402      	movs	r4, #2
 8007eec:	e7e8      	b.n	8007ec0 <__ieee754_pow+0x118>
 8007eee:	f1b9 0f00 	cmp.w	r9, #0
 8007ef2:	f04f 0000 	mov.w	r0, #0
 8007ef6:	f04f 0100 	mov.w	r1, #0
 8007efa:	f6bf af72 	bge.w	8007de2 <__ieee754_pow+0x3a>
 8007efe:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007f02:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007f06:	e76c      	b.n	8007de2 <__ieee754_pow+0x3a>
 8007f08:	4a50      	ldr	r2, [pc, #320]	@ (800804c <__ieee754_pow+0x2a4>)
 8007f0a:	4591      	cmp	r9, r2
 8007f0c:	d10a      	bne.n	8007f24 <__ieee754_pow+0x17c>
 8007f0e:	f1b8 0f00 	cmp.w	r8, #0
 8007f12:	db07      	blt.n	8007f24 <__ieee754_pow+0x17c>
 8007f14:	ec47 6b10 	vmov	d0, r6, r7
 8007f18:	b011      	add	sp, #68	@ 0x44
 8007f1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f1e:	f000 bd4f 	b.w	80089c0 <__ieee754_sqrt>
 8007f22:	2400      	movs	r4, #0
 8007f24:	ec47 6b10 	vmov	d0, r6, r7
 8007f28:	9302      	str	r3, [sp, #8]
 8007f2a:	f000 fc87 	bl	800883c <fabs>
 8007f2e:	9b02      	ldr	r3, [sp, #8]
 8007f30:	ec51 0b10 	vmov	r0, r1, d0
 8007f34:	bb43      	cbnz	r3, 8007f88 <__ieee754_pow+0x1e0>
 8007f36:	4b43      	ldr	r3, [pc, #268]	@ (8008044 <__ieee754_pow+0x29c>)
 8007f38:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d000      	beq.n	8007f42 <__ieee754_pow+0x19a>
 8007f40:	bb15      	cbnz	r5, 8007f88 <__ieee754_pow+0x1e0>
 8007f42:	f1b9 0f00 	cmp.w	r9, #0
 8007f46:	da05      	bge.n	8007f54 <__ieee754_pow+0x1ac>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	493d      	ldr	r1, [pc, #244]	@ (8008044 <__ieee754_pow+0x29c>)
 8007f50:	f7f8 fc94 	bl	800087c <__aeabi_ddiv>
 8007f54:	f1b8 0f00 	cmp.w	r8, #0
 8007f58:	f6bf af43 	bge.w	8007de2 <__ieee754_pow+0x3a>
 8007f5c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8007f60:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007f64:	4325      	orrs	r5, r4
 8007f66:	d108      	bne.n	8007f7a <__ieee754_pow+0x1d2>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4610      	mov	r0, r2
 8007f6e:	4619      	mov	r1, r3
 8007f70:	f7f8 f9a2 	bl	80002b8 <__aeabi_dsub>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	e79e      	b.n	8007eb8 <__ieee754_pow+0x110>
 8007f7a:	2c01      	cmp	r4, #1
 8007f7c:	f47f af31 	bne.w	8007de2 <__ieee754_pow+0x3a>
 8007f80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007f84:	4619      	mov	r1, r3
 8007f86:	e72c      	b.n	8007de2 <__ieee754_pow+0x3a>
 8007f88:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	ea53 0204 	orrs.w	r2, r3, r4
 8007f92:	d102      	bne.n	8007f9a <__ieee754_pow+0x1f2>
 8007f94:	4632      	mov	r2, r6
 8007f96:	463b      	mov	r3, r7
 8007f98:	e7e8      	b.n	8007f6c <__ieee754_pow+0x1c4>
 8007f9a:	3c01      	subs	r4, #1
 8007f9c:	431c      	orrs	r4, r3
 8007f9e:	d016      	beq.n	8007fce <__ieee754_pow+0x226>
 8007fa0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008028 <__ieee754_pow+0x280>
 8007fa4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8007fa8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007fac:	f240 8110 	bls.w	80081d0 <__ieee754_pow+0x428>
 8007fb0:	4b27      	ldr	r3, [pc, #156]	@ (8008050 <__ieee754_pow+0x2a8>)
 8007fb2:	459a      	cmp	sl, r3
 8007fb4:	4b24      	ldr	r3, [pc, #144]	@ (8008048 <__ieee754_pow+0x2a0>)
 8007fb6:	d916      	bls.n	8007fe6 <__ieee754_pow+0x23e>
 8007fb8:	429d      	cmp	r5, r3
 8007fba:	d80b      	bhi.n	8007fd4 <__ieee754_pow+0x22c>
 8007fbc:	f1b9 0f00 	cmp.w	r9, #0
 8007fc0:	da0b      	bge.n	8007fda <__ieee754_pow+0x232>
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	b011      	add	sp, #68	@ 0x44
 8007fc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fca:	f000 bcf1 	b.w	80089b0 <__math_oflow>
 8007fce:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8008030 <__ieee754_pow+0x288>
 8007fd2:	e7e7      	b.n	8007fa4 <__ieee754_pow+0x1fc>
 8007fd4:	f1b9 0f00 	cmp.w	r9, #0
 8007fd8:	dcf3      	bgt.n	8007fc2 <__ieee754_pow+0x21a>
 8007fda:	2000      	movs	r0, #0
 8007fdc:	b011      	add	sp, #68	@ 0x44
 8007fde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe2:	f000 bcdd 	b.w	80089a0 <__math_uflow>
 8007fe6:	429d      	cmp	r5, r3
 8007fe8:	d20c      	bcs.n	8008004 <__ieee754_pow+0x25c>
 8007fea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	f7f8 fd8b 	bl	8000b0c <__aeabi_dcmplt>
 8007ff6:	3800      	subs	r0, #0
 8007ff8:	bf18      	it	ne
 8007ffa:	2001      	movne	r0, #1
 8007ffc:	f1b9 0f00 	cmp.w	r9, #0
 8008000:	daec      	bge.n	8007fdc <__ieee754_pow+0x234>
 8008002:	e7df      	b.n	8007fc4 <__ieee754_pow+0x21c>
 8008004:	4b0f      	ldr	r3, [pc, #60]	@ (8008044 <__ieee754_pow+0x29c>)
 8008006:	429d      	cmp	r5, r3
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	d922      	bls.n	8008054 <__ieee754_pow+0x2ac>
 800800e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008012:	2300      	movs	r3, #0
 8008014:	f7f8 fd7a 	bl	8000b0c <__aeabi_dcmplt>
 8008018:	3800      	subs	r0, #0
 800801a:	bf18      	it	ne
 800801c:	2001      	movne	r0, #1
 800801e:	f1b9 0f00 	cmp.w	r9, #0
 8008022:	dccf      	bgt.n	8007fc4 <__ieee754_pow+0x21c>
 8008024:	e7da      	b.n	8007fdc <__ieee754_pow+0x234>
 8008026:	bf00      	nop
 8008028:	00000000 	.word	0x00000000
 800802c:	3ff00000 	.word	0x3ff00000
 8008030:	00000000 	.word	0x00000000
 8008034:	bff00000 	.word	0xbff00000
 8008038:	fff00000 	.word	0xfff00000
 800803c:	7ff00000 	.word	0x7ff00000
 8008040:	433fffff 	.word	0x433fffff
 8008044:	3ff00000 	.word	0x3ff00000
 8008048:	3fefffff 	.word	0x3fefffff
 800804c:	3fe00000 	.word	0x3fe00000
 8008050:	43f00000 	.word	0x43f00000
 8008054:	4b5a      	ldr	r3, [pc, #360]	@ (80081c0 <__ieee754_pow+0x418>)
 8008056:	f7f8 f92f 	bl	80002b8 <__aeabi_dsub>
 800805a:	a351      	add	r3, pc, #324	@ (adr r3, 80081a0 <__ieee754_pow+0x3f8>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	4604      	mov	r4, r0
 8008062:	460d      	mov	r5, r1
 8008064:	f7f8 fae0 	bl	8000628 <__aeabi_dmul>
 8008068:	a34f      	add	r3, pc, #316	@ (adr r3, 80081a8 <__ieee754_pow+0x400>)
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	4606      	mov	r6, r0
 8008070:	460f      	mov	r7, r1
 8008072:	4620      	mov	r0, r4
 8008074:	4629      	mov	r1, r5
 8008076:	f7f8 fad7 	bl	8000628 <__aeabi_dmul>
 800807a:	4b52      	ldr	r3, [pc, #328]	@ (80081c4 <__ieee754_pow+0x41c>)
 800807c:	4682      	mov	sl, r0
 800807e:	468b      	mov	fp, r1
 8008080:	2200      	movs	r2, #0
 8008082:	4620      	mov	r0, r4
 8008084:	4629      	mov	r1, r5
 8008086:	f7f8 facf 	bl	8000628 <__aeabi_dmul>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	a148      	add	r1, pc, #288	@ (adr r1, 80081b0 <__ieee754_pow+0x408>)
 8008090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008094:	f7f8 f910 	bl	80002b8 <__aeabi_dsub>
 8008098:	4622      	mov	r2, r4
 800809a:	462b      	mov	r3, r5
 800809c:	f7f8 fac4 	bl	8000628 <__aeabi_dmul>
 80080a0:	4602      	mov	r2, r0
 80080a2:	460b      	mov	r3, r1
 80080a4:	2000      	movs	r0, #0
 80080a6:	4948      	ldr	r1, [pc, #288]	@ (80081c8 <__ieee754_pow+0x420>)
 80080a8:	f7f8 f906 	bl	80002b8 <__aeabi_dsub>
 80080ac:	4622      	mov	r2, r4
 80080ae:	4680      	mov	r8, r0
 80080b0:	4689      	mov	r9, r1
 80080b2:	462b      	mov	r3, r5
 80080b4:	4620      	mov	r0, r4
 80080b6:	4629      	mov	r1, r5
 80080b8:	f7f8 fab6 	bl	8000628 <__aeabi_dmul>
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	4640      	mov	r0, r8
 80080c2:	4649      	mov	r1, r9
 80080c4:	f7f8 fab0 	bl	8000628 <__aeabi_dmul>
 80080c8:	a33b      	add	r3, pc, #236	@ (adr r3, 80081b8 <__ieee754_pow+0x410>)
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	f7f8 faab 	bl	8000628 <__aeabi_dmul>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	4650      	mov	r0, sl
 80080d8:	4659      	mov	r1, fp
 80080da:	f7f8 f8ed 	bl	80002b8 <__aeabi_dsub>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	4680      	mov	r8, r0
 80080e4:	4689      	mov	r9, r1
 80080e6:	4630      	mov	r0, r6
 80080e8:	4639      	mov	r1, r7
 80080ea:	f7f8 f8e7 	bl	80002bc <__adddf3>
 80080ee:	2400      	movs	r4, #0
 80080f0:	4632      	mov	r2, r6
 80080f2:	463b      	mov	r3, r7
 80080f4:	4620      	mov	r0, r4
 80080f6:	460d      	mov	r5, r1
 80080f8:	f7f8 f8de 	bl	80002b8 <__aeabi_dsub>
 80080fc:	4602      	mov	r2, r0
 80080fe:	460b      	mov	r3, r1
 8008100:	4640      	mov	r0, r8
 8008102:	4649      	mov	r1, r9
 8008104:	f7f8 f8d8 	bl	80002b8 <__aeabi_dsub>
 8008108:	e9dd 2300 	ldrd	r2, r3, [sp]
 800810c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008110:	2300      	movs	r3, #0
 8008112:	9304      	str	r3, [sp, #16]
 8008114:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008118:	4606      	mov	r6, r0
 800811a:	460f      	mov	r7, r1
 800811c:	465b      	mov	r3, fp
 800811e:	4652      	mov	r2, sl
 8008120:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008124:	f7f8 f8c8 	bl	80002b8 <__aeabi_dsub>
 8008128:	4622      	mov	r2, r4
 800812a:	462b      	mov	r3, r5
 800812c:	f7f8 fa7c 	bl	8000628 <__aeabi_dmul>
 8008130:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008134:	4680      	mov	r8, r0
 8008136:	4689      	mov	r9, r1
 8008138:	4630      	mov	r0, r6
 800813a:	4639      	mov	r1, r7
 800813c:	f7f8 fa74 	bl	8000628 <__aeabi_dmul>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	4640      	mov	r0, r8
 8008146:	4649      	mov	r1, r9
 8008148:	f7f8 f8b8 	bl	80002bc <__adddf3>
 800814c:	465b      	mov	r3, fp
 800814e:	4606      	mov	r6, r0
 8008150:	460f      	mov	r7, r1
 8008152:	4652      	mov	r2, sl
 8008154:	4620      	mov	r0, r4
 8008156:	4629      	mov	r1, r5
 8008158:	f7f8 fa66 	bl	8000628 <__aeabi_dmul>
 800815c:	460b      	mov	r3, r1
 800815e:	4602      	mov	r2, r0
 8008160:	4680      	mov	r8, r0
 8008162:	4689      	mov	r9, r1
 8008164:	4630      	mov	r0, r6
 8008166:	4639      	mov	r1, r7
 8008168:	f7f8 f8a8 	bl	80002bc <__adddf3>
 800816c:	4b17      	ldr	r3, [pc, #92]	@ (80081cc <__ieee754_pow+0x424>)
 800816e:	4299      	cmp	r1, r3
 8008170:	4604      	mov	r4, r0
 8008172:	460d      	mov	r5, r1
 8008174:	468b      	mov	fp, r1
 8008176:	f340 820b 	ble.w	8008590 <__ieee754_pow+0x7e8>
 800817a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800817e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008182:	4303      	orrs	r3, r0
 8008184:	f000 81ea 	beq.w	800855c <__ieee754_pow+0x7b4>
 8008188:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800818c:	2200      	movs	r2, #0
 800818e:	2300      	movs	r3, #0
 8008190:	f7f8 fcbc 	bl	8000b0c <__aeabi_dcmplt>
 8008194:	3800      	subs	r0, #0
 8008196:	bf18      	it	ne
 8008198:	2001      	movne	r0, #1
 800819a:	e713      	b.n	8007fc4 <__ieee754_pow+0x21c>
 800819c:	f3af 8000 	nop.w
 80081a0:	60000000 	.word	0x60000000
 80081a4:	3ff71547 	.word	0x3ff71547
 80081a8:	f85ddf44 	.word	0xf85ddf44
 80081ac:	3e54ae0b 	.word	0x3e54ae0b
 80081b0:	55555555 	.word	0x55555555
 80081b4:	3fd55555 	.word	0x3fd55555
 80081b8:	652b82fe 	.word	0x652b82fe
 80081bc:	3ff71547 	.word	0x3ff71547
 80081c0:	3ff00000 	.word	0x3ff00000
 80081c4:	3fd00000 	.word	0x3fd00000
 80081c8:	3fe00000 	.word	0x3fe00000
 80081cc:	408fffff 	.word	0x408fffff
 80081d0:	4bd5      	ldr	r3, [pc, #852]	@ (8008528 <__ieee754_pow+0x780>)
 80081d2:	ea08 0303 	and.w	r3, r8, r3
 80081d6:	2200      	movs	r2, #0
 80081d8:	b92b      	cbnz	r3, 80081e6 <__ieee754_pow+0x43e>
 80081da:	4bd4      	ldr	r3, [pc, #848]	@ (800852c <__ieee754_pow+0x784>)
 80081dc:	f7f8 fa24 	bl	8000628 <__aeabi_dmul>
 80081e0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80081e4:	468b      	mov	fp, r1
 80081e6:	ea4f 532b 	mov.w	r3, fp, asr #20
 80081ea:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80081ee:	4413      	add	r3, r2
 80081f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80081f2:	4bcf      	ldr	r3, [pc, #828]	@ (8008530 <__ieee754_pow+0x788>)
 80081f4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80081f8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80081fc:	459b      	cmp	fp, r3
 80081fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008202:	dd08      	ble.n	8008216 <__ieee754_pow+0x46e>
 8008204:	4bcb      	ldr	r3, [pc, #812]	@ (8008534 <__ieee754_pow+0x78c>)
 8008206:	459b      	cmp	fp, r3
 8008208:	f340 81a5 	ble.w	8008556 <__ieee754_pow+0x7ae>
 800820c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800820e:	3301      	adds	r3, #1
 8008210:	930a      	str	r3, [sp, #40]	@ 0x28
 8008212:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8008216:	f04f 0a00 	mov.w	sl, #0
 800821a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800821e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008220:	4bc5      	ldr	r3, [pc, #788]	@ (8008538 <__ieee754_pow+0x790>)
 8008222:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008226:	ed93 7b00 	vldr	d7, [r3]
 800822a:	4629      	mov	r1, r5
 800822c:	ec53 2b17 	vmov	r2, r3, d7
 8008230:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008234:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008238:	f7f8 f83e 	bl	80002b8 <__aeabi_dsub>
 800823c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008240:	4606      	mov	r6, r0
 8008242:	460f      	mov	r7, r1
 8008244:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008248:	f7f8 f838 	bl	80002bc <__adddf3>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	2000      	movs	r0, #0
 8008252:	49ba      	ldr	r1, [pc, #744]	@ (800853c <__ieee754_pow+0x794>)
 8008254:	f7f8 fb12 	bl	800087c <__aeabi_ddiv>
 8008258:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800825c:	4602      	mov	r2, r0
 800825e:	460b      	mov	r3, r1
 8008260:	4630      	mov	r0, r6
 8008262:	4639      	mov	r1, r7
 8008264:	f7f8 f9e0 	bl	8000628 <__aeabi_dmul>
 8008268:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800826c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8008270:	106d      	asrs	r5, r5, #1
 8008272:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8008276:	f04f 0b00 	mov.w	fp, #0
 800827a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800827e:	4661      	mov	r1, ip
 8008280:	2200      	movs	r2, #0
 8008282:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8008286:	4658      	mov	r0, fp
 8008288:	46e1      	mov	r9, ip
 800828a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800828e:	4614      	mov	r4, r2
 8008290:	461d      	mov	r5, r3
 8008292:	f7f8 f9c9 	bl	8000628 <__aeabi_dmul>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	4630      	mov	r0, r6
 800829c:	4639      	mov	r1, r7
 800829e:	f7f8 f80b 	bl	80002b8 <__aeabi_dsub>
 80082a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082a6:	4606      	mov	r6, r0
 80082a8:	460f      	mov	r7, r1
 80082aa:	4620      	mov	r0, r4
 80082ac:	4629      	mov	r1, r5
 80082ae:	f7f8 f803 	bl	80002b8 <__aeabi_dsub>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80082ba:	f7f7 fffd 	bl	80002b8 <__aeabi_dsub>
 80082be:	465a      	mov	r2, fp
 80082c0:	464b      	mov	r3, r9
 80082c2:	f7f8 f9b1 	bl	8000628 <__aeabi_dmul>
 80082c6:	4602      	mov	r2, r0
 80082c8:	460b      	mov	r3, r1
 80082ca:	4630      	mov	r0, r6
 80082cc:	4639      	mov	r1, r7
 80082ce:	f7f7 fff3 	bl	80002b8 <__aeabi_dsub>
 80082d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80082d6:	f7f8 f9a7 	bl	8000628 <__aeabi_dmul>
 80082da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80082e2:	4610      	mov	r0, r2
 80082e4:	4619      	mov	r1, r3
 80082e6:	f7f8 f99f 	bl	8000628 <__aeabi_dmul>
 80082ea:	a37d      	add	r3, pc, #500	@ (adr r3, 80084e0 <__ieee754_pow+0x738>)
 80082ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f0:	4604      	mov	r4, r0
 80082f2:	460d      	mov	r5, r1
 80082f4:	f7f8 f998 	bl	8000628 <__aeabi_dmul>
 80082f8:	a37b      	add	r3, pc, #492	@ (adr r3, 80084e8 <__ieee754_pow+0x740>)
 80082fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fe:	f7f7 ffdd 	bl	80002bc <__adddf3>
 8008302:	4622      	mov	r2, r4
 8008304:	462b      	mov	r3, r5
 8008306:	f7f8 f98f 	bl	8000628 <__aeabi_dmul>
 800830a:	a379      	add	r3, pc, #484	@ (adr r3, 80084f0 <__ieee754_pow+0x748>)
 800830c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008310:	f7f7 ffd4 	bl	80002bc <__adddf3>
 8008314:	4622      	mov	r2, r4
 8008316:	462b      	mov	r3, r5
 8008318:	f7f8 f986 	bl	8000628 <__aeabi_dmul>
 800831c:	a376      	add	r3, pc, #472	@ (adr r3, 80084f8 <__ieee754_pow+0x750>)
 800831e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008322:	f7f7 ffcb 	bl	80002bc <__adddf3>
 8008326:	4622      	mov	r2, r4
 8008328:	462b      	mov	r3, r5
 800832a:	f7f8 f97d 	bl	8000628 <__aeabi_dmul>
 800832e:	a374      	add	r3, pc, #464	@ (adr r3, 8008500 <__ieee754_pow+0x758>)
 8008330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008334:	f7f7 ffc2 	bl	80002bc <__adddf3>
 8008338:	4622      	mov	r2, r4
 800833a:	462b      	mov	r3, r5
 800833c:	f7f8 f974 	bl	8000628 <__aeabi_dmul>
 8008340:	a371      	add	r3, pc, #452	@ (adr r3, 8008508 <__ieee754_pow+0x760>)
 8008342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008346:	f7f7 ffb9 	bl	80002bc <__adddf3>
 800834a:	4622      	mov	r2, r4
 800834c:	4606      	mov	r6, r0
 800834e:	460f      	mov	r7, r1
 8008350:	462b      	mov	r3, r5
 8008352:	4620      	mov	r0, r4
 8008354:	4629      	mov	r1, r5
 8008356:	f7f8 f967 	bl	8000628 <__aeabi_dmul>
 800835a:	4602      	mov	r2, r0
 800835c:	460b      	mov	r3, r1
 800835e:	4630      	mov	r0, r6
 8008360:	4639      	mov	r1, r7
 8008362:	f7f8 f961 	bl	8000628 <__aeabi_dmul>
 8008366:	465a      	mov	r2, fp
 8008368:	4604      	mov	r4, r0
 800836a:	460d      	mov	r5, r1
 800836c:	464b      	mov	r3, r9
 800836e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008372:	f7f7 ffa3 	bl	80002bc <__adddf3>
 8008376:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800837a:	f7f8 f955 	bl	8000628 <__aeabi_dmul>
 800837e:	4622      	mov	r2, r4
 8008380:	462b      	mov	r3, r5
 8008382:	f7f7 ff9b 	bl	80002bc <__adddf3>
 8008386:	465a      	mov	r2, fp
 8008388:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800838c:	464b      	mov	r3, r9
 800838e:	4658      	mov	r0, fp
 8008390:	4649      	mov	r1, r9
 8008392:	f7f8 f949 	bl	8000628 <__aeabi_dmul>
 8008396:	4b6a      	ldr	r3, [pc, #424]	@ (8008540 <__ieee754_pow+0x798>)
 8008398:	2200      	movs	r2, #0
 800839a:	4606      	mov	r6, r0
 800839c:	460f      	mov	r7, r1
 800839e:	f7f7 ff8d 	bl	80002bc <__adddf3>
 80083a2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80083a6:	f7f7 ff89 	bl	80002bc <__adddf3>
 80083aa:	46d8      	mov	r8, fp
 80083ac:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80083b0:	460d      	mov	r5, r1
 80083b2:	465a      	mov	r2, fp
 80083b4:	460b      	mov	r3, r1
 80083b6:	4640      	mov	r0, r8
 80083b8:	4649      	mov	r1, r9
 80083ba:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80083be:	f7f8 f933 	bl	8000628 <__aeabi_dmul>
 80083c2:	465c      	mov	r4, fp
 80083c4:	4680      	mov	r8, r0
 80083c6:	4689      	mov	r9, r1
 80083c8:	4b5d      	ldr	r3, [pc, #372]	@ (8008540 <__ieee754_pow+0x798>)
 80083ca:	2200      	movs	r2, #0
 80083cc:	4620      	mov	r0, r4
 80083ce:	4629      	mov	r1, r5
 80083d0:	f7f7 ff72 	bl	80002b8 <__aeabi_dsub>
 80083d4:	4632      	mov	r2, r6
 80083d6:	463b      	mov	r3, r7
 80083d8:	f7f7 ff6e 	bl	80002b8 <__aeabi_dsub>
 80083dc:	4602      	mov	r2, r0
 80083de:	460b      	mov	r3, r1
 80083e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083e4:	f7f7 ff68 	bl	80002b8 <__aeabi_dsub>
 80083e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083ec:	f7f8 f91c 	bl	8000628 <__aeabi_dmul>
 80083f0:	4622      	mov	r2, r4
 80083f2:	4606      	mov	r6, r0
 80083f4:	460f      	mov	r7, r1
 80083f6:	462b      	mov	r3, r5
 80083f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083fc:	f7f8 f914 	bl	8000628 <__aeabi_dmul>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4630      	mov	r0, r6
 8008406:	4639      	mov	r1, r7
 8008408:	f7f7 ff58 	bl	80002bc <__adddf3>
 800840c:	4606      	mov	r6, r0
 800840e:	460f      	mov	r7, r1
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4640      	mov	r0, r8
 8008416:	4649      	mov	r1, r9
 8008418:	f7f7 ff50 	bl	80002bc <__adddf3>
 800841c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8008420:	a33b      	add	r3, pc, #236	@ (adr r3, 8008510 <__ieee754_pow+0x768>)
 8008422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008426:	4658      	mov	r0, fp
 8008428:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800842c:	460d      	mov	r5, r1
 800842e:	f7f8 f8fb 	bl	8000628 <__aeabi_dmul>
 8008432:	465c      	mov	r4, fp
 8008434:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008438:	4642      	mov	r2, r8
 800843a:	464b      	mov	r3, r9
 800843c:	4620      	mov	r0, r4
 800843e:	4629      	mov	r1, r5
 8008440:	f7f7 ff3a 	bl	80002b8 <__aeabi_dsub>
 8008444:	4602      	mov	r2, r0
 8008446:	460b      	mov	r3, r1
 8008448:	4630      	mov	r0, r6
 800844a:	4639      	mov	r1, r7
 800844c:	f7f7 ff34 	bl	80002b8 <__aeabi_dsub>
 8008450:	a331      	add	r3, pc, #196	@ (adr r3, 8008518 <__ieee754_pow+0x770>)
 8008452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008456:	f7f8 f8e7 	bl	8000628 <__aeabi_dmul>
 800845a:	a331      	add	r3, pc, #196	@ (adr r3, 8008520 <__ieee754_pow+0x778>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	4606      	mov	r6, r0
 8008462:	460f      	mov	r7, r1
 8008464:	4620      	mov	r0, r4
 8008466:	4629      	mov	r1, r5
 8008468:	f7f8 f8de 	bl	8000628 <__aeabi_dmul>
 800846c:	4602      	mov	r2, r0
 800846e:	460b      	mov	r3, r1
 8008470:	4630      	mov	r0, r6
 8008472:	4639      	mov	r1, r7
 8008474:	f7f7 ff22 	bl	80002bc <__adddf3>
 8008478:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800847a:	4b32      	ldr	r3, [pc, #200]	@ (8008544 <__ieee754_pow+0x79c>)
 800847c:	4413      	add	r3, r2
 800847e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008482:	f7f7 ff1b 	bl	80002bc <__adddf3>
 8008486:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800848a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800848c:	f7f8 f862 	bl	8000554 <__aeabi_i2d>
 8008490:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008492:	4b2d      	ldr	r3, [pc, #180]	@ (8008548 <__ieee754_pow+0x7a0>)
 8008494:	4413      	add	r3, r2
 8008496:	e9d3 8900 	ldrd	r8, r9, [r3]
 800849a:	4606      	mov	r6, r0
 800849c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80084a0:	460f      	mov	r7, r1
 80084a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084a6:	f7f7 ff09 	bl	80002bc <__adddf3>
 80084aa:	4642      	mov	r2, r8
 80084ac:	464b      	mov	r3, r9
 80084ae:	f7f7 ff05 	bl	80002bc <__adddf3>
 80084b2:	4632      	mov	r2, r6
 80084b4:	463b      	mov	r3, r7
 80084b6:	f7f7 ff01 	bl	80002bc <__adddf3>
 80084ba:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80084be:	4632      	mov	r2, r6
 80084c0:	463b      	mov	r3, r7
 80084c2:	4658      	mov	r0, fp
 80084c4:	460d      	mov	r5, r1
 80084c6:	f7f7 fef7 	bl	80002b8 <__aeabi_dsub>
 80084ca:	4642      	mov	r2, r8
 80084cc:	464b      	mov	r3, r9
 80084ce:	f7f7 fef3 	bl	80002b8 <__aeabi_dsub>
 80084d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084d6:	f7f7 feef 	bl	80002b8 <__aeabi_dsub>
 80084da:	465c      	mov	r4, fp
 80084dc:	e036      	b.n	800854c <__ieee754_pow+0x7a4>
 80084de:	bf00      	nop
 80084e0:	4a454eef 	.word	0x4a454eef
 80084e4:	3fca7e28 	.word	0x3fca7e28
 80084e8:	93c9db65 	.word	0x93c9db65
 80084ec:	3fcd864a 	.word	0x3fcd864a
 80084f0:	a91d4101 	.word	0xa91d4101
 80084f4:	3fd17460 	.word	0x3fd17460
 80084f8:	518f264d 	.word	0x518f264d
 80084fc:	3fd55555 	.word	0x3fd55555
 8008500:	db6fabff 	.word	0xdb6fabff
 8008504:	3fdb6db6 	.word	0x3fdb6db6
 8008508:	33333303 	.word	0x33333303
 800850c:	3fe33333 	.word	0x3fe33333
 8008510:	e0000000 	.word	0xe0000000
 8008514:	3feec709 	.word	0x3feec709
 8008518:	dc3a03fd 	.word	0xdc3a03fd
 800851c:	3feec709 	.word	0x3feec709
 8008520:	145b01f5 	.word	0x145b01f5
 8008524:	be3e2fe0 	.word	0xbe3e2fe0
 8008528:	7ff00000 	.word	0x7ff00000
 800852c:	43400000 	.word	0x43400000
 8008530:	0003988e 	.word	0x0003988e
 8008534:	000bb679 	.word	0x000bb679
 8008538:	080090f0 	.word	0x080090f0
 800853c:	3ff00000 	.word	0x3ff00000
 8008540:	40080000 	.word	0x40080000
 8008544:	080090d0 	.word	0x080090d0
 8008548:	080090e0 	.word	0x080090e0
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008554:	e5d6      	b.n	8008104 <__ieee754_pow+0x35c>
 8008556:	f04f 0a01 	mov.w	sl, #1
 800855a:	e65e      	b.n	800821a <__ieee754_pow+0x472>
 800855c:	a3b5      	add	r3, pc, #724	@ (adr r3, 8008834 <__ieee754_pow+0xa8c>)
 800855e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008562:	4630      	mov	r0, r6
 8008564:	4639      	mov	r1, r7
 8008566:	f7f7 fea9 	bl	80002bc <__adddf3>
 800856a:	4642      	mov	r2, r8
 800856c:	e9cd 0100 	strd	r0, r1, [sp]
 8008570:	464b      	mov	r3, r9
 8008572:	4620      	mov	r0, r4
 8008574:	4629      	mov	r1, r5
 8008576:	f7f7 fe9f 	bl	80002b8 <__aeabi_dsub>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008582:	f7f8 fae1 	bl	8000b48 <__aeabi_dcmpgt>
 8008586:	2800      	cmp	r0, #0
 8008588:	f47f adfe 	bne.w	8008188 <__ieee754_pow+0x3e0>
 800858c:	4ba2      	ldr	r3, [pc, #648]	@ (8008818 <__ieee754_pow+0xa70>)
 800858e:	e022      	b.n	80085d6 <__ieee754_pow+0x82e>
 8008590:	4ca2      	ldr	r4, [pc, #648]	@ (800881c <__ieee754_pow+0xa74>)
 8008592:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008596:	42a3      	cmp	r3, r4
 8008598:	d919      	bls.n	80085ce <__ieee754_pow+0x826>
 800859a:	4ba1      	ldr	r3, [pc, #644]	@ (8008820 <__ieee754_pow+0xa78>)
 800859c:	440b      	add	r3, r1
 800859e:	4303      	orrs	r3, r0
 80085a0:	d009      	beq.n	80085b6 <__ieee754_pow+0x80e>
 80085a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085a6:	2200      	movs	r2, #0
 80085a8:	2300      	movs	r3, #0
 80085aa:	f7f8 faaf 	bl	8000b0c <__aeabi_dcmplt>
 80085ae:	3800      	subs	r0, #0
 80085b0:	bf18      	it	ne
 80085b2:	2001      	movne	r0, #1
 80085b4:	e512      	b.n	8007fdc <__ieee754_pow+0x234>
 80085b6:	4642      	mov	r2, r8
 80085b8:	464b      	mov	r3, r9
 80085ba:	f7f7 fe7d 	bl	80002b8 <__aeabi_dsub>
 80085be:	4632      	mov	r2, r6
 80085c0:	463b      	mov	r3, r7
 80085c2:	f7f8 fab7 	bl	8000b34 <__aeabi_dcmpge>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d1eb      	bne.n	80085a2 <__ieee754_pow+0x7fa>
 80085ca:	4b96      	ldr	r3, [pc, #600]	@ (8008824 <__ieee754_pow+0xa7c>)
 80085cc:	e003      	b.n	80085d6 <__ieee754_pow+0x82e>
 80085ce:	4a96      	ldr	r2, [pc, #600]	@ (8008828 <__ieee754_pow+0xa80>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	f240 80e7 	bls.w	80087a4 <__ieee754_pow+0x9fc>
 80085d6:	151b      	asrs	r3, r3, #20
 80085d8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80085dc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80085e0:	fa4a fa03 	asr.w	sl, sl, r3
 80085e4:	44da      	add	sl, fp
 80085e6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80085ea:	4890      	ldr	r0, [pc, #576]	@ (800882c <__ieee754_pow+0xa84>)
 80085ec:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80085f0:	4108      	asrs	r0, r1
 80085f2:	ea00 030a 	and.w	r3, r0, sl
 80085f6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80085fa:	f1c1 0114 	rsb	r1, r1, #20
 80085fe:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008602:	fa4a fa01 	asr.w	sl, sl, r1
 8008606:	f1bb 0f00 	cmp.w	fp, #0
 800860a:	4640      	mov	r0, r8
 800860c:	4649      	mov	r1, r9
 800860e:	f04f 0200 	mov.w	r2, #0
 8008612:	bfb8      	it	lt
 8008614:	f1ca 0a00 	rsblt	sl, sl, #0
 8008618:	f7f7 fe4e 	bl	80002b8 <__aeabi_dsub>
 800861c:	4680      	mov	r8, r0
 800861e:	4689      	mov	r9, r1
 8008620:	4632      	mov	r2, r6
 8008622:	463b      	mov	r3, r7
 8008624:	4640      	mov	r0, r8
 8008626:	4649      	mov	r1, r9
 8008628:	f7f7 fe48 	bl	80002bc <__adddf3>
 800862c:	2400      	movs	r4, #0
 800862e:	a36a      	add	r3, pc, #424	@ (adr r3, 80087d8 <__ieee754_pow+0xa30>)
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	4620      	mov	r0, r4
 8008636:	460d      	mov	r5, r1
 8008638:	f7f7 fff6 	bl	8000628 <__aeabi_dmul>
 800863c:	4642      	mov	r2, r8
 800863e:	e9cd 0100 	strd	r0, r1, [sp]
 8008642:	464b      	mov	r3, r9
 8008644:	4620      	mov	r0, r4
 8008646:	4629      	mov	r1, r5
 8008648:	f7f7 fe36 	bl	80002b8 <__aeabi_dsub>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	4630      	mov	r0, r6
 8008652:	4639      	mov	r1, r7
 8008654:	f7f7 fe30 	bl	80002b8 <__aeabi_dsub>
 8008658:	a361      	add	r3, pc, #388	@ (adr r3, 80087e0 <__ieee754_pow+0xa38>)
 800865a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800865e:	f7f7 ffe3 	bl	8000628 <__aeabi_dmul>
 8008662:	a361      	add	r3, pc, #388	@ (adr r3, 80087e8 <__ieee754_pow+0xa40>)
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	4680      	mov	r8, r0
 800866a:	4689      	mov	r9, r1
 800866c:	4620      	mov	r0, r4
 800866e:	4629      	mov	r1, r5
 8008670:	f7f7 ffda 	bl	8000628 <__aeabi_dmul>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4640      	mov	r0, r8
 800867a:	4649      	mov	r1, r9
 800867c:	f7f7 fe1e 	bl	80002bc <__adddf3>
 8008680:	4604      	mov	r4, r0
 8008682:	460d      	mov	r5, r1
 8008684:	4602      	mov	r2, r0
 8008686:	460b      	mov	r3, r1
 8008688:	e9dd 0100 	ldrd	r0, r1, [sp]
 800868c:	f7f7 fe16 	bl	80002bc <__adddf3>
 8008690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008694:	4680      	mov	r8, r0
 8008696:	4689      	mov	r9, r1
 8008698:	f7f7 fe0e 	bl	80002b8 <__aeabi_dsub>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	4620      	mov	r0, r4
 80086a2:	4629      	mov	r1, r5
 80086a4:	f7f7 fe08 	bl	80002b8 <__aeabi_dsub>
 80086a8:	4642      	mov	r2, r8
 80086aa:	4606      	mov	r6, r0
 80086ac:	460f      	mov	r7, r1
 80086ae:	464b      	mov	r3, r9
 80086b0:	4640      	mov	r0, r8
 80086b2:	4649      	mov	r1, r9
 80086b4:	f7f7 ffb8 	bl	8000628 <__aeabi_dmul>
 80086b8:	a34d      	add	r3, pc, #308	@ (adr r3, 80087f0 <__ieee754_pow+0xa48>)
 80086ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086be:	4604      	mov	r4, r0
 80086c0:	460d      	mov	r5, r1
 80086c2:	f7f7 ffb1 	bl	8000628 <__aeabi_dmul>
 80086c6:	a34c      	add	r3, pc, #304	@ (adr r3, 80087f8 <__ieee754_pow+0xa50>)
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	f7f7 fdf4 	bl	80002b8 <__aeabi_dsub>
 80086d0:	4622      	mov	r2, r4
 80086d2:	462b      	mov	r3, r5
 80086d4:	f7f7 ffa8 	bl	8000628 <__aeabi_dmul>
 80086d8:	a349      	add	r3, pc, #292	@ (adr r3, 8008800 <__ieee754_pow+0xa58>)
 80086da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086de:	f7f7 fded 	bl	80002bc <__adddf3>
 80086e2:	4622      	mov	r2, r4
 80086e4:	462b      	mov	r3, r5
 80086e6:	f7f7 ff9f 	bl	8000628 <__aeabi_dmul>
 80086ea:	a347      	add	r3, pc, #284	@ (adr r3, 8008808 <__ieee754_pow+0xa60>)
 80086ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f0:	f7f7 fde2 	bl	80002b8 <__aeabi_dsub>
 80086f4:	4622      	mov	r2, r4
 80086f6:	462b      	mov	r3, r5
 80086f8:	f7f7 ff96 	bl	8000628 <__aeabi_dmul>
 80086fc:	a344      	add	r3, pc, #272	@ (adr r3, 8008810 <__ieee754_pow+0xa68>)
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	f7f7 fddb 	bl	80002bc <__adddf3>
 8008706:	4622      	mov	r2, r4
 8008708:	462b      	mov	r3, r5
 800870a:	f7f7 ff8d 	bl	8000628 <__aeabi_dmul>
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	4640      	mov	r0, r8
 8008714:	4649      	mov	r1, r9
 8008716:	f7f7 fdcf 	bl	80002b8 <__aeabi_dsub>
 800871a:	4604      	mov	r4, r0
 800871c:	460d      	mov	r5, r1
 800871e:	4602      	mov	r2, r0
 8008720:	460b      	mov	r3, r1
 8008722:	4640      	mov	r0, r8
 8008724:	4649      	mov	r1, r9
 8008726:	f7f7 ff7f 	bl	8000628 <__aeabi_dmul>
 800872a:	2200      	movs	r2, #0
 800872c:	e9cd 0100 	strd	r0, r1, [sp]
 8008730:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008734:	4620      	mov	r0, r4
 8008736:	4629      	mov	r1, r5
 8008738:	f7f7 fdbe 	bl	80002b8 <__aeabi_dsub>
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008744:	f7f8 f89a 	bl	800087c <__aeabi_ddiv>
 8008748:	4632      	mov	r2, r6
 800874a:	4604      	mov	r4, r0
 800874c:	460d      	mov	r5, r1
 800874e:	463b      	mov	r3, r7
 8008750:	4640      	mov	r0, r8
 8008752:	4649      	mov	r1, r9
 8008754:	f7f7 ff68 	bl	8000628 <__aeabi_dmul>
 8008758:	4632      	mov	r2, r6
 800875a:	463b      	mov	r3, r7
 800875c:	f7f7 fdae 	bl	80002bc <__adddf3>
 8008760:	4602      	mov	r2, r0
 8008762:	460b      	mov	r3, r1
 8008764:	4620      	mov	r0, r4
 8008766:	4629      	mov	r1, r5
 8008768:	f7f7 fda6 	bl	80002b8 <__aeabi_dsub>
 800876c:	4642      	mov	r2, r8
 800876e:	464b      	mov	r3, r9
 8008770:	f7f7 fda2 	bl	80002b8 <__aeabi_dsub>
 8008774:	460b      	mov	r3, r1
 8008776:	4602      	mov	r2, r0
 8008778:	492d      	ldr	r1, [pc, #180]	@ (8008830 <__ieee754_pow+0xa88>)
 800877a:	2000      	movs	r0, #0
 800877c:	f7f7 fd9c 	bl	80002b8 <__aeabi_dsub>
 8008780:	ec41 0b10 	vmov	d0, r0, r1
 8008784:	ee10 3a90 	vmov	r3, s1
 8008788:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800878c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008790:	da0b      	bge.n	80087aa <__ieee754_pow+0xa02>
 8008792:	4650      	mov	r0, sl
 8008794:	f000 f85c 	bl	8008850 <scalbn>
 8008798:	ec51 0b10 	vmov	r0, r1, d0
 800879c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087a0:	f7ff bb6d 	b.w	8007e7e <__ieee754_pow+0xd6>
 80087a4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80087a8:	e73a      	b.n	8008620 <__ieee754_pow+0x878>
 80087aa:	ec51 0b10 	vmov	r0, r1, d0
 80087ae:	4619      	mov	r1, r3
 80087b0:	e7f4      	b.n	800879c <__ieee754_pow+0x9f4>
 80087b2:	491f      	ldr	r1, [pc, #124]	@ (8008830 <__ieee754_pow+0xa88>)
 80087b4:	2000      	movs	r0, #0
 80087b6:	f7ff bb14 	b.w	8007de2 <__ieee754_pow+0x3a>
 80087ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087be:	f7ff bb10 	b.w	8007de2 <__ieee754_pow+0x3a>
 80087c2:	4630      	mov	r0, r6
 80087c4:	4639      	mov	r1, r7
 80087c6:	f7ff bb0c 	b.w	8007de2 <__ieee754_pow+0x3a>
 80087ca:	460c      	mov	r4, r1
 80087cc:	f7ff bb69 	b.w	8007ea2 <__ieee754_pow+0xfa>
 80087d0:	2400      	movs	r4, #0
 80087d2:	f7ff bb4b 	b.w	8007e6c <__ieee754_pow+0xc4>
 80087d6:	bf00      	nop
 80087d8:	00000000 	.word	0x00000000
 80087dc:	3fe62e43 	.word	0x3fe62e43
 80087e0:	fefa39ef 	.word	0xfefa39ef
 80087e4:	3fe62e42 	.word	0x3fe62e42
 80087e8:	0ca86c39 	.word	0x0ca86c39
 80087ec:	be205c61 	.word	0xbe205c61
 80087f0:	72bea4d0 	.word	0x72bea4d0
 80087f4:	3e663769 	.word	0x3e663769
 80087f8:	c5d26bf1 	.word	0xc5d26bf1
 80087fc:	3ebbbd41 	.word	0x3ebbbd41
 8008800:	af25de2c 	.word	0xaf25de2c
 8008804:	3f11566a 	.word	0x3f11566a
 8008808:	16bebd93 	.word	0x16bebd93
 800880c:	3f66c16c 	.word	0x3f66c16c
 8008810:	5555553e 	.word	0x5555553e
 8008814:	3fc55555 	.word	0x3fc55555
 8008818:	40900000 	.word	0x40900000
 800881c:	4090cbff 	.word	0x4090cbff
 8008820:	3f6f3400 	.word	0x3f6f3400
 8008824:	4090cc00 	.word	0x4090cc00
 8008828:	3fe00000 	.word	0x3fe00000
 800882c:	fff00000 	.word	0xfff00000
 8008830:	3ff00000 	.word	0x3ff00000
 8008834:	652b82fe 	.word	0x652b82fe
 8008838:	3c971547 	.word	0x3c971547

0800883c <fabs>:
 800883c:	ec51 0b10 	vmov	r0, r1, d0
 8008840:	4602      	mov	r2, r0
 8008842:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008846:	ec43 2b10 	vmov	d0, r2, r3
 800884a:	4770      	bx	lr
 800884c:	0000      	movs	r0, r0
	...

08008850 <scalbn>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	ec55 4b10 	vmov	r4, r5, d0
 8008856:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800885a:	4606      	mov	r6, r0
 800885c:	462b      	mov	r3, r5
 800885e:	b991      	cbnz	r1, 8008886 <scalbn+0x36>
 8008860:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008864:	4323      	orrs	r3, r4
 8008866:	d03b      	beq.n	80088e0 <scalbn+0x90>
 8008868:	4b33      	ldr	r3, [pc, #204]	@ (8008938 <scalbn+0xe8>)
 800886a:	4620      	mov	r0, r4
 800886c:	4629      	mov	r1, r5
 800886e:	2200      	movs	r2, #0
 8008870:	f7f7 feda 	bl	8000628 <__aeabi_dmul>
 8008874:	4b31      	ldr	r3, [pc, #196]	@ (800893c <scalbn+0xec>)
 8008876:	429e      	cmp	r6, r3
 8008878:	4604      	mov	r4, r0
 800887a:	460d      	mov	r5, r1
 800887c:	da0f      	bge.n	800889e <scalbn+0x4e>
 800887e:	a326      	add	r3, pc, #152	@ (adr r3, 8008918 <scalbn+0xc8>)
 8008880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008884:	e01e      	b.n	80088c4 <scalbn+0x74>
 8008886:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800888a:	4291      	cmp	r1, r2
 800888c:	d10b      	bne.n	80088a6 <scalbn+0x56>
 800888e:	4622      	mov	r2, r4
 8008890:	4620      	mov	r0, r4
 8008892:	4629      	mov	r1, r5
 8008894:	f7f7 fd12 	bl	80002bc <__adddf3>
 8008898:	4604      	mov	r4, r0
 800889a:	460d      	mov	r5, r1
 800889c:	e020      	b.n	80088e0 <scalbn+0x90>
 800889e:	460b      	mov	r3, r1
 80088a0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80088a4:	3936      	subs	r1, #54	@ 0x36
 80088a6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80088aa:	4296      	cmp	r6, r2
 80088ac:	dd0d      	ble.n	80088ca <scalbn+0x7a>
 80088ae:	2d00      	cmp	r5, #0
 80088b0:	a11b      	add	r1, pc, #108	@ (adr r1, 8008920 <scalbn+0xd0>)
 80088b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088b6:	da02      	bge.n	80088be <scalbn+0x6e>
 80088b8:	a11b      	add	r1, pc, #108	@ (adr r1, 8008928 <scalbn+0xd8>)
 80088ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088be:	a318      	add	r3, pc, #96	@ (adr r3, 8008920 <scalbn+0xd0>)
 80088c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c4:	f7f7 feb0 	bl	8000628 <__aeabi_dmul>
 80088c8:	e7e6      	b.n	8008898 <scalbn+0x48>
 80088ca:	1872      	adds	r2, r6, r1
 80088cc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80088d0:	428a      	cmp	r2, r1
 80088d2:	dcec      	bgt.n	80088ae <scalbn+0x5e>
 80088d4:	2a00      	cmp	r2, #0
 80088d6:	dd06      	ble.n	80088e6 <scalbn+0x96>
 80088d8:	f36f 531e 	bfc	r3, #20, #11
 80088dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80088e0:	ec45 4b10 	vmov	d0, r4, r5
 80088e4:	bd70      	pop	{r4, r5, r6, pc}
 80088e6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80088ea:	da08      	bge.n	80088fe <scalbn+0xae>
 80088ec:	2d00      	cmp	r5, #0
 80088ee:	a10a      	add	r1, pc, #40	@ (adr r1, 8008918 <scalbn+0xc8>)
 80088f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f4:	dac3      	bge.n	800887e <scalbn+0x2e>
 80088f6:	a10e      	add	r1, pc, #56	@ (adr r1, 8008930 <scalbn+0xe0>)
 80088f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088fc:	e7bf      	b.n	800887e <scalbn+0x2e>
 80088fe:	3236      	adds	r2, #54	@ 0x36
 8008900:	f36f 531e 	bfc	r3, #20, #11
 8008904:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008908:	4620      	mov	r0, r4
 800890a:	4b0d      	ldr	r3, [pc, #52]	@ (8008940 <scalbn+0xf0>)
 800890c:	4629      	mov	r1, r5
 800890e:	2200      	movs	r2, #0
 8008910:	e7d8      	b.n	80088c4 <scalbn+0x74>
 8008912:	bf00      	nop
 8008914:	f3af 8000 	nop.w
 8008918:	c2f8f359 	.word	0xc2f8f359
 800891c:	01a56e1f 	.word	0x01a56e1f
 8008920:	8800759c 	.word	0x8800759c
 8008924:	7e37e43c 	.word	0x7e37e43c
 8008928:	8800759c 	.word	0x8800759c
 800892c:	fe37e43c 	.word	0xfe37e43c
 8008930:	c2f8f359 	.word	0xc2f8f359
 8008934:	81a56e1f 	.word	0x81a56e1f
 8008938:	43500000 	.word	0x43500000
 800893c:	ffff3cb0 	.word	0xffff3cb0
 8008940:	3c900000 	.word	0x3c900000

08008944 <with_errno>:
 8008944:	b510      	push	{r4, lr}
 8008946:	ed2d 8b02 	vpush	{d8}
 800894a:	eeb0 8a40 	vmov.f32	s16, s0
 800894e:	eef0 8a60 	vmov.f32	s17, s1
 8008952:	4604      	mov	r4, r0
 8008954:	f7fe fa00 	bl	8006d58 <__errno>
 8008958:	eeb0 0a48 	vmov.f32	s0, s16
 800895c:	eef0 0a68 	vmov.f32	s1, s17
 8008960:	ecbd 8b02 	vpop	{d8}
 8008964:	6004      	str	r4, [r0, #0]
 8008966:	bd10      	pop	{r4, pc}

08008968 <xflow>:
 8008968:	4603      	mov	r3, r0
 800896a:	b507      	push	{r0, r1, r2, lr}
 800896c:	ec51 0b10 	vmov	r0, r1, d0
 8008970:	b183      	cbz	r3, 8008994 <xflow+0x2c>
 8008972:	4602      	mov	r2, r0
 8008974:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008978:	e9cd 2300 	strd	r2, r3, [sp]
 800897c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008980:	f7f7 fe52 	bl	8000628 <__aeabi_dmul>
 8008984:	ec41 0b10 	vmov	d0, r0, r1
 8008988:	2022      	movs	r0, #34	@ 0x22
 800898a:	b003      	add	sp, #12
 800898c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008990:	f7ff bfd8 	b.w	8008944 <with_errno>
 8008994:	4602      	mov	r2, r0
 8008996:	460b      	mov	r3, r1
 8008998:	e7ee      	b.n	8008978 <xflow+0x10>
 800899a:	0000      	movs	r0, r0
 800899c:	0000      	movs	r0, r0
	...

080089a0 <__math_uflow>:
 80089a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80089a8 <__math_uflow+0x8>
 80089a4:	f7ff bfe0 	b.w	8008968 <xflow>
 80089a8:	00000000 	.word	0x00000000
 80089ac:	10000000 	.word	0x10000000

080089b0 <__math_oflow>:
 80089b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80089b8 <__math_oflow+0x8>
 80089b4:	f7ff bfd8 	b.w	8008968 <xflow>
 80089b8:	00000000 	.word	0x00000000
 80089bc:	70000000 	.word	0x70000000

080089c0 <__ieee754_sqrt>:
 80089c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c4:	4a66      	ldr	r2, [pc, #408]	@ (8008b60 <__ieee754_sqrt+0x1a0>)
 80089c6:	ec55 4b10 	vmov	r4, r5, d0
 80089ca:	43aa      	bics	r2, r5
 80089cc:	462b      	mov	r3, r5
 80089ce:	4621      	mov	r1, r4
 80089d0:	d110      	bne.n	80089f4 <__ieee754_sqrt+0x34>
 80089d2:	4622      	mov	r2, r4
 80089d4:	4620      	mov	r0, r4
 80089d6:	4629      	mov	r1, r5
 80089d8:	f7f7 fe26 	bl	8000628 <__aeabi_dmul>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4620      	mov	r0, r4
 80089e2:	4629      	mov	r1, r5
 80089e4:	f7f7 fc6a 	bl	80002bc <__adddf3>
 80089e8:	4604      	mov	r4, r0
 80089ea:	460d      	mov	r5, r1
 80089ec:	ec45 4b10 	vmov	d0, r4, r5
 80089f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	dc0e      	bgt.n	8008a16 <__ieee754_sqrt+0x56>
 80089f8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80089fc:	4322      	orrs	r2, r4
 80089fe:	d0f5      	beq.n	80089ec <__ieee754_sqrt+0x2c>
 8008a00:	b19d      	cbz	r5, 8008a2a <__ieee754_sqrt+0x6a>
 8008a02:	4622      	mov	r2, r4
 8008a04:	4620      	mov	r0, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	f7f7 fc56 	bl	80002b8 <__aeabi_dsub>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	460b      	mov	r3, r1
 8008a10:	f7f7 ff34 	bl	800087c <__aeabi_ddiv>
 8008a14:	e7e8      	b.n	80089e8 <__ieee754_sqrt+0x28>
 8008a16:	152a      	asrs	r2, r5, #20
 8008a18:	d115      	bne.n	8008a46 <__ieee754_sqrt+0x86>
 8008a1a:	2000      	movs	r0, #0
 8008a1c:	e009      	b.n	8008a32 <__ieee754_sqrt+0x72>
 8008a1e:	0acb      	lsrs	r3, r1, #11
 8008a20:	3a15      	subs	r2, #21
 8008a22:	0549      	lsls	r1, r1, #21
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0fa      	beq.n	8008a1e <__ieee754_sqrt+0x5e>
 8008a28:	e7f7      	b.n	8008a1a <__ieee754_sqrt+0x5a>
 8008a2a:	462a      	mov	r2, r5
 8008a2c:	e7fa      	b.n	8008a24 <__ieee754_sqrt+0x64>
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	3001      	adds	r0, #1
 8008a32:	02dc      	lsls	r4, r3, #11
 8008a34:	d5fb      	bpl.n	8008a2e <__ieee754_sqrt+0x6e>
 8008a36:	1e44      	subs	r4, r0, #1
 8008a38:	1b12      	subs	r2, r2, r4
 8008a3a:	f1c0 0420 	rsb	r4, r0, #32
 8008a3e:	fa21 f404 	lsr.w	r4, r1, r4
 8008a42:	4323      	orrs	r3, r4
 8008a44:	4081      	lsls	r1, r0
 8008a46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a4a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a52:	07d2      	lsls	r2, r2, #31
 8008a54:	bf5c      	itt	pl
 8008a56:	005b      	lslpl	r3, r3, #1
 8008a58:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8008a5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a60:	bf58      	it	pl
 8008a62:	0049      	lslpl	r1, r1, #1
 8008a64:	2600      	movs	r6, #0
 8008a66:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8008a6a:	107f      	asrs	r7, r7, #1
 8008a6c:	0049      	lsls	r1, r1, #1
 8008a6e:	2016      	movs	r0, #22
 8008a70:	4632      	mov	r2, r6
 8008a72:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8008a76:	1915      	adds	r5, r2, r4
 8008a78:	429d      	cmp	r5, r3
 8008a7a:	bfde      	ittt	le
 8008a7c:	192a      	addle	r2, r5, r4
 8008a7e:	1b5b      	suble	r3, r3, r5
 8008a80:	1936      	addle	r6, r6, r4
 8008a82:	0fcd      	lsrs	r5, r1, #31
 8008a84:	3801      	subs	r0, #1
 8008a86:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008a8a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008a8e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008a92:	d1f0      	bne.n	8008a76 <__ieee754_sqrt+0xb6>
 8008a94:	4605      	mov	r5, r0
 8008a96:	2420      	movs	r4, #32
 8008a98:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	eb0c 0e00 	add.w	lr, ip, r0
 8008aa2:	dc02      	bgt.n	8008aaa <__ieee754_sqrt+0xea>
 8008aa4:	d113      	bne.n	8008ace <__ieee754_sqrt+0x10e>
 8008aa6:	458e      	cmp	lr, r1
 8008aa8:	d811      	bhi.n	8008ace <__ieee754_sqrt+0x10e>
 8008aaa:	f1be 0f00 	cmp.w	lr, #0
 8008aae:	eb0e 000c 	add.w	r0, lr, ip
 8008ab2:	da3f      	bge.n	8008b34 <__ieee754_sqrt+0x174>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	db3d      	blt.n	8008b34 <__ieee754_sqrt+0x174>
 8008ab8:	f102 0801 	add.w	r8, r2, #1
 8008abc:	1a9b      	subs	r3, r3, r2
 8008abe:	458e      	cmp	lr, r1
 8008ac0:	bf88      	it	hi
 8008ac2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008ac6:	eba1 010e 	sub.w	r1, r1, lr
 8008aca:	4465      	add	r5, ip
 8008acc:	4642      	mov	r2, r8
 8008ace:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8008ad2:	3c01      	subs	r4, #1
 8008ad4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008ad8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008adc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8008ae0:	d1dc      	bne.n	8008a9c <__ieee754_sqrt+0xdc>
 8008ae2:	4319      	orrs	r1, r3
 8008ae4:	d01b      	beq.n	8008b1e <__ieee754_sqrt+0x15e>
 8008ae6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8008b64 <__ieee754_sqrt+0x1a4>
 8008aea:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8008b68 <__ieee754_sqrt+0x1a8>
 8008aee:	e9da 0100 	ldrd	r0, r1, [sl]
 8008af2:	e9db 2300 	ldrd	r2, r3, [fp]
 8008af6:	f7f7 fbdf 	bl	80002b8 <__aeabi_dsub>
 8008afa:	e9da 8900 	ldrd	r8, r9, [sl]
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4640      	mov	r0, r8
 8008b04:	4649      	mov	r1, r9
 8008b06:	f7f8 f80b 	bl	8000b20 <__aeabi_dcmple>
 8008b0a:	b140      	cbz	r0, 8008b1e <__ieee754_sqrt+0x15e>
 8008b0c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008b10:	e9da 0100 	ldrd	r0, r1, [sl]
 8008b14:	e9db 2300 	ldrd	r2, r3, [fp]
 8008b18:	d10e      	bne.n	8008b38 <__ieee754_sqrt+0x178>
 8008b1a:	3601      	adds	r6, #1
 8008b1c:	4625      	mov	r5, r4
 8008b1e:	1073      	asrs	r3, r6, #1
 8008b20:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8008b24:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8008b28:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8008b2c:	086b      	lsrs	r3, r5, #1
 8008b2e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8008b32:	e759      	b.n	80089e8 <__ieee754_sqrt+0x28>
 8008b34:	4690      	mov	r8, r2
 8008b36:	e7c1      	b.n	8008abc <__ieee754_sqrt+0xfc>
 8008b38:	f7f7 fbc0 	bl	80002bc <__adddf3>
 8008b3c:	e9da 8900 	ldrd	r8, r9, [sl]
 8008b40:	4602      	mov	r2, r0
 8008b42:	460b      	mov	r3, r1
 8008b44:	4640      	mov	r0, r8
 8008b46:	4649      	mov	r1, r9
 8008b48:	f7f7 ffe0 	bl	8000b0c <__aeabi_dcmplt>
 8008b4c:	b120      	cbz	r0, 8008b58 <__ieee754_sqrt+0x198>
 8008b4e:	1cab      	adds	r3, r5, #2
 8008b50:	bf08      	it	eq
 8008b52:	3601      	addeq	r6, #1
 8008b54:	3502      	adds	r5, #2
 8008b56:	e7e2      	b.n	8008b1e <__ieee754_sqrt+0x15e>
 8008b58:	1c6b      	adds	r3, r5, #1
 8008b5a:	f023 0501 	bic.w	r5, r3, #1
 8008b5e:	e7de      	b.n	8008b1e <__ieee754_sqrt+0x15e>
 8008b60:	7ff00000 	.word	0x7ff00000
 8008b64:	08009108 	.word	0x08009108
 8008b68:	08009100 	.word	0x08009100

08008b6c <_init>:
 8008b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6e:	bf00      	nop
 8008b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b72:	bc08      	pop	{r3}
 8008b74:	469e      	mov	lr, r3
 8008b76:	4770      	bx	lr

08008b78 <_fini>:
 8008b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7a:	bf00      	nop
 8008b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7e:	bc08      	pop	{r3}
 8008b80:	469e      	mov	lr, r3
 8008b82:	4770      	bx	lr
