#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul  5 14:41:34 2023
# Process ID: 102548
# Current directory: C:/Users/Paro/Documents/Vivado/minisys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent111568 C:\Users\Paro\Documents\Vivado\minisys\minisys.xpr
# Log file: C:/Users/Paro/Documents/Vivado/minisys/vivado.log
# Journal file: C:/Users/Paro/Documents/Vivado/minisys\vivado.jou
# Running On: LAPTOP-2021, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paro/Documents/Vivado/minisys/minisys.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
source framebuf_sim.tcl
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
close_sim
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top minisys_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source minisys_sim.tcl
close_sim
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source minisys_sim.tcl
restart
run 10 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
close_hw_manager
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top framebuf_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source framebuf_sim.tcl
run 10 ms
run 10 ms
run 10 ms
run 10 ms
close_sim
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs impl_1]
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/utils_1/imports/impl_1 [get_runs impl_1]
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/dmem32.coe} [get_ips ram]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
launch_runs ram_synth_1 -jobs 16
wait_on_run ram_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0001.Hub_#0004]
open_hw_target
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Paro/Documents/Vivado/minisys/minisys.runs/impl_1/minisys.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {C:/Users/Paro/Downloads/assembler/output/prgmip32.coe} [get_ips prgrom]
generate_target all [get_files  C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs prgrom_synth_1 -jobs 16
wait_on_run prgrom_synth_1
export_simulation -of_objects [get_files C:/Users/Paro/Documents/Vivado/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files -ipstatic_source_dir C:/Users/Paro/Documents/Vivado/minisys/minisys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/modelsim} {questa=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/questa} {riviera=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/riviera} {activehdl=C:/Users/Paro/Documents/Vivado/minisys/minisys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
