Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 29 16:59:26 2023
| Host         : DESKTOP-C4LOLEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (779)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (395)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: generateur_pattern_inst/data_red_reg_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: system_conv_inst/unit_4/unit/r_reg_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: system_conv_inst/unit_4/unit/r_reg_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: system_conv_inst/unit_4/unit/r_reg_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: system_conv_inst/unit_4/unit/r_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/plusOp/P[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit/r_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_conv_inst/unit_5/unit_2/r_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (779)
--------------------------------
 There are 779 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.480        0.000                      0                  867        0.020        0.000                      0                  867        2.000        0.000                       0                   785  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_i                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         29.480        0.000                      0                  867        0.180        0.000                      0                  867       19.020        0.000                       0                   781  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       29.493        0.000                      0                  867        0.180        0.000                      0                  867       19.020        0.000                       0                   781  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         29.480        0.000                      0                  867        0.020        0.000                      0                  867  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       29.480        0.000                      0                  867        0.020        0.000                      0                  867  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.480ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 4.234ns (40.621%)  route 6.189ns (59.379%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[1]
                         net (fo=1, routed)           0.819     9.374    system_conv_inst/unit_4/r_next0__37_carry__3_n_6
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.327     9.701 r  system_conv_inst/unit_4/r_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     9.701    system_conv_inst/unit_4/r_next0_in[17]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 29.480    

Slack (MET) :             29.797ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 4.094ns (40.672%)  route 5.972ns (59.328%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[0]
                         net (fo=1, routed)           0.602     9.045    system_conv_inst/unit_4/r_next0__37_carry__3_n_7
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.299     9.344 r  system_conv_inst/unit_4/r_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.344    system_conv_inst/unit_4/r_next0_in[16]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 29.797    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.981ns (39.763%)  route 6.031ns (60.237%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.295 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[3]
                         net (fo=1, routed)           0.661     8.956    system_conv_inst/unit_4/r_next0__37_carry__2_n_4
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.334     9.290 r  system_conv_inst/unit_4/r_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.290    system_conv_inst/unit_4/r_next0_in[15]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.055ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 3.890ns (39.851%)  route 5.871ns (60.149%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.236 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.738    system_conv_inst/unit_4/r_next0__37_carry__2_n_5
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.302     9.040 r  system_conv_inst/unit_4/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.040    system_conv_inst/unit_4/r_next0_in[14]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.031    39.095    system_conv_inst/unit_4/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.095    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 30.055    

Slack (MET) :             30.117ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 3.698ns (38.131%)  route 6.000ns (61.869%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.031 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.677    system_conv_inst/unit_4/r_next0__37_carry__2_n_7
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.299     8.976 r  system_conv_inst/unit_4/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.976    system_conv_inst/unit_4/r_next0_in[12]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 30.117    

Slack (MET) :             30.288ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.808ns (39.780%)  route 5.765ns (60.220%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.554    system_conv_inst/unit_4/r_next0__37_carry__2_n_6
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.297     8.851 r  system_conv_inst/unit_4/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.851    system_conv_inst/unit_4/r_next0_in[13]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 30.288    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 3.500ns (37.131%)  route 5.926ns (62.869%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.380 r  system_conv_inst/unit_4/r_next0__25_carry/O[2]
                         net (fo=2, routed)           0.712     7.093    system_conv_inst/unit_4/r_next0[10]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616     7.709 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.370    system_conv_inst/unit_4/r_next0__37_carry__1_n_4
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.334     8.704 r  system_conv_inst/unit_4/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.704    system_conv_inst/unit_4/r_next0_in[11]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 3.152ns (34.245%)  route 6.052ns (65.755%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.336 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[1]
                         net (fo=1, routed)           0.819     8.156    system_conv_inst/unit_4/r_next0__37_carry__1_n_6
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.327     8.483 r  system_conv_inst/unit_4/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.483    system_conv_inst/unit_4/r_next0_in[9]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.215ns (35.660%)  route 5.801ns (64.340%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.027 r  system_conv_inst/unit_4/r_next0__25_carry/O[1]
                         net (fo=2, routed)           0.752     6.780    system_conv_inst/unit_4/r_next0[9]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     7.496 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[2]
                         net (fo=1, routed)           0.496     7.992    system_conv_inst/unit_4/r_next0__37_carry__1_n_5
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.302     8.294 r  system_conv_inst/unit_4/r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.294    system_conv_inst/unit_4/r_next0_in[10]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 30.799    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.947ns (33.558%)  route 5.835ns (66.442%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.159 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[0]
                         net (fo=1, routed)           0.602     7.761    system_conv_inst/unit_4/r_next0__37_carry__1_n_7
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.299     8.060 r  system_conv_inst/unit_4/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.060    system_conv_inst/unit_4/r_next0_in[8]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 31.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.582    -0.513    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X4Y52          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/Q
                         net (fo=1, routed)           0.101    -0.248    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c_n_0
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.850    -0.747    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/C
                         clock pessimism              0.250    -0.498    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.428    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y50         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/Q
                         net (fo=1, routed)           0.102    -0.269    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c_n_0
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/C
                         clock pessimism              0.250    -0.519    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.070    -0.449    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/Q
                         net (fo=1, routed)           0.122    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c_n_0
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/C
                         clock pessimism              0.247    -0.523    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.070    -0.453    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X10Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/Q
                         net (fo=1, routed)           0.102    -0.266    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c_n_0
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.766    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/C
                         clock pessimism              0.250    -0.517    
    SLICE_X13Y53         FDCE (Hold_fdce_C_D)         0.070    -0.447    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y40         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/Q
                         net (fo=1, routed)           0.170    -0.216    system_conv_inst/unit_2/second_buffer/r_next_5[1791]
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.834    -0.763    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.398    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.565    -0.530    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/Q
                         net (fo=1, routed)           0.116    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c_n_0
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.833    -0.764    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/C
                         clock pessimism              0.234    -0.530    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.071    -0.459    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y41         FDRE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/Q
                         net (fo=1, routed)           0.083    -0.281    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5/O
                         net (fo=1, routed)           0.000    -0.236    system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5_n_0
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.835    -0.762    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/C
                         clock pessimism              0.247    -0.515    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092    -0.423    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/Q
                         net (fo=1, routed)           0.113    -0.258    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c_n_0
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/C
                         clock pessimism              0.247    -0.522    
    SLICE_X17Y51         FDCE (Hold_fdce_C_D)         0.070    -0.452    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.853%)  route 0.119ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/Q
                         net (fo=1, routed)           0.119    -0.289    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c_n_0
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
                         clock pessimism              0.269    -0.501    
    SLICE_X17Y54         FDCE (Hold_fdce_C_D)         0.017    -0.484    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/Q
                         net (fo=1, routed)           0.143    -0.247    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c_n_0
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.765    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/C
                         clock pessimism              0.250    -0.516    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070    -0.446    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y45     controleur_vga_inst/h_cntr_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_281_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_282_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_285_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_287_c/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_286_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_318_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_318_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_350_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_350_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_382_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_382_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_414_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_414_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_446_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_446_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_478_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_508_srl30_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_508_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_158_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_158_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_190_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_190_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_286_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_318_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_318_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_350_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_350_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_382_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_382_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_414_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_414_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_446_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_446_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_478_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_508_srl30_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_508_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y43     system_conv_inst/unit_2/second_buffer/r_reg_5_reg[2046]_srl31_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_509/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y43     system_conv_inst/unit_2/second_buffer/r_reg_5_reg[2077]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.493ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 4.234ns (40.621%)  route 6.189ns (59.379%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[1]
                         net (fo=1, routed)           0.819     9.374    system_conv_inst/unit_4/r_next0__37_carry__3_n_6
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.327     9.701 r  system_conv_inst/unit_4/r_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     9.701    system_conv_inst/unit_4/r_next0_in[17]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.118    39.195    system_conv_inst/unit_4/r_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.195    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 29.493    

Slack (MET) :             29.810ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 4.094ns (40.672%)  route 5.972ns (59.328%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[0]
                         net (fo=1, routed)           0.602     9.045    system_conv_inst/unit_4/r_next0__37_carry__3_n_7
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.299     9.344 r  system_conv_inst/unit_4/r_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.344    system_conv_inst/unit_4/r_next0_in[16]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.077    39.154    system_conv_inst/unit_4/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 29.810    

Slack (MET) :             29.862ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.981ns (39.763%)  route 6.031ns (60.237%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.295 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[3]
                         net (fo=1, routed)           0.661     8.956    system_conv_inst/unit_4/r_next0__37_carry__2_n_4
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.334     9.290 r  system_conv_inst/unit_4/r_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.290    system_conv_inst/unit_4/r_next0_in[15]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.152    system_conv_inst/unit_4/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 29.862    

Slack (MET) :             30.068ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 3.890ns (39.851%)  route 5.871ns (60.149%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.236 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.738    system_conv_inst/unit_4/r_next0__37_carry__2_n_5
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.302     9.040 r  system_conv_inst/unit_4/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.040    system_conv_inst/unit_4/r_next0_in[14]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.031    39.108    system_conv_inst/unit_4/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 30.068    

Slack (MET) :             30.130ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 3.698ns (38.131%)  route 6.000ns (61.869%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.031 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.677    system_conv_inst/unit_4/r_next0__37_carry__2_n_7
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.299     8.976 r  system_conv_inst/unit_4/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.976    system_conv_inst/unit_4/r_next0_in[12]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.029    39.106    system_conv_inst/unit_4/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 30.130    

Slack (MET) :             30.301ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.808ns (39.780%)  route 5.765ns (60.220%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.554    system_conv_inst/unit_4/r_next0__37_carry__2_n_6
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.297     8.851 r  system_conv_inst/unit_4/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.851    system_conv_inst/unit_4/r_next0_in[13]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.152    system_conv_inst/unit_4/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 30.301    

Slack (MET) :             30.447ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 3.500ns (37.131%)  route 5.926ns (62.869%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.380 r  system_conv_inst/unit_4/r_next0__25_carry/O[2]
                         net (fo=2, routed)           0.712     7.093    system_conv_inst/unit_4/r_next0[10]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616     7.709 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.370    system_conv_inst/unit_4/r_next0__37_carry__1_n_4
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.334     8.704 r  system_conv_inst/unit_4/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.704    system_conv_inst/unit_4/r_next0_in[11]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.075    39.152    system_conv_inst/unit_4/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 30.447    

Slack (MET) :             30.712ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 3.152ns (34.245%)  route 6.052ns (65.755%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.336 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[1]
                         net (fo=1, routed)           0.819     8.156    system_conv_inst/unit_4/r_next0__37_carry__1_n_6
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.327     8.483 r  system_conv_inst/unit_4/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.483    system_conv_inst/unit_4/r_next0_in[9]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.118    39.195    system_conv_inst/unit_4/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.195    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.712    

Slack (MET) :             30.812ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.215ns (35.660%)  route 5.801ns (64.340%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.027 r  system_conv_inst/unit_4/r_next0__25_carry/O[1]
                         net (fo=2, routed)           0.752     6.780    system_conv_inst/unit_4/r_next0[9]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     7.496 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[2]
                         net (fo=1, routed)           0.496     7.992    system_conv_inst/unit_4/r_next0__37_carry__1_n_5
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.302     8.294 r  system_conv_inst/unit_4/r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.294    system_conv_inst/unit_4/r_next0_in[10]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.029    39.106    system_conv_inst/unit_4/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 30.812    

Slack (MET) :             31.094ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.947ns (33.558%)  route 5.835ns (66.442%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.159 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[0]
                         net (fo=1, routed)           0.602     7.761    system_conv_inst/unit_4/r_next0__37_carry__1_n_7
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.299     8.060 r  system_conv_inst/unit_4/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.060    system_conv_inst/unit_4/r_next0_in[8]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.147    39.077    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.077    39.154    system_conv_inst/unit_4/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 31.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.582    -0.513    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X4Y52          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/Q
                         net (fo=1, routed)           0.101    -0.248    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c_n_0
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.850    -0.747    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/C
                         clock pessimism              0.250    -0.498    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.428    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y50         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/Q
                         net (fo=1, routed)           0.102    -0.269    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c_n_0
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/C
                         clock pessimism              0.250    -0.519    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.070    -0.449    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/Q
                         net (fo=1, routed)           0.122    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c_n_0
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/C
                         clock pessimism              0.247    -0.523    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.070    -0.453    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X10Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/Q
                         net (fo=1, routed)           0.102    -0.266    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c_n_0
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.766    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/C
                         clock pessimism              0.250    -0.517    
    SLICE_X13Y53         FDCE (Hold_fdce_C_D)         0.070    -0.447    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y40         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/Q
                         net (fo=1, routed)           0.170    -0.216    system_conv_inst/unit_2/second_buffer/r_next_5[1791]
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.834    -0.763    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/CLK
                         clock pessimism              0.250    -0.513    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.398    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.565    -0.530    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/Q
                         net (fo=1, routed)           0.116    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c_n_0
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.833    -0.764    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/C
                         clock pessimism              0.234    -0.530    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.071    -0.459    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y41         FDRE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/Q
                         net (fo=1, routed)           0.083    -0.281    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5/O
                         net (fo=1, routed)           0.000    -0.236    system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5_n_0
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.835    -0.762    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/C
                         clock pessimism              0.247    -0.515    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092    -0.423    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/Q
                         net (fo=1, routed)           0.113    -0.258    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c_n_0
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/C
                         clock pessimism              0.247    -0.522    
    SLICE_X17Y51         FDCE (Hold_fdce_C_D)         0.070    -0.452    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.853%)  route 0.119ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/Q
                         net (fo=1, routed)           0.119    -0.289    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c_n_0
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
                         clock pessimism              0.269    -0.501    
    SLICE_X17Y54         FDCE (Hold_fdce_C_D)         0.017    -0.484    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/Q
                         net (fo=1, routed)           0.143    -0.247    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c_n_0
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.765    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/C
                         clock pessimism              0.250    -0.516    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070    -0.446    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y45     controleur_vga_inst/h_cntr_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_281_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_282_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_285_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_c/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y54     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_287_c/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_286_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_318_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_318_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_350_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_350_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_382_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_382_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_414_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_414_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_446_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_446_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_478_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_508_srl30_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_508_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_158_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_158_c/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_190_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_190_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_286_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_286_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_318_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_318_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_350_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_350_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y52     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_382_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_382_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_414_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_414_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_446_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_446_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_478_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y51     system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_508_srl30_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_508_c/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y43     system_conv_inst/unit_2/second_buffer/r_reg_5_reg[2046]_srl31_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_509/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y43     system_conv_inst/unit_2/second_buffer/r_reg_5_reg[2077]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_478/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.480ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 4.234ns (40.621%)  route 6.189ns (59.379%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[1]
                         net (fo=1, routed)           0.819     9.374    system_conv_inst/unit_4/r_next0__37_carry__3_n_6
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.327     9.701 r  system_conv_inst/unit_4/r_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     9.701    system_conv_inst/unit_4/r_next0_in[17]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 29.480    

Slack (MET) :             29.797ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 4.094ns (40.672%)  route 5.972ns (59.328%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[0]
                         net (fo=1, routed)           0.602     9.045    system_conv_inst/unit_4/r_next0__37_carry__3_n_7
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.299     9.344 r  system_conv_inst/unit_4/r_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.344    system_conv_inst/unit_4/r_next0_in[16]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 29.797    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.981ns (39.763%)  route 6.031ns (60.237%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.295 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[3]
                         net (fo=1, routed)           0.661     8.956    system_conv_inst/unit_4/r_next0__37_carry__2_n_4
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.334     9.290 r  system_conv_inst/unit_4/r_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.290    system_conv_inst/unit_4/r_next0_in[15]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.055ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 3.890ns (39.851%)  route 5.871ns (60.149%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.236 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.738    system_conv_inst/unit_4/r_next0__37_carry__2_n_5
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.302     9.040 r  system_conv_inst/unit_4/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.040    system_conv_inst/unit_4/r_next0_in[14]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.031    39.095    system_conv_inst/unit_4/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.095    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 30.055    

Slack (MET) :             30.117ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 3.698ns (38.131%)  route 6.000ns (61.869%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.031 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.677    system_conv_inst/unit_4/r_next0__37_carry__2_n_7
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.299     8.976 r  system_conv_inst/unit_4/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.976    system_conv_inst/unit_4/r_next0_in[12]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 30.117    

Slack (MET) :             30.288ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.808ns (39.780%)  route 5.765ns (60.220%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.554    system_conv_inst/unit_4/r_next0__37_carry__2_n_6
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.297     8.851 r  system_conv_inst/unit_4/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.851    system_conv_inst/unit_4/r_next0_in[13]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 30.288    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 3.500ns (37.131%)  route 5.926ns (62.869%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.380 r  system_conv_inst/unit_4/r_next0__25_carry/O[2]
                         net (fo=2, routed)           0.712     7.093    system_conv_inst/unit_4/r_next0[10]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616     7.709 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.370    system_conv_inst/unit_4/r_next0__37_carry__1_n_4
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.334     8.704 r  system_conv_inst/unit_4/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.704    system_conv_inst/unit_4/r_next0_in[11]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 3.152ns (34.245%)  route 6.052ns (65.755%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.336 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[1]
                         net (fo=1, routed)           0.819     8.156    system_conv_inst/unit_4/r_next0__37_carry__1_n_6
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.327     8.483 r  system_conv_inst/unit_4/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.483    system_conv_inst/unit_4/r_next0_in[9]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.215ns (35.660%)  route 5.801ns (64.340%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.027 r  system_conv_inst/unit_4/r_next0__25_carry/O[1]
                         net (fo=2, routed)           0.752     6.780    system_conv_inst/unit_4/r_next0[9]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     7.496 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[2]
                         net (fo=1, routed)           0.496     7.992    system_conv_inst/unit_4/r_next0__37_carry__1_n_5
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.302     8.294 r  system_conv_inst/unit_4/r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.294    system_conv_inst/unit_4/r_next0_in[10]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 30.799    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.947ns (33.558%)  route 5.835ns (66.442%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.159 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[0]
                         net (fo=1, routed)           0.602     7.761    system_conv_inst/unit_4/r_next0__37_carry__1_n_7
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.299     8.060 r  system_conv_inst/unit_4/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.060    system_conv_inst/unit_4/r_next0_in[8]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 31.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.582    -0.513    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X4Y52          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/Q
                         net (fo=1, routed)           0.101    -0.248    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c_n_0
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.850    -0.747    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/C
                         clock pessimism              0.250    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.267    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y50         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/Q
                         net (fo=1, routed)           0.102    -0.269    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c_n_0
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.160    -0.358    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.070    -0.288    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/Q
                         net (fo=1, routed)           0.122    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c_n_0
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/C
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.160    -0.362    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.070    -0.292    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X10Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/Q
                         net (fo=1, routed)           0.102    -0.266    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c_n_0
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.766    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.160    -0.356    
    SLICE_X13Y53         FDCE (Hold_fdce_C_D)         0.070    -0.286    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y40         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/Q
                         net (fo=1, routed)           0.170    -0.216    system_conv_inst/unit_2/second_buffer/r_next_5[1791]
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.834    -0.763    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.160    -0.352    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.237    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.565    -0.530    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/Q
                         net (fo=1, routed)           0.116    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c_n_0
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.833    -0.764    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.160    -0.369    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.071    -0.298    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y41         FDRE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/Q
                         net (fo=1, routed)           0.083    -0.281    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5/O
                         net (fo=1, routed)           0.000    -0.236    system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5_n_0
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.835    -0.762    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/C
                         clock pessimism              0.247    -0.515    
                         clock uncertainty            0.160    -0.354    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092    -0.262    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/Q
                         net (fo=1, routed)           0.113    -0.258    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c_n_0
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/C
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.160    -0.361    
    SLICE_X17Y51         FDCE (Hold_fdce_C_D)         0.070    -0.291    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.853%)  route 0.119ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/Q
                         net (fo=1, routed)           0.119    -0.289    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c_n_0
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
                         clock pessimism              0.269    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X17Y54         FDCE (Hold_fdce_C_D)         0.017    -0.323    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/Q
                         net (fo=1, routed)           0.143    -0.247    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c_n_0
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.765    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.160    -0.355    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070    -0.285    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.038    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.480ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 4.234ns (40.621%)  route 6.189ns (59.379%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[1]
                         net (fo=1, routed)           0.819     9.374    system_conv_inst/unit_4/r_next0__37_carry__3_n_6
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.327     9.701 r  system_conv_inst/unit_4/r_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     9.701    system_conv_inst/unit_4/r_next0_in[17]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[17]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 29.480    

Slack (MET) :             29.797ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 4.094ns (40.672%)  route 5.972ns (59.328%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.221 r  system_conv_inst/unit_4/r_next0__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_conv_inst/unit_4/r_next0__37_carry__2_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.443 r  system_conv_inst/unit_4/r_next0__37_carry__3/O[0]
                         net (fo=1, routed)           0.602     9.045    system_conv_inst/unit_4/r_next0__37_carry__3_n_7
    SLICE_X28Y45         LUT2 (Prop_lut2_I0_O)        0.299     9.344 r  system_conv_inst/unit_4/r_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.344    system_conv_inst/unit_4/r_next0_in[16]
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y45         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[16]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y45         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 29.797    

Slack (MET) :             29.849ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.981ns (39.763%)  route 6.031ns (60.237%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.295 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[3]
                         net (fo=1, routed)           0.661     8.956    system_conv_inst/unit_4/r_next0__37_carry__2_n_4
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.334     9.290 r  system_conv_inst/unit_4/r_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.290    system_conv_inst/unit_4/r_next0_in[15]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[15]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 29.849    

Slack (MET) :             30.055ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 3.890ns (39.851%)  route 5.871ns (60.149%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.350 r  system_conv_inst/unit_4/r_next0__25_carry/CO[3]
                         net (fo=1, routed)           0.000     6.350    system_conv_inst/unit_4/r_next0__25_carry_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.572 r  system_conv_inst/unit_4/r_next0__25_carry__0/O[0]
                         net (fo=2, routed)           0.818     7.390    system_conv_inst/unit_4/unit/r_next0[12]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.299     7.689 r  system_conv_inst/unit_4/unit/r_next0__37_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.689    system_conv_inst/unit_4/unit_n_8
    SLICE_X26Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.236 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.738    system_conv_inst/unit_4/r_next0__37_carry__2_n_5
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.302     9.040 r  system_conv_inst/unit_4/r_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.040    system_conv_inst/unit_4/r_next0_in[14]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[14]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.031    39.095    system_conv_inst/unit_4/r_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.095    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 30.055    

Slack (MET) :             30.117ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 3.698ns (38.131%)  route 6.000ns (61.869%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.031 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.677    system_conv_inst/unit_4/r_next0__37_carry__2_n_7
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.299     8.976 r  system_conv_inst/unit_4/r_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.976    system_conv_inst/unit_4/r_next0_in[12]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[12]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 30.117    

Slack (MET) :             30.288ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.808ns (39.780%)  route 5.765ns (60.220%))
  Logic Levels:           11  (CARRY4=6 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.440 r  system_conv_inst/unit_4/r_next0__25_carry/O[3]
                         net (fo=2, routed)           0.801     7.242    system_conv_inst/unit_4/r_next0[11]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     7.809 r  system_conv_inst/unit_4/r_next0__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.809    system_conv_inst/unit_4/r_next0__37_carry__1_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.143 r  system_conv_inst/unit_4/r_next0__37_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.554    system_conv_inst/unit_4/r_next0__37_carry__2_n_6
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.297     8.851 r  system_conv_inst/unit_4/r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.851    system_conv_inst/unit_4/r_next0_in[13]
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y44         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[13]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 30.288    

Slack (MET) :             30.435ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 3.500ns (37.131%)  route 5.926ns (62.869%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.380 r  system_conv_inst/unit_4/r_next0__25_carry/O[2]
                         net (fo=2, routed)           0.712     7.093    system_conv_inst/unit_4/r_next0[10]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616     7.709 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.370    system_conv_inst/unit_4/r_next0__37_carry__1_n_4
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.334     8.704 r  system_conv_inst/unit_4/r_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.704    system_conv_inst/unit_4/r_next0_in[11]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[11]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.075    39.139    system_conv_inst/unit_4/r_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.139    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 30.435    

Slack (MET) :             30.699ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 3.152ns (34.245%)  route 6.052ns (65.755%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.336 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[1]
                         net (fo=1, routed)           0.819     8.156    system_conv_inst/unit_4/r_next0__37_carry__1_n_6
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.327     8.483 r  system_conv_inst/unit_4/r_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.483    system_conv_inst/unit_4/r_next0_in[9]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[9]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.118    39.182    system_conv_inst/unit_4/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.182    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 30.699    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.215ns (35.660%)  route 5.801ns (64.340%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.891 r  system_conv_inst/unit_4/r_next0__0_carry__1/O[1]
                         net (fo=2, routed)           0.604     5.494    system_conv_inst/unit_4/r_next0__0_carry__1_n_6
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     5.800 r  system_conv_inst/unit_4/r_next0__25_carry_i_3/O
                         net (fo=1, routed)           0.000     5.800    system_conv_inst/unit_4/r_next0__25_carry_i_3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.027 r  system_conv_inst/unit_4/r_next0__25_carry/O[1]
                         net (fo=2, routed)           0.752     6.780    system_conv_inst/unit_4/r_next0[9]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716     7.496 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[2]
                         net (fo=1, routed)           0.496     7.992    system_conv_inst/unit_4/r_next0__37_carry__1_n_5
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.302     8.294 r  system_conv_inst/unit_4/r_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.294    system_conv_inst/unit_4/r_next0_in[10]
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X27Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[10]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.029    39.093    system_conv_inst/unit_4/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 30.799    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 system_conv_inst/unit_4/unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_4/r_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 2.947ns (33.558%)  route 5.835ns (66.442%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 38.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.671    -0.722    system_conv_inst/unit_4/unit/clk_out1
    SLICE_X25Y41         FDCE                                         r  system_conv_inst/unit_4/unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.266 r  system_conv_inst/unit_4/unit/r_reg_reg[1]/Q
                         net (fo=54, routed)          2.446     2.180    system_conv_inst/unit_4/unit/Q[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.124     2.304 r  system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11/O
                         net (fo=2, routed)           0.292     2.597    system_conv_inst/unit_4/unit/r_next0__0_carry__0_i_11_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     2.721 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_11/O
                         net (fo=3, routed)           0.671     3.391    system_conv_inst/unit_4/unit/r_next0__0_carry_i_11_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.515 r  system_conv_inst/unit_4/unit/r_next0__0_carry_i_1/O
                         net (fo=1, routed)           0.539     4.055    system_conv_inst/unit_4/unit_n_19
    SLICE_X24Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.451 r  system_conv_inst/unit_4/r_next0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_conv_inst/unit_4/r_next0__0_carry_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.568 r  system_conv_inst/unit_4/r_next0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.568    system_conv_inst/unit_4/r_next0__0_carry__0_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.787 f  system_conv_inst/unit_4/r_next0__0_carry__1/O[0]
                         net (fo=2, routed)           0.467     5.253    system_conv_inst/unit_4/r_next0__0_carry__1_n_7
    SLICE_X23Y43         LUT1 (Prop_lut1_I0_O)        0.295     5.548 r  system_conv_inst/unit_4/r_next0__25_carry_i_4/O
                         net (fo=1, routed)           0.000     5.548    system_conv_inst/unit_4/r_next0__25_carry_i_4_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.795 r  system_conv_inst/unit_4/r_next0__25_carry/O[0]
                         net (fo=2, routed)           0.818     6.613    system_conv_inst/unit_4/unit/r_next0[8]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.912 r  system_conv_inst/unit_4/unit/r_next0__37_carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.912    system_conv_inst/unit_4/unit_n_47
    SLICE_X26Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.159 r  system_conv_inst/unit_4/r_next0__37_carry__1/O[0]
                         net (fo=1, routed)           0.602     7.761    system_conv_inst/unit_4/r_next0__37_carry__1_n_7
    SLICE_X28Y43         LUT2 (Prop_lut2_I0_O)        0.299     8.060 r  system_conv_inst/unit_4/r_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.060    system_conv_inst/unit_4/r_next0_in[8]
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         1.502    38.636    system_conv_inst/unit_4/clk_out1
    SLICE_X28Y43         FDCE                                         r  system_conv_inst/unit_4/r_reg_reg[8]/C
                         clock pessimism              0.588    39.224    
                         clock uncertainty           -0.160    39.064    
    SLICE_X28Y43         FDCE (Setup_fdce_C_D)        0.077    39.141    system_conv_inst/unit_4/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         39.141    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 31.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.582    -0.513    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X4Y52          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c/Q
                         net (fo=1, routed)           0.101    -0.248    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_108_c_n_0
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.850    -0.747    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X3Y53          FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c/C
                         clock pessimism              0.250    -0.498    
                         clock uncertainty            0.160    -0.337    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070    -0.267    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_109_c
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y50         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c/Q
                         net (fo=1, routed)           0.102    -0.269    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_303_c_n_0
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X19Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.160    -0.358    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.070    -0.288    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_304_c
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c/Q
                         net (fo=1, routed)           0.122    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_175_c_n_0
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y56         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c/C
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.160    -0.362    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.070    -0.292    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_176_c
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X10Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c/Q
                         net (fo=1, routed)           0.102    -0.266    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_259_c_n_0
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.831    -0.766    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X13Y53         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.160    -0.356    
    SLICE_X13Y53         FDCE (Hold_fdce_C_D)         0.070    -0.286    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_260_c
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y40         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1792]/Q
                         net (fo=1, routed)           0.170    -0.216    system_conv_inst/unit_2/second_buffer/r_next_5[1791]
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.834    -0.763    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y39         SRLC32E                                      r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c/CLK
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.160    -0.352    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.237    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1760]_srl32_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_30_c
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.565    -0.530    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c/Q
                         net (fo=1, routed)           0.116    -0.272    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_53_c_n_0
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.833    -0.764    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X15Y45         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c/C
                         clock pessimism              0.234    -0.530    
                         clock uncertainty            0.160    -0.369    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.071    -0.298    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_54_c
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.567    -0.528    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X12Y41         FDRE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c/Q
                         net (fo=1, routed)           0.083    -0.281    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1665]_system_conv_inst_unit_2_first_buffer_r_reg_7_reg_c_61_c_n_0
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5/O
                         net (fo=1, routed)           0.000    -0.236    system_conv_inst/unit_2/second_buffer/r_reg_5_reg_gate__5_n_0
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.835    -0.762    system_conv_inst/unit_2/second_buffer/clk_out1
    SLICE_X13Y41         FDCE                                         r  system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]/C
                         clock pessimism              0.247    -0.515    
                         clock uncertainty            0.160    -0.354    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092    -0.262    system_conv_inst/unit_2/second_buffer/r_reg_5_reg[1664]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.560    -0.535    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X16Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c/Q
                         net (fo=1, routed)           0.113    -0.258    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_497_c_n_0
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.829    -0.768    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c/C
                         clock pessimism              0.247    -0.522    
                         clock uncertainty            0.160    -0.361    
    SLICE_X17Y51         FDCE (Hold_fdce_C_D)         0.070    -0.291    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_498_c
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.853%)  route 0.119ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.559    -0.536    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X14Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.128    -0.408 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c/Q
                         net (fo=1, routed)           0.119    -0.289    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_283_c_n_0
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.828    -0.769    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X17Y54         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c/C
                         clock pessimism              0.269    -0.501    
                         clock uncertainty            0.160    -0.340    
    SLICE_X17Y54         FDCE (Hold_fdce_C_D)         0.017    -0.323    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_284_c
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.563    -0.532    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y52         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c/Q
                         net (fo=1, routed)           0.143    -0.247    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_205_c_n_0
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=779, routed)         0.832    -0.765    system_conv_inst/unit_2/first_buffer/clk_out1
    SLICE_X11Y51         FDCE                                         r  system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.160    -0.355    
    SLICE_X11Y51         FDCE (Hold_fdce_C_D)         0.070    -0.285    system_conv_inst/unit_2/first_buffer/r_reg_7_reg_c_206_c
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.038    





