#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 27 17:18:45 2020
# Process ID: 11832
# Current directory: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex
# Command line: vivado.exe -notrace -source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/AXI_VIP_Test/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl
# Log file: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/vivado.log
# Journal file: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/AXI_VIP_Test/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.297 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: Currently there is no design <ex_sim> in project, so creating one...
Wrote  : <d:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.297 ; gain = 0.000
INFO: Making design <ex_sim> as current_bd_design.
INFO: Currently the variable <design_name> is equal to "ex_sim".
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
Wrote  : <d:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
Wrote  : <d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
Slave segment '/axi_vip_slv/S_AXI/Reg' is being assigned into address space '/axi_vip_mst/Master_AXI' at <0x44A0_0000 [ 64K ]>.
INFO: [open_example_project] Rebuilding all the top level IPs ...
Wrote  : <d:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\ex_sim\ex_sim.bd> 
VHDL Output written to : d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.vhd
VHDL Output written to : d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/sim/ex_sim.vhd
VHDL Output written to : d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hdl/ex_sim_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_mst_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_mst .
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_passthrough_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_passthrough .
WARNING: [IP_Flow 19-5160] IP 'ex_sim_axi_vip_slv_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_slv .
Exporting to file d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim.hwh
Generated Block Design Tcl file d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/hw_handoff/ex_sim_bd.tcl
Generated Hardware Definition File d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/synth/ex_sim.hwdef
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xsim/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/modelsim/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/questa/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/ies/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/vcs/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/riviera/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/activehdl/ex_sim_axi_vip_slv_0.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim.sh'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_mst_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_mst_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_passthrough_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_passthrough_0.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_slv_0_sc.h'
INFO: [SIM-utils-43] Exported 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts/ex_sim/xcelium/ex_sim_axi_vip_slv_0.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
launch_simulation -simset [get_filesets sim_adv_mst_active__pt_passive__slv_comb ]
Command: launch_simulation -simset sim_adv_mst_active__pt_passive__slv_comb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_adv_mst_active__pt_passive__slv_comb'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb' in fileset 'sim_adv_mst_active__pt_passive__slv_comb'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_adv_mst_active__pt_passive__slv_comb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L xilinx_vip -prj axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_slv_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/imports/axi_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/imports/axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_vip_0_exdes_generic
INFO: [VRFC 10-311] analyzing module axi_vip_0_mst_stimulus
INFO: [VRFC 10-311] analyzing module axi_vip_0_slv_stimulus
INFO: [VRFC 10-311] analyzing module axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim'
"xelab -wto 2e84d9d7cd8442f6a44a01858779a30e --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav xil_defaultlib.axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2e84d9d7cd8442f6a44a01858779a30e --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav xil_defaultlib.axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xilinx_vip.axi_vip_axi4pc
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.axi_vip_0_exdes_generic_1
Compiling module xil_defaultlib.axi_vip_0_mst_stimulus_1
Compiling module xil_defaultlib.axi_vip_0_slv_stimulus_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_mst_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_1
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top_default
Compiling module xil_defaultlib.ex_sim_axi_vip_passthrough_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_2
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_slv_0
Compiling architecture structure of entity xil_defaultlib.ex_sim [ex_sim_default]
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi_vip_0_exdes_adv_mst_active__...
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim/xsim.dir/axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 28 13:47:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_adv_mst_active__pt_passive__slv_comb/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav -key {Behavioral:sim_adv_mst_active__pt_passive__slv_comb:Functional:axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb} -tclbatch {axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb.tcl} -protoinst "protoinst_files/ex_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ex_sim.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb/DUT/ex_design//axi_vip_mst/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb/DUT/ex_design//axi_vip_passthrough/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb/DUT/ex_design//axi_vip_passthrough/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb/DUT/ex_design//axi_vip_slv/S_AXI
Time resolution is 1 ps
source axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb/done_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /axi_vip_pkg/axi_vif_mem_proxy(C_AXI_PROTOCOL=0,C_AXI_ADDR_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_AXI_RDATA_WIDTH=32,C_AXI_WID_WIDTH=0,C_AXI_RID_WIDTH=0,C_AXI_AWUSER_WIDTH=0,C_AXI_WUSER_WIDTH=0,C_AXI_BUSER_WIDTH=0,C_AXI_ARUSER_WIDTH=0,C_AXI_RUSER_WIDTH=0,C_AXI_SUPPORTS_NARROW=1,C_AXI_HAS_BURST=1,C_AXI_HAS_LOCK=1,C_AXI_HAS_CACHE=1,C_AXI_HAS_REGION=1,C_AXI_HAS_PROT=1,C_AXI_HAS_QOS=1,C_AXI_HAS_WSTRB=1,C_AXI_HAS_BRESP=1,C_AXI_HAS_RRESP=1,C_AXI_HAS_ARESETN=1)::wait_posedge_aclk_with_hold
  File: D:/Vivado/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv

HDL Line: D:/Vivado/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv:6673
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1237.719 ; gain = 20.707
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
launch_simulation -simset [get_filesets sim_all_config ]
Command: launch_simulation -simset sim_all_config
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_all_config'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_vip_0_exdes_tb' in fileset 'sim_all_config'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_all_config'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_7 -L xilinx_vip -prj axi_vip_0_exdes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_slv_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/imports/axi_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/imports/axi_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj axi_vip_0_exdes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim'
"xelab -wto 2e84d9d7cd8442f6a44a01858779a30e --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_vip_0_exdes_tb_behav xil_defaultlib.axi_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2e84d9d7cd8442f6a44a01858779a30e --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_vip_0_exdes_tb_behav xil_defaultlib.axi_vip_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling module xilinx_vip.axi_vip_axi4pc
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_mst_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_1
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top_default
Compiling module xil_defaultlib.ex_sim_axi_vip_passthrough_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default_2
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.ex_sim_axi_vip_slv_0
Compiling architecture structure of entity xil_defaultlib.ex_sim [ex_sim_default]
Compiling module xil_defaultlib.chip
Compiling module xil_defaultlib.axi_vip_0_exdes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_vip_0_exdes_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim/xsim.dir/axi_vip_0_exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 28 13:49:43 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_all_config/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_vip_0_exdes_tb_behav -key {Behavioral:sim_all_config:Functional:axi_vip_0_exdes_tb} -tclbatch {axi_vip_0_exdes_tb.tcl} -protoinst "protoinst_files/ex_sim.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ex_sim.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_tb/DUT/ex_design//axi_vip_mst/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_tb/DUT/ex_design//axi_vip_passthrough/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_tb/DUT/ex_design//axi_vip_passthrough/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /axi_vip_0_exdes_tb/DUT/ex_design//axi_vip_slv/S_AXI
Time resolution is 1 ps
source axi_vip_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/axi_vip_0_exdes_tb/mtestWUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/axi_vip_0_exdes_tb/mtestRUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_mastermode_start_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_mastermode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_slavemode_end_event was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/pss_wr_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/pss_rd_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/reactive_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/rd_payload_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/wr_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/rd_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/wr_reactive was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/rd_reactive was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/wr_reactive2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/rd_reactive2 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/data_mem was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/mst_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_master_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_mst_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/slv_monitor_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/slave_moniter_transaction_queue was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/slv_scb_transaction was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/slv_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /axi_vip_0_exdes_tb/passthrough_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: axi_vip_0_exdes_tb.DUT.ex_design.axi_vip_mst.inst
XilinxAXIVIP: Found at Path: axi_vip_0_exdes_tb.DUT.ex_design.axi_vip_passthrough.inst
This AXI VIP is in passthrough mode
XilinxAXIVIP: Found at Path: axi_vip_0_exdes_tb.DUT.ex_design.axi_vip_slv.inst
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /axi_vip_pkg/axi_vif_mem_proxy(C_AXI_PROTOCOL=0,C_AXI_ADDR_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_AXI_RDATA_WIDTH=32,C_AXI_WID_WIDTH=0,C_AXI_RID_WIDTH=0,C_AXI_AWUSER_WIDTH=0,C_AXI_WUSER_WIDTH=0,C_AXI_BUSER_WIDTH=0,C_AXI_ARUSER_WIDTH=0,C_AXI_RUSER_WIDTH=0,C_AXI_SUPPORTS_NARROW=1,C_AXI_HAS_BURST=1,C_AXI_HAS_LOCK=1,C_AXI_HAS_CACHE=1,C_AXI_HAS_REGION=1,C_AXI_HAS_PROT=1,C_AXI_HAS_QOS=1,C_AXI_HAS_WSTRB=1,C_AXI_HAS_BRESP=1,C_AXI_HAS_RRESP=1,C_AXI_HAS_ARESETN=1)::wait_posedge_aclk_with_hold
  File: D:/Vivado/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv

HDL Line: D:/Vivado/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv:6673
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_vip_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1275.746 ; gain = 28.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_bd_design [get_bd_designs ex_sim]
Wrote  : <d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ui/bd_c2e8f4ab.ui> 
create_bd_design "design_1"
Wrote  : <d:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {0.5 -112 -163} [get_bd_cells axi_vip_0]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <d:\Vivado_Project\MS.CnnAccFPGA\Vivado_proj\axi_vip_0_ex\axi_vip_0_ex.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_example_project -force -dir d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj [get_ips  design_1_axi_vip_0_0]

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/.Xil/axi_vip_1/tmpEx.tcl
# set_param chipscope.maxJobs 3
# create_project -name tmp_axi_vip_1 -force
# set_property part xc7z010clg400-1 [current_project]
# set_property target_language vhdl [current_project]
# set_property simulator_language VERILOG [current_project]
# set_property coreContainer.enable false [current_project]
# set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
# import_ip -files d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/design_1/ip/design_1_axi_vip_0_0/design_1_axi_vip_0_0.xci -name axi_vip_1
WARNING: [IP_Flow 19-987] IP name has changed from 'design_1_axi_vip_0_0' to 'axi_vip_1' during import. Existing outputs will not be imported.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3197] Could not import any simulation or synthesis outputs for IP 'axi_vip_1'
# generate_target open_example [get_ips axi_vip_1]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_vip_1'...
# close_project
# exit 0
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 13:53:40 2020...
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1301.453 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 13:54:31 2020...
