// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_euR_H__
#define __predict_ensemble_euR_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_euR_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_euR_ram) {
        ram[0] = "0b00111111010010000011110010001110";
        ram[1] = "0b00111101010100110010010100001011";
        ram[2] = "0b00111110011100001111111101010100";
        ram[3] = "0b10111000110011111001111000111000";
        ram[4] = "0b00111111011110000111011001111101";
        ram[5] = "0b00111111011100001101101101011001";
        ram[6] = "0b00111001010000011111110010001111";
        ram[7] = "0b00111101011100001111111100010001";
        ram[8] = "0b00111000000001100011011110111101";
        ram[9] = "0b10111000000000100000010111111111";
        ram[10] = "0b00111110111011011011001001110000";
        ram[11] = "0b00110111101110001000110010100100";
        ram[12] = "0b00111101100101111010010111110100";
        ram[13] = "0b00111110100010111110101111100001";
        ram[14] = "0b00111111011101111000000111111001";
        ram[15] = "0b00111110111111111001001101010111";
        ram[16] = "0b00111101101011010110011101110111";
        ram[17] = "0b10110111000101101111111010110101";
        ram[18] = "0b00110110000001100011011110111101";
        ram[19] = "0b00110111011010101110000110001011";
        ram[20] = "0b00110110000001100011011110111101";
        ram[21] = "0b00110110110010010101001110011100";
        ram[22] = "0b10111000010100011011011100010111";
        ram[23] = "0b00110111110000001111000000100000";
        ram[24] = "0b00111101110010011101011110111010";
        ram[25] = "0b10111000000010100110100101111011";
        ram[26] = "0b00111101110101100111010011010001";
        ram[27] = "0b00111000000101101111111010110101";
        ram[28] = "0b00111111011010100101011010111101";
        ram[29] = "0b00111101010001011001011001000010";
        ram[30] = "0b10110111101001111100010110101100";
        ram[31] = "0b00110111100011101001101100111001";
        ram[32] = "0b00111101011110011110110011110110";
        ram[33] = "0b10110111110000001111000000100000";
        ram[34] = "0b00111100010101010110001010011110";
        ram[35] = "0b00110111010010010101001110011100";
        ram[36] = "0b00111111000111011100011001001100";
        ram[37] = "0b00111111011101101000011100001001";
        ram[38] = "0b00111111001001000001111001000111";
        ram[39] = "0b00111101110011101010100101100001";
        ram[40] = "0b10110111100111110110001000110000";
        ram[41] = "0b00110111101100000010100100101000";
        ram[42] = "0b00111110000100010011010010001011";
        ram[43] = "0b00111101101000000100011111010100";
        ram[44] = "0b00111101111101011001000000111010";
        ram[45] = "0b10110110010010010101001110011100";
        ram[46] = "0b00110101100001100011011110111101";
        ram[47] = "0b00110101100001100011011110111101";
        ram[48] = "0b10110111010010010101001110011100";
        ram[49] = "0b00110111000101101111111010110101";
        ram[50] = "0b00111111011000001100011000111111";
        ram[51] = "0b00111101111010110101010011100011";
        ram[52] = "0b10110111000001100011011110111101";
        ram[53] = "0b00110110110010010101001110011100";
        ram[54] = "0b00111111010101011101000101110000";
        ram[55] = "0b00111111011100011010101101111110";
        ram[56] = "0b00111110100001100000111000001111";
        ram[57] = "0b00111111011011110111101111100001";
        ram[58] = "0b00111111011100110010000010000110";
        ram[59] = "0b10110101100001100011011110111101";
        ram[60] = "0b10110111000001100011011110111101";
        ram[61] = "0b00111110000110110111000000100110";
        ram[62] = "0b10110110101001111100010110101100";
        ram[63] = "0b00110111000101101111111010110101";
        ram[64] = "0b10000000000000000000000000000000";
        ram[65] = "0b00110110100001100011011110111101";
        ram[66] = "0b00111110010010010101001001001100";
        ram[67] = "0b00111110110011100110111111111000";
        ram[68] = "0b00111110001100100001100111101011";
        ram[69] = "0b10110110110010010101001110011100";
        ram[70] = "0b00000000000000000000000000000000";
        ram[71] = "0b00111110111101011000000110101110";
        ram[72] = "0b00111111010101111010001001011001";
        ram[73] = "0b00111111001011010010110100110100";
        ram[74] = "0b10110101100001100011011110111101";
        ram[75] = "0b00111111011011000010010111100001";
        ram[76] = "0b10110110010010010101001110011100";
        ram[77] = "0b00111110100101011001011011001000";
        ram[78] = "0b10000000000000000000000000000000";
        ram[79] = "0b00111111011011000101001110001111";
        ram[80] = "0b00110110100001100011011110111101";
        ram[81] = "0b00111110110110010110111010011100";
        ram[82] = "0b00111110110111000100110000010110";
        ram[83] = "0b00111110011011001000100100101011";
        ram[84] = "0b10110110010010010101001110011100";
        ram[85] = "0b00110110111010101110000110001011";
        ram[86] = "0b00110110010010010101001110011100";
        ram[87] = "0b10000000000000000000000000000000";
        ram[88] = "0b00110110000001100011011110111101";
        ram[89] = "0b10110101100001100011011110111101";
        ram[90] = "0b00111110011110100010111001111111";
        ram[91] = "0b00111110111010000100111001100010";
        ram[92] = "0b00111110100001001110101110111100";
        ram[93] = "0b00111110101110010010010000101001";
        ram[94] = "0b00111110101001110001001101001001";
        ram[95] = "0b00111110100000100000100001011011";
        ram[96] = "0b00111110101001101000100111101100";
        ram[97] = "0b00110101100001100011011110111101";
        ram[98] = "0b00110110000001100011011110111101";
        ram[99] = "0b10110101100001100011011110111101";
        ram[100] = "0b00111110101011001000010101011110";
        ram[101] = "0b00111110011101100010100000000010";
        ram[102] = "0b00110110010010010101001110011100";
        ram[103] = "0b10110110000001100011011110111101";
        ram[104] = "0b00111110101100011101010000110000";
        ram[105] = "0b10000000000000000000000000000000";
        ram[106] = "0b00110101100001100011011110111101";
        ram[107] = "0b10110101100001100011011110111101";
        ram[108] = "0b00111110101111001001100011100101";
        ram[109] = "0b00111111000001111001000110000010";
        ram[110] = "0b00111111011010100010001111110010";
        ram[111] = "0b10000000000000000000000000000000";
        ram[112] = "0b00111110010101111111110000110011";
        ram[113] = "0b10000000000000000000000000000000";
        ram[114] = "0b00110101100001100011011110111101";
        ram[115] = "0b00111110001100000011111010100111";
        ram[116] = "0b00110101100001100011011110111101";
        ram[117] = "0b00000000000000000000000000000000";
        ram[118] = "0b00110101100001100011011110111101";
        ram[119] = "0b00111110111011001001111010001000";
        ram[120] = "0b00111111010111101111111101101101";
        ram[121] = "0b00111110110110110101111010110111";
        ram[122] = "0b10110110010010010101001110011100";
        ram[123] = "0b00111110101101010110100000011111";
        ram[124] = "0b10110101100001100011011110111101";
        ram[125] = "0b10000000000000000000000000000000";
        ram[126] = "0b00110101100001100011011110111101";
        ram[127] = "0b10110101100001100011011110111101";
        ram[128] = "0b00111110101100100100011011100001";
        ram[129] = "0b00110101100001100011011110111101";
        ram[130] = "0b00111110101111001001110010110010";
        ram[131] = "0b00111110101101101111101101001100";
        ram[132] = "0b00111110110001000001110010000010";
        ram[133] = "0b00111110111011101010110001000011";
        ram[134] = "0b00111110111000000001001110101001";
        ram[135] = "0b10000000000000000000000000000000";
        ram[136] = "0b00111110111000010100111100000101";
        ram[137] = "0b00000000000000000000000000000000";
        ram[138] = "0b10110101100001100011011110111101";
        ram[139] = "0b00000000000000000000000000000000";
        ram[140] = "0b00110101100001100011011110111101";
        ram[141] = "0b00111110011100110110000001001010";
        ram[142] = "0b00111111000001111001001001001011";
        ram[143] = "0b10000000000000000000000000000000";
        ram[144] = "0b00110101100001100011011110111101";
        ram[145] = "0b00111110100101000101110100100000";
        ram[146] = "0b00111111010000001100011101111110";
        ram[147] = "0b00000000000000000000000000000000";
        ram[148] = "0b00111111010010010100100001100111";
        ram[149] = "0b00111111001000010101101010101111";
        ram[150] = "0b00000000000000000000000000000000";
        ram[151] = "0b00111110110011010100101101101010";
        ram[152] = "0b10000000000000000000000000000000";
        ram[153] = "0b00000000000000000000000000000000";
        ram[154] = "0b10000000000000000000000000000000";
        ram[155] = "0b00111110100011100101011100110010";
        ram[156] = "0b00111110111010101011010000001111";
        ram[157] = "0b10000000000000000000000000000000";
        ram[158] = "0b00000000000000000000000000000000";
        ram[159] = "0b10000000000000000000000000000000";
        ram[160] = "0b00111110111010010101101100010100";
        ram[161] = "0b10000000000000000000000000000000";
        ram[162] = "0b00111110100110111011111011001011";
        ram[163] = "0b00000000000000000000000000000000";
        ram[164] = "0b00111111000011001111010101111111";
        ram[165] = "0b00000000000000000000000000000000";
        ram[166] = "0b10000000000000000000000000000000";
        for (unsigned i = 167; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_euR) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_euR_ram* meminst;


SC_CTOR(predict_ensemble_euR) {
meminst = new predict_ensemble_euR_ram("predict_ensemble_euR_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_euR() {
    delete meminst;
}


};//endmodule
#endif
