Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar  9 15:35:36 2025
| Host         : luis-UX461UA running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.221ns  (logic 5.226ns (34.331%)  route 9.996ns (65.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.777     5.233    sw_IBUF[15]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.357 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.587     5.945    led_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.069 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.631    11.700    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.221 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.221    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.016ns  (logic 5.208ns (34.680%)  route 9.808ns (65.320%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.997     5.449    sw_IBUF[9]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     5.573 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           0.582     6.155    led_OBUF[13]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.279 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           5.229    11.509    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.016 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.016    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.574ns  (logic 5.442ns (37.343%)  route 9.132ns (62.657%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.997     5.449    sw_IBUF[9]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     5.573 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           0.992     6.565    led_OBUF[13]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.150     6.715 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.143    10.858    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    14.574 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.574    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.544ns  (logic 5.219ns (35.882%)  route 9.325ns (64.118%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.731     5.187    sw_IBUF[14]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.311 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.810     6.120    led_OBUF[14]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.124     6.244 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.784    11.029    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.544 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.544    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.014ns  (logic 5.235ns (37.353%)  route 8.780ns (62.647%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.265     4.734    sw_IBUF[12]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     4.858 r  led_OBUF[12]_inst_i_2/O
                         net (fo=4, routed)           0.430     5.288    led_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.124     5.412 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           5.085    10.496    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.014 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.014    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.804ns  (logic 5.229ns (37.877%)  route 8.576ns (62.123%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.731     5.187    sw_IBUF[14]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.311 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.586     5.896    led_OBUF[14]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.020 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.259    10.279    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.804 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.804    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.525ns  (logic 5.208ns (38.507%)  route 8.317ns (61.493%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           3.777     5.233    sw_IBUF[15]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.357 r  led_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.594     5.951    led_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.075 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.946    10.021    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.525 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.525    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.916ns  (logic 5.230ns (40.490%)  route 7.687ns (59.510%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.997     5.449    sw_IBUF[9]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     5.573 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           0.992     6.565    led_OBUF[13]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.689 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.698     9.387    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.916 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.916    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.264ns  (logic 5.442ns (44.377%)  route 6.821ns (55.623%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.731     5.187    sw_IBUF[14]
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.311 r  led_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.810     6.120    led_OBUF[14]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.154     6.274 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.280     8.555    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.709    12.264 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.264    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.112ns  (logic 5.449ns (44.984%)  route 6.664ns (55.016%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           3.997     5.449    sw_IBUF[9]
    SLICE_X0Y15          LUT6 (Prop_lut6_I5_O)        0.124     5.573 r  led_OBUF[13]_inst_i_2/O
                         net (fo=4, routed)           0.582     6.155    led_OBUF[13]_inst_i_2_n_0
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.150     6.305 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.085     8.390    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    12.112 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.112    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.539ns (66.370%)  route 0.780ns (33.630%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.423     0.642    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.048     0.690 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.047    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.319 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.319    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.531ns (64.566%)  route 0.840ns (35.434%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.408     0.628    btnR_IBUF
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.048     0.676 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.432     1.108    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.372 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.372    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.539ns (63.880%)  route 0.870ns (36.120%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.704    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.043     0.747 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.132    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.409 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.409    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.541ns (62.576%)  route 0.922ns (37.424%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=16, routed)          0.405     0.614    btnC_IBUF
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.049     0.663 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.517     1.180    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.283     2.463 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.463    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.469ns (57.303%)  route 1.095ns (42.697%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.524     0.743    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.788 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.359    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.564 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.564    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.536ns (59.528%)  route 1.044ns (40.472%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.524     0.743    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.044     0.787 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.521     1.308    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.581 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.581    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.544ns (58.836%)  route 1.080ns (41.164%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.498     0.718    btnD_IBUF
    SLICE_X1Y16          LUT4 (Prop_lut4_I0_O)        0.051     0.769 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.352    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.272     2.624 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.624    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.530ns (57.332%)  route 1.139ns (42.668%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.552     0.771    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.044     0.815 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.402    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.267     2.669 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.669    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.496ns (53.843%)  route 1.283ns (46.157%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=16, routed)          0.498     0.718    btnD_IBUF
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.763 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.785     1.548    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.779 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.779    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.469ns (43.211%)  route 1.931ns (56.789%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=16, routed)          0.423     0.642    btnR_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.687 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.508     2.195    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.400 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.400    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





