ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Ultra.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SYS_ISR,"ax",%progbits
  19              		.align	2
  20              		.global	SYS_ISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	SYS_ISR, %function
  24              	SYS_ISR:
  25              	.LFB63:
  26              		.file 1 ".\\Ultra.c"
   1:.\Ultra.c     **** /**
   2:.\Ultra.c     ****  * @file    Ultra.c
   3:.\Ultra.c     ****  * @brief   Ultra sonic sensor method file
   4:.\Ultra.c     ****  * @details Timer period : 23320 | timer_clock: 800kHz
   5:.\Ultra.c     **** */
   6:.\Ultra.c     **** 
   7:.\Ultra.c     **** #include "Ultra.h"
   8:.\Ultra.c     **** 
   9:.\Ultra.c     **** uint16_t time = 0;
  10:.\Ultra.c     **** float distance = 0;
  11:.\Ultra.c     **** float cent = 0;
  12:.\Ultra.c     **** 
  13:.\Ultra.c     **** /**
  14:.\Ultra.c     **** * @brief    Systick Interrupt Handler
  15:.\Ultra.c     **** * @details  count system ticks to occur trigger
  16:.\Ultra.c     **** */
  17:.\Ultra.c     **** int cnt=0;
  18:.\Ultra.c     **** CY_ISR(SYS_ISR)
  19:.\Ultra.c     **** {
  27              		.loc 1 19 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  20:.\Ultra.c     ****     cnt++;
  35              		.loc 1 20 0
  36 0002 0C4A     		ldr	r2, .L6
  37 0004 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 2


  38 0006 0133     		adds	r3, r3, #1
  39 0008 1360     		str	r3, [r2]
  21:.\Ultra.c     ****   
  22:.\Ultra.c     ****     if(cnt==1)
  40              		.loc 1 22 0
  41 000a 012B     		cmp	r3, #1
  42 000c 03D1     		bne	.L2
  23:.\Ultra.c     ****        Trig_Write(1);           // Trigger High
  43              		.loc 1 23 0
  44 000e 0120     		movs	r0, #1
  45 0010 FFF7FEFF 		bl	Trig_Write
  46              	.LVL0:
  47 0014 08BD     		pop	{r3, pc}
  48              	.L2:
  24:.\Ultra.c     ****     else if(cnt==100)
  49              		.loc 1 24 0
  50 0016 642B     		cmp	r3, #100
  51 0018 03D1     		bne	.L4
  25:.\Ultra.c     ****         Trig_Write(0);           // Trigger Low
  52              		.loc 1 25 0
  53 001a 0020     		movs	r0, #0
  54 001c FFF7FEFF 		bl	Trig_Write
  55              	.LVL1:
  56 0020 08BD     		pop	{r3, pc}
  57              	.L4:
  26:.\Ultra.c     ****     else if(cnt==1100)
  58              		.loc 1 26 0
  59 0022 40F24C42 		movw	r2, #1100
  60 0026 9342     		cmp	r3, r2
  61 0028 02D1     		bne	.L1
  27:.\Ultra.c     ****         cnt=0;  
  62              		.loc 1 27 0
  63 002a 0022     		movs	r2, #0
  64 002c 014B     		ldr	r3, .L6
  65 002e 1A60     		str	r2, [r3]
  66              	.L1:
  67 0030 08BD     		pop	{r3, pc}
  68              	.L7:
  69 0032 00BF     		.align	2
  70              	.L6:
  71 0034 00000000 		.word	.LANCHOR0
  72              		.cfi_endproc
  73              	.LFE63:
  74              		.size	SYS_ISR, .-SYS_ISR
  75              		.global	__aeabi_ui2f
  76              		.global	__aeabi_fdiv
  77              		.global	__aeabi_fsub
  78              		.global	__aeabi_fmul
  79              		.global	__aeabi_f2iz
  80              		.section	.text.ultra_isr_handler,"ax",%progbits
  81              		.align	2
  82              		.global	ultra_isr_handler
  83              		.thumb
  84              		.thumb_func
  85              		.type	ultra_isr_handler, %function
  86              	ultra_isr_handler:
  87              	.LFB64:
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 3


  28:.\Ultra.c     **** }
  29:.\Ultra.c     **** 
  30:.\Ultra.c     **** 
  31:.\Ultra.c     **** /**
  32:.\Ultra.c     **** * @brief    Ultra Sonic Sensor Interrupt Handler
  33:.\Ultra.c     **** * @details  measure reflecting time to decide distance between Zumobot and obstacle
  34:.\Ultra.c     **** */
  35:.\Ultra.c     **** CY_ISR(ultra_isr_handler)
  36:.\Ultra.c     **** {
  88              		.loc 1 36 0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92 0000 38B5     		push	{r3, r4, r5, lr}
  93              		.cfi_def_cfa_offset 16
  94              		.cfi_offset 3, -16
  95              		.cfi_offset 4, -12
  96              		.cfi_offset 5, -8
  97              		.cfi_offset 14, -4
  37:.\Ultra.c     ****     Timer_Stop();
  98              		.loc 1 37 0
  99 0002 FFF7FEFF 		bl	Timer_Stop
 100              	.LVL2:
  38:.\Ultra.c     ****     
  39:.\Ultra.c     ****     Timer_ReadStatusRegister();
 101              		.loc 1 39 0
 102 0006 FFF7FEFF 		bl	Timer_ReadStatusRegister
 103              	.LVL3:
  40:.\Ultra.c     ****     
  41:.\Ultra.c     ****     if(!Echo_Read()) {
 104              		.loc 1 41 0
 105 000a FFF7FEFF 		bl	Echo_Read
 106              	.LVL4:
 107 000e 10BB     		cbnz	r0, .L9
  42:.\Ultra.c     ****         time = Timer_ReadCounter();             // Read counter value of Timer
 108              		.loc 1 42 0
 109 0010 FFF7FEFF 		bl	Timer_ReadCounter
 110              	.LVL5:
 111 0014 0546     		mov	r5, r0
 112 0016 134C     		ldr	r4, .L12
 113 0018 A080     		strh	r0, [r4, #4]	@ movhi
  43:.\Ultra.c     ****         
  44:.\Ultra.c     ****         distance = (float)time / 58;            // us / 58 = centimeters
 114              		.loc 1 44 0
 115 001a FFF7FEFF 		bl	__aeabi_ui2f
 116              	.LVL6:
 117 001e 1249     		ldr	r1, .L12+4
 118 0020 FFF7FEFF 		bl	__aeabi_fdiv
 119              	.LVL7:
 120 0024 A060     		str	r0, [r4, #8]	@ float
  45:.\Ultra.c     ****         cent = 5 * (distance - 16) / 4;         // calibration for this Timer(800 kHz)
 121              		.loc 1 45 0
 122 0026 4FF08341 		mov	r1, #1098907648
 123 002a FFF7FEFF 		bl	__aeabi_fsub
 124              	.LVL8:
 125 002e 0F49     		ldr	r1, .L12+8
 126 0030 FFF7FEFF 		bl	__aeabi_fmul
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 4


 127              	.LVL9:
 128 0034 4FF07A51 		mov	r1, #1048576000
 129 0038 FFF7FEFF 		bl	__aeabi_fmul
 130              	.LVL10:
 131 003c E060     		str	r0, [r4, #12]	@ float
  46:.\Ultra.c     ****         printf("i = %6d, distance = %4d                \r\n", time, (int)cent);
 132              		.loc 1 46 0
 133 003e FFF7FEFF 		bl	__aeabi_f2iz
 134              	.LVL11:
 135 0042 0246     		mov	r2, r0
 136 0044 0A48     		ldr	r0, .L12+12
 137 0046 2946     		mov	r1, r5
 138 0048 FFF7FEFF 		bl	printf
 139              	.LVL12:
  47:.\Ultra.c     ****         Timer_WriteCounter(0xFFFF);             // Counter initialization
 140              		.loc 1 47 0
 141 004c 4FF6FF70 		movw	r0, #65535
 142 0050 FFF7FEFF 		bl	Timer_WriteCounter
 143              	.LVL13:
 144 0054 03E0     		b	.L10
 145              	.L9:
  48:.\Ultra.c     ****     }
  49:.\Ultra.c     ****     else {
  50:.\Ultra.c     ****          Timer_WriteCounter(0xFFFF);            // Counter initialization
 146              		.loc 1 50 0
 147 0056 4FF6FF70 		movw	r0, #65535
 148 005a FFF7FEFF 		bl	Timer_WriteCounter
 149              	.LVL14:
 150              	.L10:
  51:.\Ultra.c     ****     }
  52:.\Ultra.c     ****     Timer_Start();
 151              		.loc 1 52 0
 152 005e FFF7FEFF 		bl	Timer_Start
 153              	.LVL15:
 154 0062 38BD     		pop	{r3, r4, r5, pc}
 155              	.L13:
 156              		.align	2
 157              	.L12:
 158 0064 00000000 		.word	.LANCHOR0
 159 0068 00006842 		.word	1114112000
 160 006c 0000A040 		.word	1084227584
 161 0070 00000000 		.word	.LC0
 162              		.cfi_endproc
 163              	.LFE64:
 164              		.size	ultra_isr_handler, .-ultra_isr_handler
 165              		.section	.text.Ultra_Start,"ax",%progbits
 166              		.align	2
 167              		.global	Ultra_Start
 168              		.thumb
 169              		.thumb_func
 170              		.type	Ultra_Start, %function
 171              	Ultra_Start:
 172              	.LFB65:
  53:.\Ultra.c     **** }
  54:.\Ultra.c     **** 
  55:.\Ultra.c     **** 
  56:.\Ultra.c     **** /**
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 5


  57:.\Ultra.c     **** * @brief    Start Ultra Sonic Sensor
  58:.\Ultra.c     **** * @details  
  59:.\Ultra.c     **** */
  60:.\Ultra.c     **** void Ultra_Start()
  61:.\Ultra.c     **** {
 173              		.loc 1 61 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177 0000 08B5     		push	{r3, lr}
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 3, -8
 180              		.cfi_offset 14, -4
  62:.\Ultra.c     ****     CyIntSetSysVector((SysTick_IRQn + 16), SYS_ISR);    // Map systick ISR to SYS_ISR
 181              		.loc 1 62 0
 182 0002 0F20     		movs	r0, #15
 183 0004 0A49     		ldr	r1, .L16
 184 0006 FFF7FEFF 		bl	CyIntSetSysVector
 185              	.LVL16:
 186              	.LBB8:
 187              	.LBB9:
 188              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.10
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     18. March 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  *
   7:Generated_Source\PSoC5/core_cm3.h ****  * @note
   8:Generated_Source\PSoC5/core_cm3.h ****  *
   9:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  10:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Generated_Source\PSoC5/core_cm3.h **** 
  12:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  13:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  22:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  23:Generated_Source\PSoC5/core_cm3.h ****    *
  24:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 6


  36:Generated_Source\PSoC5/core_cm3.h **** 
  37:Generated_Source\PSoC5/core_cm3.h **** 
  38:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __ICCARM__ )
  39:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Generated_Source\PSoC5/core_cm3.h **** #endif
  41:Generated_Source\PSoC5/core_cm3.h **** 
  42:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:Generated_Source\PSoC5/core_cm3.h **** 
  45:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  46:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  47:Generated_Source\PSoC5/core_cm3.h **** #endif
  48:Generated_Source\PSoC5/core_cm3.h **** 
  49:Generated_Source\PSoC5/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Generated_Source\PSoC5/core_cm3.h **** 
  52:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:Generated_Source\PSoC5/core_cm3.h **** 
  58:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:Generated_Source\PSoC5/core_cm3.h ****  */
  61:Generated_Source\PSoC5/core_cm3.h **** 
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  64:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  65:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  66:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup Cortex_M3
  67:Generated_Source\PSoC5/core_cm3.h ****   @{
  68:Generated_Source\PSoC5/core_cm3.h ****  */
  69:Generated_Source\PSoC5/core_cm3.h **** 
  70:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:Generated_Source\PSoC5/core_cm3.h **** 
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  80:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:Generated_Source\PSoC5/core_cm3.h **** 
  84:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:Generated_Source\PSoC5/core_cm3.h **** 
  89:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 7


  93:Generated_Source\PSoC5/core_cm3.h **** 
  94:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:Generated_Source\PSoC5/core_cm3.h **** 
  98:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:Generated_Source\PSoC5/core_cm3.h **** 
 103:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
 105:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:Generated_Source\PSoC5/core_cm3.h **** 
 109:Generated_Source\PSoC5/core_cm3.h **** #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 113:Generated_Source\PSoC5/core_cm3.h **** */
 114:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 117:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:Generated_Source\PSoC5/core_cm3.h ****   #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 122:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:Generated_Source\PSoC5/core_cm3.h ****   #endif
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 128:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:Generated_Source\PSoC5/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** #endif
 146:Generated_Source\PSoC5/core_cm3.h **** 
 147:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:Generated_Source\PSoC5/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 8


 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 152:Generated_Source\PSoC5/core_cm3.h **** }
 153:Generated_Source\PSoC5/core_cm3.h **** #endif
 154:Generated_Source\PSoC5/core_cm3.h **** 
 155:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:Generated_Source\PSoC5/core_cm3.h **** 
 157:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:Generated_Source\PSoC5/core_cm3.h **** 
 159:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:Generated_Source\PSoC5/core_cm3.h **** 
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 164:Generated_Source\PSoC5/core_cm3.h **** #endif
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 167:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 169:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200
 170:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:Generated_Source\PSoC5/core_cm3.h ****   #endif
 172:Generated_Source\PSoC5/core_cm3.h **** 
 173:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0
 175:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:Generated_Source\PSoC5/core_cm3.h ****   #endif
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:Generated_Source\PSoC5/core_cm3.h ****   #endif
 182:Generated_Source\PSoC5/core_cm3.h **** 
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** #endif
 188:Generated_Source\PSoC5/core_cm3.h **** 
 189:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:Generated_Source\PSoC5/core_cm3.h **** /**
 191:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:Generated_Source\PSoC5/core_cm3.h **** */
 197:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 198:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:Generated_Source\PSoC5/core_cm3.h **** #else
 200:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:Generated_Source\PSoC5/core_cm3.h **** #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:Generated_Source\PSoC5/core_cm3.h **** 
 205:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 9


 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h **** 
 209:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 210:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 211:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 212:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 213:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 214:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 215:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 216:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 217:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 218:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 219:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:Generated_Source\PSoC5/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:Generated_Source\PSoC5/core_cm3.h **** */
 222:Generated_Source\PSoC5/core_cm3.h **** 
 223:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:Generated_Source\PSoC5/core_cm3.h ****     \brief  Core Register type definitions.
 226:Generated_Source\PSoC5/core_cm3.h ****   @{
 227:Generated_Source\PSoC5/core_cm3.h ****  */
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:Generated_Source\PSoC5/core_cm3.h ****  */
 231:Generated_Source\PSoC5/core_cm3.h **** typedef union
 232:Generated_Source\PSoC5/core_cm3.h **** {
 233:Generated_Source\PSoC5/core_cm3.h ****   struct
 234:Generated_Source\PSoC5/core_cm3.h ****   {
 235:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 244:Generated_Source\PSoC5/core_cm3.h **** 
 245:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 246:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:Generated_Source\PSoC5/core_cm3.h **** 
 249:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:Generated_Source\PSoC5/core_cm3.h **** 
 255:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:Generated_Source\PSoC5/core_cm3.h **** 
 258:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:Generated_Source\PSoC5/core_cm3.h **** 
 261:Generated_Source\PSoC5/core_cm3.h **** 
 262:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 10


 264:Generated_Source\PSoC5/core_cm3.h **** typedef union
 265:Generated_Source\PSoC5/core_cm3.h **** {
 266:Generated_Source\PSoC5/core_cm3.h ****   struct
 267:Generated_Source\PSoC5/core_cm3.h ****   {
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 273:Generated_Source\PSoC5/core_cm3.h **** 
 274:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 275:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 276:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:Generated_Source\PSoC5/core_cm3.h ****  */
 281:Generated_Source\PSoC5/core_cm3.h **** typedef union
 282:Generated_Source\PSoC5/core_cm3.h **** {
 283:Generated_Source\PSoC5/core_cm3.h ****   struct
 284:Generated_Source\PSoC5/core_cm3.h ****   {
 285:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:Generated_Source\PSoC5/core_cm3.h **** 
 305:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:Generated_Source\PSoC5/core_cm3.h **** 
 308:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:Generated_Source\PSoC5/core_cm3.h **** 
 311:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:Generated_Source\PSoC5/core_cm3.h **** 
 314:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:Generated_Source\PSoC5/core_cm3.h **** 
 317:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:Generated_Source\PSoC5/core_cm3.h **** 
 320:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 11


 321:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** 
 324:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:Generated_Source\PSoC5/core_cm3.h ****  */
 326:Generated_Source\PSoC5/core_cm3.h **** typedef union
 327:Generated_Source\PSoC5/core_cm3.h **** {
 328:Generated_Source\PSoC5/core_cm3.h ****   struct
 329:Generated_Source\PSoC5/core_cm3.h ****   {
 330:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
 333:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 336:Generated_Source\PSoC5/core_cm3.h **** 
 337:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 338:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:Generated_Source\PSoC5/core_cm3.h **** 
 341:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:Generated_Source\PSoC5/core_cm3.h **** 
 344:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:Generated_Source\PSoC5/core_cm3.h **** 
 346:Generated_Source\PSoC5/core_cm3.h **** 
 347:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:Generated_Source\PSoC5/core_cm3.h ****   @{
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** 
 353:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:Generated_Source\PSoC5/core_cm3.h ****  */
 355:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 356:Generated_Source\PSoC5/core_cm3.h **** {
 357:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[24];
 359:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RSERVED1[24];
 361:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[24];
 363:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[24];
 365:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[56];
 367:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[644];
 369:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:Generated_Source\PSoC5/core_cm3.h **** 
 376:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 12


 378:Generated_Source\PSoC5/core_cm3.h **** 
 379:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:Generated_Source\PSoC5/core_cm3.h ****   @{
 383:Generated_Source\PSoC5/core_cm3.h ****  */
 384:Generated_Source\PSoC5/core_cm3.h **** 
 385:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:Generated_Source\PSoC5/core_cm3.h ****  */
 387:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 388:Generated_Source\PSoC5/core_cm3.h **** {
 389:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 390:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:Generated_Source\PSoC5/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[5];
 409:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 411:Generated_Source\PSoC5/core_cm3.h **** 
 412:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 413:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** 
 416:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** 
 419:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** 
 422:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** 
 425:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** 
 428:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 13


 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:Generated_Source\PSoC5/core_cm3.h **** 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:Generated_Source\PSoC5/core_cm3.h **** 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:Generated_Source\PSoC5/core_cm3.h **** 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** 
 459:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #else
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #endif
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:Generated_Source\PSoC5/core_cm3.h **** 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 14


 492:Generated_Source\PSoC5/core_cm3.h **** 
 493:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** 
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** 
 500:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** 
 503:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** 
 510:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** 
 513:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** 
 516:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** 
 519:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** 
 522:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 15


 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** 
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** 
 575:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** 
 579:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** 
 582:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** 
 585:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** 
 598:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** 
 601:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:Generated_Source\PSoC5/core_cm3.h **** 
 603:Generated_Source\PSoC5/core_cm3.h **** 
 604:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 16


 606:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:Generated_Source\PSoC5/core_cm3.h ****   @{
 608:Generated_Source\PSoC5/core_cm3.h ****  */
 609:Generated_Source\PSoC5/core_cm3.h **** 
 610:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:Generated_Source\PSoC5/core_cm3.h ****  */
 612:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 613:Generated_Source\PSoC5/core_cm3.h **** {
 614:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
 615:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 618:Generated_Source\PSoC5/core_cm3.h **** #else
 619:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 620:Generated_Source\PSoC5/core_cm3.h **** #endif
 621:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 622:Generated_Source\PSoC5/core_cm3.h **** 
 623:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:Generated_Source\PSoC5/core_cm3.h **** 
 627:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:Generated_Source\PSoC5/core_cm3.h **** 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:Generated_Source\PSoC5/core_cm3.h **** 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:Generated_Source\PSoC5/core_cm3.h **** 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:Generated_Source\PSoC5/core_cm3.h **** 
 638:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:Generated_Source\PSoC5/core_cm3.h ****   @{
 645:Generated_Source\PSoC5/core_cm3.h ****  */
 646:Generated_Source\PSoC5/core_cm3.h **** 
 647:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 650:Generated_Source\PSoC5/core_cm3.h **** {
 651:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 656:Generated_Source\PSoC5/core_cm3.h **** 
 657:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 17


 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 671:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 672:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:Generated_Source\PSoC5/core_cm3.h **** 
 674:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 675:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:Generated_Source\PSoC5/core_cm3.h **** 
 678:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:Generated_Source\PSoC5/core_cm3.h **** 
 685:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:Generated_Source\PSoC5/core_cm3.h **** 
 688:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:Generated_Source\PSoC5/core_cm3.h **** 
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:Generated_Source\PSoC5/core_cm3.h ****   @{
 695:Generated_Source\PSoC5/core_cm3.h ****  */
 696:Generated_Source\PSoC5/core_cm3.h **** 
 697:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:Generated_Source\PSoC5/core_cm3.h ****  */
 699:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 700:Generated_Source\PSoC5/core_cm3.h **** {
 701:Generated_Source\PSoC5/core_cm3.h ****   __O  union
 702:Generated_Source\PSoC5/core_cm3.h ****   {
 703:Generated_Source\PSoC5/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:Generated_Source\PSoC5/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:Generated_Source\PSoC5/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[864];
 708:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[15];
 710:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[15];
 712:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[29];
 714:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[43];
 718:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 18


 720:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[6];
 721:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 729:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 732:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 734:Generated_Source\PSoC5/core_cm3.h **** 
 735:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:Generated_Source\PSoC5/core_cm3.h **** 
 739:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:Generated_Source\PSoC5/core_cm3.h **** 
 743:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:Generated_Source\PSoC5/core_cm3.h **** 
 746:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:Generated_Source\PSoC5/core_cm3.h **** 
 749:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:Generated_Source\PSoC5/core_cm3.h **** 
 752:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:Generated_Source\PSoC5/core_cm3.h **** 
 755:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:Generated_Source\PSoC5/core_cm3.h **** 
 758:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:Generated_Source\PSoC5/core_cm3.h **** 
 761:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:Generated_Source\PSoC5/core_cm3.h **** 
 764:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:Generated_Source\PSoC5/core_cm3.h **** 
 767:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 19


 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:Generated_Source\PSoC5/core_cm3.h **** 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:Generated_Source\PSoC5/core_cm3.h **** 
 789:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** 
 792:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:Generated_Source\PSoC5/core_cm3.h ****   @{
 796:Generated_Source\PSoC5/core_cm3.h ****  */
 797:Generated_Source\PSoC5/core_cm3.h **** 
 798:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:Generated_Source\PSoC5/core_cm3.h ****  */
 800:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 801:Generated_Source\PSoC5/core_cm3.h **** {
 802:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[1];
 814:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[1];
 818:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[1];
 822:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 828:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 20


 834:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:Generated_Source\PSoC5/core_cm3.h **** 
 840:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:Generated_Source\PSoC5/core_cm3.h **** 
 843:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:Generated_Source\PSoC5/core_cm3.h **** 
 846:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:Generated_Source\PSoC5/core_cm3.h **** 
 849:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:Generated_Source\PSoC5/core_cm3.h **** 
 852:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:Generated_Source\PSoC5/core_cm3.h **** 
 855:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:Generated_Source\PSoC5/core_cm3.h **** 
 858:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:Generated_Source\PSoC5/core_cm3.h **** 
 861:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:Generated_Source\PSoC5/core_cm3.h **** 
 864:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:Generated_Source\PSoC5/core_cm3.h **** 
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:Generated_Source\PSoC5/core_cm3.h **** 
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:Generated_Source\PSoC5/core_cm3.h **** 
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:Generated_Source\PSoC5/core_cm3.h **** 
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:Generated_Source\PSoC5/core_cm3.h **** 
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:Generated_Source\PSoC5/core_cm3.h **** 
 882:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:Generated_Source\PSoC5/core_cm3.h **** 
 886:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 21


 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:Generated_Source\PSoC5/core_cm3.h **** 
 894:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:Generated_Source\PSoC5/core_cm3.h **** 
 898:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:Generated_Source\PSoC5/core_cm3.h **** 
 906:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:Generated_Source\PSoC5/core_cm3.h **** 
 910:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:Generated_Source\PSoC5/core_cm3.h **** 
 913:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:Generated_Source\PSoC5/core_cm3.h **** 
 916:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:Generated_Source\PSoC5/core_cm3.h **** 
 919:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:Generated_Source\PSoC5/core_cm3.h **** 
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:Generated_Source\PSoC5/core_cm3.h **** 
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:Generated_Source\PSoC5/core_cm3.h **** 
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:Generated_Source\PSoC5/core_cm3.h **** 
 934:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:Generated_Source\PSoC5/core_cm3.h ****   @{
 941:Generated_Source\PSoC5/core_cm3.h ****  */
 942:Generated_Source\PSoC5/core_cm3.h **** 
 943:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:Generated_Source\PSoC5/core_cm3.h ****  */
 945:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 946:Generated_Source\PSoC5/core_cm3.h **** {
 947:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 22


 948:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED0[2];
 950:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED1[55];
 952:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED2[131];
 954:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 957:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED3[759];
 958:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 960:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED4[1];
 962:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED5[39];
 966:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:Generated_Source\PSoC5/core_cm3.h ****        uint32_t RESERVED7[8];
 969:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
 972:Generated_Source\PSoC5/core_cm3.h **** 
 973:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:Generated_Source\PSoC5/core_cm3.h **** 
 977:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:Generated_Source\PSoC5/core_cm3.h **** 
 985:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:Generated_Source\PSoC5/core_cm3.h **** 
 988:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:Generated_Source\PSoC5/core_cm3.h **** 
 994:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:Generated_Source\PSoC5/core_cm3.h **** 
 998:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:Generated_Source\PSoC5/core_cm3.h **** 
1001:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 23


1005:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:Generated_Source\PSoC5/core_cm3.h **** 
1009:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:Generated_Source\PSoC5/core_cm3.h **** 
1012:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:Generated_Source\PSoC5/core_cm3.h **** 
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1017:Generated_Source\PSoC5/core_cm3.h **** 
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:Generated_Source\PSoC5/core_cm3.h **** 
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:Generated_Source\PSoC5/core_cm3.h **** 
1027:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:Generated_Source\PSoC5/core_cm3.h **** 
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:Generated_Source\PSoC5/core_cm3.h **** 
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:Generated_Source\PSoC5/core_cm3.h **** 
1053:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:Generated_Source\PSoC5/core_cm3.h **** 
1057:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 24


1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:Generated_Source\PSoC5/core_cm3.h **** 
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:Generated_Source\PSoC5/core_cm3.h **** 
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:Generated_Source\PSoC5/core_cm3.h **** 
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:Generated_Source\PSoC5/core_cm3.h **** 
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:Generated_Source\PSoC5/core_cm3.h **** 
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:Generated_Source\PSoC5/core_cm3.h **** 
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:Generated_Source\PSoC5/core_cm3.h ****   @{
1095:Generated_Source\PSoC5/core_cm3.h ****  */
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:Generated_Source\PSoC5/core_cm3.h ****  */
1099:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1100:Generated_Source\PSoC5/core_cm3.h **** {
1101:Generated_Source\PSoC5/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register */
1115:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:Generated_Source\PSoC5/core_cm3.h **** 
1118:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 25


1119:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:Generated_Source\PSoC5/core_cm3.h **** 
1121:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register */
1125:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:Generated_Source\PSoC5/core_cm3.h **** 
1128:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:Generated_Source\PSoC5/core_cm3.h **** 
1131:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:Generated_Source\PSoC5/core_cm3.h **** 
1134:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register */
1135:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register */
1139:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:Generated_Source\PSoC5/core_cm3.h **** 
1142:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:Generated_Source\PSoC5/core_cm3.h **** 
1145:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:Generated_Source\PSoC5/core_cm3.h **** 
1148:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:Generated_Source\PSoC5/core_cm3.h **** 
1152:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:Generated_Source\PSoC5/core_cm3.h **** 
1155:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:Generated_Source\PSoC5/core_cm3.h **** 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:Generated_Source\PSoC5/core_cm3.h **** 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:Generated_Source\PSoC5/core_cm3.h **** 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:Generated_Source\PSoC5/core_cm3.h **** 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:Generated_Source\PSoC5/core_cm3.h **** 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 26


1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:Generated_Source\PSoC5/core_cm3.h **** #endif
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** 
1183:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1185:Generated_Source\PSoC5/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:Generated_Source\PSoC5/core_cm3.h ****   @{
1187:Generated_Source\PSoC5/core_cm3.h ****  */
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:Generated_Source\PSoC5/core_cm3.h ****  */
1191:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1192:Generated_Source\PSoC5/core_cm3.h **** {
1193:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:Generated_Source\PSoC5/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:Generated_Source\PSoC5/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register */
1200:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 27


1233:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:Generated_Source\PSoC5/core_cm3.h **** 
1236:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register */
1237:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:Generated_Source\PSoC5/core_cm3.h **** 
1240:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:Generated_Source\PSoC5/core_cm3.h **** 
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:Generated_Source\PSoC5/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:Generated_Source\PSoC5/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:Generated_Source\PSoC5/core_cm3.h ****   @{
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 28


1290:Generated_Source\PSoC5/core_cm3.h ****  */
1291:Generated_Source\PSoC5/core_cm3.h **** 
1292:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1299:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:Generated_Source\PSoC5/core_cm3.h **** 
1302:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:Generated_Source\PSoC5/core_cm3.h **** 
1311:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:Generated_Source\PSoC5/core_cm3.h **** #endif
1315:Generated_Source\PSoC5/core_cm3.h **** 
1316:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** 
1319:Generated_Source\PSoC5/core_cm3.h **** 
1320:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1321:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1322:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1323:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1324:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1325:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1326:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1327:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1328:Generated_Source\PSoC5/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:Generated_Source\PSoC5/core_cm3.h **** */
1330:Generated_Source\PSoC5/core_cm3.h **** 
1331:Generated_Source\PSoC5/core_cm3.h **** 
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:Generated_Source\PSoC5/core_cm3.h ****     @{
1338:Generated_Source\PSoC5/core_cm3.h ****  */
1339:Generated_Source\PSoC5/core_cm3.h **** 
1340:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Priority Grouping
1341:Generated_Source\PSoC5/core_cm3.h **** 
1342:Generated_Source\PSoC5/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:Generated_Source\PSoC5/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:Generated_Source\PSoC5/core_cm3.h ****   Only values from 0..7 are used.
1345:Generated_Source\PSoC5/core_cm3.h ****   In case of a conflict between priority grouping and available
1346:Generated_Source\PSoC5/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 29


1347:Generated_Source\PSoC5/core_cm3.h **** 
1348:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:Generated_Source\PSoC5/core_cm3.h ****  */
1350:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:Generated_Source\PSoC5/core_cm3.h **** {
1352:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1353:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1356:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1359:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:Generated_Source\PSoC5/core_cm3.h **** }
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Priority Grouping
1365:Generated_Source\PSoC5/core_cm3.h **** 
1366:Generated_Source\PSoC5/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:Generated_Source\PSoC5/core_cm3.h **** 
1368:Generated_Source\PSoC5/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:Generated_Source\PSoC5/core_cm3.h ****  */
1370:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:Generated_Source\PSoC5/core_cm3.h **** {
1372:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:Generated_Source\PSoC5/core_cm3.h **** }
1374:Generated_Source\PSoC5/core_cm3.h **** 
1375:Generated_Source\PSoC5/core_cm3.h **** 
1376:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Enable External Interrupt
1377:Generated_Source\PSoC5/core_cm3.h **** 
1378:Generated_Source\PSoC5/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:Generated_Source\PSoC5/core_cm3.h **** 
1380:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:Generated_Source\PSoC5/core_cm3.h ****  */
1382:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:Generated_Source\PSoC5/core_cm3.h **** {
1384:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1385:Generated_Source\PSoC5/core_cm3.h **** }
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** 
1388:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Disable External Interrupt
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:Generated_Source\PSoC5/core_cm3.h **** 
1392:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:Generated_Source\PSoC5/core_cm3.h ****  */
1394:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:Generated_Source\PSoC5/core_cm3.h **** {
1396:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1397:Generated_Source\PSoC5/core_cm3.h **** }
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Pending Interrupt
1401:Generated_Source\PSoC5/core_cm3.h **** 
1402:Generated_Source\PSoC5/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:Generated_Source\PSoC5/core_cm3.h ****     for the specified interrupt.
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 30


1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:Generated_Source\PSoC5/core_cm3.h **** 
1407:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is pending.
1409:Generated_Source\PSoC5/core_cm3.h ****  */
1410:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:Generated_Source\PSoC5/core_cm3.h **** {
1412:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1413:Generated_Source\PSoC5/core_cm3.h **** }
1414:Generated_Source\PSoC5/core_cm3.h **** 
1415:Generated_Source\PSoC5/core_cm3.h **** 
1416:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Pending Interrupt
1417:Generated_Source\PSoC5/core_cm3.h **** 
1418:Generated_Source\PSoC5/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:Generated_Source\PSoC5/core_cm3.h **** 
1420:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:Generated_Source\PSoC5/core_cm3.h **** }
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h **** 
1428:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:Generated_Source\PSoC5/core_cm3.h **** 
1430:Generated_Source\PSoC5/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:Generated_Source\PSoC5/core_cm3.h **** 
1432:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:Generated_Source\PSoC5/core_cm3.h ****  */
1434:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:Generated_Source\PSoC5/core_cm3.h **** {
1436:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1437:Generated_Source\PSoC5/core_cm3.h **** }
1438:Generated_Source\PSoC5/core_cm3.h **** 
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Active Interrupt
1441:Generated_Source\PSoC5/core_cm3.h **** 
1442:Generated_Source\PSoC5/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1443:Generated_Source\PSoC5/core_cm3.h **** 
1444:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h ****     \return             0  Interrupt status is not active.
1447:Generated_Source\PSoC5/core_cm3.h ****     \return             1  Interrupt status is active.
1448:Generated_Source\PSoC5/core_cm3.h ****  */
1449:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1450:Generated_Source\PSoC5/core_cm3.h **** {
1451:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1452:Generated_Source\PSoC5/core_cm3.h **** }
1453:Generated_Source\PSoC5/core_cm3.h **** 
1454:Generated_Source\PSoC5/core_cm3.h **** 
1455:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Set Interrupt Priority
1456:Generated_Source\PSoC5/core_cm3.h **** 
1457:Generated_Source\PSoC5/core_cm3.h ****     The function sets the priority of an interrupt.
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1460:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 31


1461:Generated_Source\PSoC5/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1462:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  priority  Priority to set.
1463:Generated_Source\PSoC5/core_cm3.h ****  */
1464:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1465:Generated_Source\PSoC5/core_cm3.h **** {
1466:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1467:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1468:Generated_Source\PSoC5/core_cm3.h ****   }
1469:Generated_Source\PSoC5/core_cm3.h ****   else {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BIT
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Get Interrupt Priority
1476:Generated_Source\PSoC5/core_cm3.h **** 
1477:Generated_Source\PSoC5/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1478:Generated_Source\PSoC5/core_cm3.h ****     number can be positive to specify an external (device specific)
1479:Generated_Source\PSoC5/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1480:Generated_Source\PSoC5/core_cm3.h **** 
1481:Generated_Source\PSoC5/core_cm3.h **** 
1482:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1483:Generated_Source\PSoC5/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1484:Generated_Source\PSoC5/core_cm3.h ****                         priority bits of the microcontroller.
1485:Generated_Source\PSoC5/core_cm3.h ****  */
1486:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1487:Generated_Source\PSoC5/core_cm3.h **** {
1488:Generated_Source\PSoC5/core_cm3.h **** 
1489:Generated_Source\PSoC5/core_cm3.h ****   if((int32_t)IRQn < 0) {
1490:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8 - __NVIC_PRIO_BITS)))
1491:Generated_Source\PSoC5/core_cm3.h ****   }
1492:Generated_Source\PSoC5/core_cm3.h ****   else {
1493:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8 - __NVIC_PRIO_BITS)))
1494:Generated_Source\PSoC5/core_cm3.h ****   }
1495:Generated_Source\PSoC5/core_cm3.h **** }
1496:Generated_Source\PSoC5/core_cm3.h **** 
1497:Generated_Source\PSoC5/core_cm3.h **** 
1498:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Encode Priority
1499:Generated_Source\PSoC5/core_cm3.h **** 
1500:Generated_Source\PSoC5/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1501:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value, and subpriority value.
1502:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1503:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1504:Generated_Source\PSoC5/core_cm3.h **** 
1505:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1506:Generated_Source\PSoC5/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1507:Generated_Source\PSoC5/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1508:Generated_Source\PSoC5/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1509:Generated_Source\PSoC5/core_cm3.h ****  */
1510:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1511:Generated_Source\PSoC5/core_cm3.h **** {
1512:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1513:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1514:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1515:Generated_Source\PSoC5/core_cm3.h **** 
1516:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1517:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 32


1518:Generated_Source\PSoC5/core_cm3.h **** 
1519:Generated_Source\PSoC5/core_cm3.h ****   return (
1520:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1521:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1522:Generated_Source\PSoC5/core_cm3.h ****          );
1523:Generated_Source\PSoC5/core_cm3.h **** }
1524:Generated_Source\PSoC5/core_cm3.h **** 
1525:Generated_Source\PSoC5/core_cm3.h **** 
1526:Generated_Source\PSoC5/core_cm3.h **** /** \brief  Decode Priority
1527:Generated_Source\PSoC5/core_cm3.h **** 
1528:Generated_Source\PSoC5/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1529:Generated_Source\PSoC5/core_cm3.h ****     preemptive priority value and subpriority value.
1530:Generated_Source\PSoC5/core_cm3.h ****     In case of a conflict between priority grouping and available
1531:Generated_Source\PSoC5/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1532:Generated_Source\PSoC5/core_cm3.h **** 
1533:Generated_Source\PSoC5/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1534:Generated_Source\PSoC5/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1535:Generated_Source\PSoC5/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1536:Generated_Source\PSoC5/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1541:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1542:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1543:Generated_Source\PSoC5/core_cm3.h **** 
1544:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1545:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1548:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1549:Generated_Source\PSoC5/core_cm3.h **** }
1550:Generated_Source\PSoC5/core_cm3.h **** 
1551:Generated_Source\PSoC5/core_cm3.h **** 
1552:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Reset
1553:Generated_Source\PSoC5/core_cm3.h **** 
1554:Generated_Source\PSoC5/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1555:Generated_Source\PSoC5/core_cm3.h ****  */
1556:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1557:Generated_Source\PSoC5/core_cm3.h **** {
1558:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1559:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1560:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1561:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1562:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1563:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1564:Generated_Source\PSoC5/core_cm3.h ****   while(1) { __NOP(); }                                             /* wait until reset */
1565:Generated_Source\PSoC5/core_cm3.h **** }
1566:Generated_Source\PSoC5/core_cm3.h **** 
1567:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1568:Generated_Source\PSoC5/core_cm3.h **** 
1569:Generated_Source\PSoC5/core_cm3.h **** 
1570:Generated_Source\PSoC5/core_cm3.h **** 
1571:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1572:Generated_Source\PSoC5/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1573:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1574:Generated_Source\PSoC5/core_cm3.h ****     \brief      Functions that configure the System.
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 33


1575:Generated_Source\PSoC5/core_cm3.h ****   @{
1576:Generated_Source\PSoC5/core_cm3.h ****  */
1577:Generated_Source\PSoC5/core_cm3.h **** 
1578:Generated_Source\PSoC5/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1579:Generated_Source\PSoC5/core_cm3.h **** 
1580:Generated_Source\PSoC5/core_cm3.h **** /** \brief  System Tick Configuration
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1583:Generated_Source\PSoC5/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
1584:Generated_Source\PSoC5/core_cm3.h **** 
1585:Generated_Source\PSoC5/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1586:Generated_Source\PSoC5/core_cm3.h **** 
1587:Generated_Source\PSoC5/core_cm3.h ****     \return          0  Function succeeded.
1588:Generated_Source\PSoC5/core_cm3.h ****     \return          1  Function failed.
1589:Generated_Source\PSoC5/core_cm3.h **** 
1590:Generated_Source\PSoC5/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1591:Generated_Source\PSoC5/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1592:Generated_Source\PSoC5/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1593:Generated_Source\PSoC5/core_cm3.h **** 
1594:Generated_Source\PSoC5/core_cm3.h ****  */
1595:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1596:Generated_Source\PSoC5/core_cm3.h **** {
1597:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
1598:Generated_Source\PSoC5/core_cm3.h **** 
1599:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 189              		.loc 2 1599 0
 190 000a 0A4B     		ldr	r3, .L16+4
 191 000c 40F65F12 		movw	r2, #2399
 192 0010 5A60     		str	r2, [r3, #4]
 193              	.LVL17:
 194              	.LBB10:
 195              	.LBB11:
1467:Generated_Source\PSoC5/core_cm3.h ****   }
 196              		.loc 2 1467 0
 197 0012 E021     		movs	r1, #224
 198 0014 084A     		ldr	r2, .L16+8
 199 0016 82F82310 		strb	r1, [r2, #35]
 200              	.LBE11:
 201              	.LBE10:
1600:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1601:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 202              		.loc 2 1601 0
 203 001a 0022     		movs	r2, #0
 204 001c 9A60     		str	r2, [r3, #8]
1602:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 205              		.loc 2 1602 0
 206 001e 0722     		movs	r2, #7
 207 0020 1A60     		str	r2, [r3]
 208              	.LBE9:
 209              	.LBE8:
  63:.\Ultra.c     **** 	SysTick_Config(NUMBER_OF_TICKS);                    // Enable Systick Timer
  64:.\Ultra.c     ****     ultra_isr_StartEx(ultra_isr_handler);               // Start ultra sonic interrupt
 210              		.loc 1 64 0
 211 0022 0648     		ldr	r0, .L16+12
 212 0024 FFF7FEFF 		bl	ultra_isr_StartEx
 213              	.LVL18:
  65:.\Ultra.c     ****     Timer_Start();                                      // Start Timer
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 34


 214              		.loc 1 65 0
 215 0028 FFF7FEFF 		bl	Timer_Start
 216              	.LVL19:
 217 002c 08BD     		pop	{r3, pc}
 218              	.L17:
 219 002e 00BF     		.align	2
 220              	.L16:
 221 0030 00000000 		.word	SYS_ISR
 222 0034 10E000E0 		.word	-536813552
 223 0038 00ED00E0 		.word	-536810240
 224 003c 00000000 		.word	ultra_isr_handler
 225              		.cfi_endproc
 226              	.LFE65:
 227              		.size	Ultra_Start, .-Ultra_Start
 228              		.global	cnt
 229              		.global	cent
 230              		.global	distance
 231              		.global	time
 232              		.section	.rodata.str1.4,"aMS",%progbits,1
 233              		.align	2
 234              	.LC0:
 235 0000 69203D20 		.ascii	"i = %6d, distance = %4d                \015\012\000"
 235      2536642C 
 235      20646973 
 235      74616E63 
 235      65203D20 
 236 002a 0000     		.bss
 237              		.align	2
 238              		.set	.LANCHOR0,. + 0
 239              		.type	cnt, %object
 240              		.size	cnt, 4
 241              	cnt:
 242 0000 00000000 		.space	4
 243              		.type	time, %object
 244              		.size	time, 2
 245              	time:
 246 0004 0000     		.space	2
 247 0006 0000     		.space	2
 248              		.type	distance, %object
 249              		.size	distance, 4
 250              	distance:
 251 0008 00000000 		.space	4
 252              		.type	cent, %object
 253              		.size	cent, 4
 254              	cent:
 255 000c 00000000 		.space	4
 256              		.text
 257              	.Letext0:
 258              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 259              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 260              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 261              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 262              		.file 7 "Generated_Source\\PSoC5/Timer.h"
 263              		.file 8 "Generated_Source\\PSoC5/Echo.h"
 264              		.file 9 "Generated_Source\\PSoC5/Trig.h"
 265              		.file 10 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9
 266              		.file 11 "Generated_Source\\PSoC5/CyLib.h"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 35


 267              		.file 12 "Generated_Source\\PSoC5/ultra_isr.h"
 268              		.section	.debug_info,"",%progbits
 269              	.Ldebug_info0:
 270 0000 E6060000 		.4byte	0x6e6
 271 0004 0400     		.2byte	0x4
 272 0006 00000000 		.4byte	.Ldebug_abbrev0
 273 000a 04       		.byte	0x4
 274 000b 01       		.uleb128 0x1
 275 000c 82020000 		.4byte	.LASF84
 276 0010 01       		.byte	0x1
 277 0011 3C040000 		.4byte	.LASF85
 278 0015 45030000 		.4byte	.LASF86
 279 0019 00000000 		.4byte	.Ldebug_ranges0+0
 280 001d 00000000 		.4byte	0
 281 0021 00000000 		.4byte	.Ldebug_line0
 282 0025 02       		.uleb128 0x2
 283 0026 01       		.byte	0x1
 284 0027 06       		.byte	0x6
 285 0028 CD010000 		.4byte	.LASF0
 286 002c 03       		.uleb128 0x3
 287 002d 61010000 		.4byte	.LASF3
 288 0031 03       		.byte	0x3
 289 0032 1D       		.byte	0x1d
 290 0033 37000000 		.4byte	0x37
 291 0037 02       		.uleb128 0x2
 292 0038 01       		.byte	0x1
 293 0039 08       		.byte	0x8
 294 003a 82010000 		.4byte	.LASF1
 295 003e 02       		.uleb128 0x2
 296 003f 02       		.byte	0x2
 297 0040 05       		.byte	0x5
 298 0041 43000000 		.4byte	.LASF2
 299 0045 03       		.uleb128 0x3
 300 0046 8F000000 		.4byte	.LASF4
 301 004a 03       		.byte	0x3
 302 004b 2B       		.byte	0x2b
 303 004c 50000000 		.4byte	0x50
 304 0050 02       		.uleb128 0x2
 305 0051 02       		.byte	0x2
 306 0052 07       		.byte	0x7
 307 0053 61020000 		.4byte	.LASF5
 308 0057 03       		.uleb128 0x3
 309 0058 13040000 		.4byte	.LASF6
 310 005c 03       		.byte	0x3
 311 005d 3F       		.byte	0x3f
 312 005e 62000000 		.4byte	0x62
 313 0062 02       		.uleb128 0x2
 314 0063 04       		.byte	0x4
 315 0064 05       		.byte	0x5
 316 0065 51010000 		.4byte	.LASF7
 317 0069 03       		.uleb128 0x3
 318 006a F4030000 		.4byte	.LASF8
 319 006e 03       		.byte	0x3
 320 006f 41       		.byte	0x41
 321 0070 74000000 		.4byte	0x74
 322 0074 02       		.uleb128 0x2
 323 0075 04       		.byte	0x4
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 36


 324 0076 07       		.byte	0x7
 325 0077 C7030000 		.4byte	.LASF9
 326 007b 02       		.uleb128 0x2
 327 007c 08       		.byte	0x8
 328 007d 05       		.byte	0x5
 329 007e 1B010000 		.4byte	.LASF10
 330 0082 02       		.uleb128 0x2
 331 0083 08       		.byte	0x8
 332 0084 07       		.byte	0x7
 333 0085 E1010000 		.4byte	.LASF11
 334 0089 04       		.uleb128 0x4
 335 008a 04       		.byte	0x4
 336 008b 05       		.byte	0x5
 337 008c 696E7400 		.ascii	"int\000"
 338 0090 02       		.uleb128 0x2
 339 0091 04       		.byte	0x4
 340 0092 07       		.byte	0x7
 341 0093 01020000 		.4byte	.LASF12
 342 0097 03       		.uleb128 0x3
 343 0098 B9000000 		.4byte	.LASF13
 344 009c 04       		.byte	0x4
 345 009d 15       		.byte	0x15
 346 009e 2C000000 		.4byte	0x2c
 347 00a2 03       		.uleb128 0x3
 348 00a3 0E020000 		.4byte	.LASF14
 349 00a7 04       		.byte	0x4
 350 00a8 21       		.byte	0x21
 351 00a9 45000000 		.4byte	0x45
 352 00ad 03       		.uleb128 0x3
 353 00ae D9010000 		.4byte	.LASF15
 354 00b2 04       		.byte	0x4
 355 00b3 2C       		.byte	0x2c
 356 00b4 57000000 		.4byte	0x57
 357 00b8 03       		.uleb128 0x3
 358 00b9 F8010000 		.4byte	.LASF16
 359 00bd 04       		.byte	0x4
 360 00be 2D       		.byte	0x2d
 361 00bf 69000000 		.4byte	0x69
 362 00c3 05       		.uleb128 0x5
 363 00c4 DA000000 		.4byte	.LASF17
 364 00c8 05       		.byte	0x5
 365 00c9 3801     		.2byte	0x138
 366 00cb 37000000 		.4byte	0x37
 367 00cf 05       		.uleb128 0x5
 368 00d0 B2000000 		.4byte	.LASF18
 369 00d4 05       		.byte	0x5
 370 00d5 3901     		.2byte	0x139
 371 00d7 50000000 		.4byte	0x50
 372 00db 02       		.uleb128 0x2
 373 00dc 04       		.byte	0x4
 374 00dd 04       		.byte	0x4
 375 00de 07010000 		.4byte	.LASF19
 376 00e2 02       		.uleb128 0x2
 377 00e3 08       		.byte	0x8
 378 00e4 04       		.byte	0x4
 379 00e5 28040000 		.4byte	.LASF20
 380 00e9 02       		.uleb128 0x2
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 37


 381 00ea 01       		.byte	0x1
 382 00eb 08       		.byte	0x8
 383 00ec 74020000 		.4byte	.LASF21
 384 00f0 05       		.uleb128 0x5
 385 00f1 A7010000 		.4byte	.LASF22
 386 00f5 05       		.byte	0x5
 387 00f6 F401     		.2byte	0x1f4
 388 00f8 FC000000 		.4byte	0xfc
 389 00fc 06       		.uleb128 0x6
 390 00fd 04       		.byte	0x4
 391 00fe 02010000 		.4byte	0x102
 392 0102 07       		.uleb128 0x7
 393 0103 02       		.uleb128 0x2
 394 0104 04       		.byte	0x4
 395 0105 07       		.byte	0x7
 396 0106 4D000000 		.4byte	.LASF23
 397 010a 06       		.uleb128 0x6
 398 010b 04       		.byte	0x4
 399 010c 10010000 		.4byte	0x110
 400 0110 08       		.uleb128 0x8
 401 0111 E9000000 		.4byte	0xe9
 402 0115 09       		.uleb128 0x9
 403 0116 77000000 		.4byte	.LASF66
 404 011a 01       		.byte	0x1
 405 011b 06       		.byte	0x6
 406 011c 19       		.byte	0x19
 407 011d 58010000 		.4byte	0x158
 408 0121 0A       		.uleb128 0xa
 409 0122 FF030000 		.4byte	.LASF24
 410 0126 72       		.sleb128 -14
 411 0127 0A       		.uleb128 0xa
 412 0128 68000000 		.4byte	.LASF25
 413 012c 73       		.sleb128 -13
 414 012d 0A       		.uleb128 0xa
 415 012e D9030000 		.4byte	.LASF26
 416 0132 74       		.sleb128 -12
 417 0133 0A       		.uleb128 0xa
 418 0134 1D020000 		.4byte	.LASF27
 419 0138 75       		.sleb128 -11
 420 0139 0A       		.uleb128 0xa
 421 013a E5000000 		.4byte	.LASF28
 422 013e 76       		.sleb128 -10
 423 013f 0A       		.uleb128 0xa
 424 0140 43020000 		.4byte	.LASF29
 425 0144 7B       		.sleb128 -5
 426 0145 0A       		.uleb128 0xa
 427 0146 56000000 		.4byte	.LASF30
 428 014a 7C       		.sleb128 -4
 429 014b 0A       		.uleb128 0xa
 430 014c 39010000 		.4byte	.LASF31
 431 0150 7E       		.sleb128 -2
 432 0151 0A       		.uleb128 0xa
 433 0152 14000000 		.4byte	.LASF32
 434 0156 7F       		.sleb128 -1
 435 0157 00       		.byte	0
 436 0158 03       		.uleb128 0x3
 437 0159 B4010000 		.4byte	.LASF33
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 38


 438 015d 06       		.byte	0x6
 439 015e 27       		.byte	0x27
 440 015f 15010000 		.4byte	0x115
 441 0163 0B       		.uleb128 0xb
 442 0164 040E     		.2byte	0xe04
 443 0166 02       		.byte	0x2
 444 0167 6301     		.2byte	0x163
 445 0169 1F020000 		.4byte	0x21f
 446 016d 0C       		.uleb128 0xc
 447 016e 92030000 		.4byte	.LASF34
 448 0172 02       		.byte	0x2
 449 0173 6501     		.2byte	0x165
 450 0175 2F020000 		.4byte	0x22f
 451 0179 00       		.byte	0
 452 017a 0C       		.uleb128 0xc
 453 017b 3B030000 		.4byte	.LASF35
 454 017f 02       		.byte	0x2
 455 0180 6601     		.2byte	0x166
 456 0182 34020000 		.4byte	0x234
 457 0186 20       		.byte	0x20
 458 0187 0C       		.uleb128 0xc
 459 0188 EF030000 		.4byte	.LASF36
 460 018c 02       		.byte	0x2
 461 018d 6701     		.2byte	0x167
 462 018f 44020000 		.4byte	0x244
 463 0193 80       		.byte	0x80
 464 0194 0C       		.uleb128 0xc
 465 0195 12010000 		.4byte	.LASF37
 466 0199 02       		.byte	0x2
 467 019a 6801     		.2byte	0x168
 468 019c 34020000 		.4byte	0x234
 469 01a0 A0       		.byte	0xa0
 470 01a1 0D       		.uleb128 0xd
 471 01a2 31030000 		.4byte	.LASF38
 472 01a6 02       		.byte	0x2
 473 01a7 6901     		.2byte	0x169
 474 01a9 49020000 		.4byte	0x249
 475 01ad 0001     		.2byte	0x100
 476 01af 0D       		.uleb128 0xd
 477 01b0 97030000 		.4byte	.LASF39
 478 01b4 02       		.byte	0x2
 479 01b5 6A01     		.2byte	0x16a
 480 01b7 34020000 		.4byte	0x234
 481 01bb 2001     		.2byte	0x120
 482 01bd 0D       		.uleb128 0xd
 483 01be C8010000 		.4byte	.LASF40
 484 01c2 02       		.byte	0x2
 485 01c3 6B01     		.2byte	0x16b
 486 01c5 4E020000 		.4byte	0x24e
 487 01c9 8001     		.2byte	0x180
 488 01cb 0D       		.uleb128 0xd
 489 01cc A1030000 		.4byte	.LASF41
 490 01d0 02       		.byte	0x2
 491 01d1 6C01     		.2byte	0x16c
 492 01d3 34020000 		.4byte	0x234
 493 01d7 A001     		.2byte	0x1a0
 494 01d9 0D       		.uleb128 0xd
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 39


 495 01da 0F000000 		.4byte	.LASF42
 496 01de 02       		.byte	0x2
 497 01df 6D01     		.2byte	0x16d
 498 01e1 53020000 		.4byte	0x253
 499 01e5 0002     		.2byte	0x200
 500 01e7 0D       		.uleb128 0xd
 501 01e8 AB030000 		.4byte	.LASF43
 502 01ec 02       		.byte	0x2
 503 01ed 6E01     		.2byte	0x16e
 504 01ef 58020000 		.4byte	0x258
 505 01f3 2002     		.2byte	0x220
 506 01f5 0E       		.uleb128 0xe
 507 01f6 495000   		.ascii	"IP\000"
 508 01f9 02       		.byte	0x2
 509 01fa 6F01     		.2byte	0x16f
 510 01fc 78020000 		.4byte	0x278
 511 0200 0003     		.2byte	0x300
 512 0202 0D       		.uleb128 0xd
 513 0203 D0000000 		.4byte	.LASF44
 514 0207 02       		.byte	0x2
 515 0208 7001     		.2byte	0x170
 516 020a 7D020000 		.4byte	0x27d
 517 020e F003     		.2byte	0x3f0
 518 0210 0D       		.uleb128 0xd
 519 0211 E0000000 		.4byte	.LASF45
 520 0215 02       		.byte	0x2
 521 0216 7101     		.2byte	0x171
 522 0218 8E020000 		.4byte	0x28e
 523 021c 000E     		.2byte	0xe00
 524 021e 00       		.byte	0
 525 021f 0F       		.uleb128 0xf
 526 0220 B8000000 		.4byte	0xb8
 527 0224 2F020000 		.4byte	0x22f
 528 0228 10       		.uleb128 0x10
 529 0229 03010000 		.4byte	0x103
 530 022d 07       		.byte	0x7
 531 022e 00       		.byte	0
 532 022f 11       		.uleb128 0x11
 533 0230 1F020000 		.4byte	0x21f
 534 0234 0F       		.uleb128 0xf
 535 0235 B8000000 		.4byte	0xb8
 536 0239 44020000 		.4byte	0x244
 537 023d 10       		.uleb128 0x10
 538 023e 03010000 		.4byte	0x103
 539 0242 17       		.byte	0x17
 540 0243 00       		.byte	0
 541 0244 11       		.uleb128 0x11
 542 0245 1F020000 		.4byte	0x21f
 543 0249 11       		.uleb128 0x11
 544 024a 1F020000 		.4byte	0x21f
 545 024e 11       		.uleb128 0x11
 546 024f 1F020000 		.4byte	0x21f
 547 0253 11       		.uleb128 0x11
 548 0254 1F020000 		.4byte	0x21f
 549 0258 0F       		.uleb128 0xf
 550 0259 B8000000 		.4byte	0xb8
 551 025d 68020000 		.4byte	0x268
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 40


 552 0261 10       		.uleb128 0x10
 553 0262 03010000 		.4byte	0x103
 554 0266 37       		.byte	0x37
 555 0267 00       		.byte	0
 556 0268 0F       		.uleb128 0xf
 557 0269 97000000 		.4byte	0x97
 558 026d 78020000 		.4byte	0x278
 559 0271 10       		.uleb128 0x10
 560 0272 03010000 		.4byte	0x103
 561 0276 EF       		.byte	0xef
 562 0277 00       		.byte	0
 563 0278 11       		.uleb128 0x11
 564 0279 68020000 		.4byte	0x268
 565 027d 0F       		.uleb128 0xf
 566 027e B8000000 		.4byte	0xb8
 567 0282 8E020000 		.4byte	0x28e
 568 0286 12       		.uleb128 0x12
 569 0287 03010000 		.4byte	0x103
 570 028b 8302     		.2byte	0x283
 571 028d 00       		.byte	0
 572 028e 11       		.uleb128 0x11
 573 028f B8000000 		.4byte	0xb8
 574 0293 05       		.uleb128 0x5
 575 0294 BE010000 		.4byte	.LASF46
 576 0298 02       		.byte	0x2
 577 0299 7201     		.2byte	0x172
 578 029b 63010000 		.4byte	0x163
 579 029f 13       		.uleb128 0x13
 580 02a0 8C       		.byte	0x8c
 581 02a1 02       		.byte	0x2
 582 02a2 8301     		.2byte	0x183
 583 02a4 BA030000 		.4byte	0x3ba
 584 02a8 0C       		.uleb128 0xc
 585 02a9 22040000 		.4byte	.LASF47
 586 02ad 02       		.byte	0x2
 587 02ae 8501     		.2byte	0x185
 588 02b0 BA030000 		.4byte	0x3ba
 589 02b4 00       		.byte	0
 590 02b5 0C       		.uleb128 0xc
 591 02b6 0D010000 		.4byte	.LASF48
 592 02ba 02       		.byte	0x2
 593 02bb 8601     		.2byte	0x186
 594 02bd 8E020000 		.4byte	0x28e
 595 02c1 04       		.byte	0x4
 596 02c2 0C       		.uleb128 0xc
 597 02c3 2F010000 		.4byte	.LASF49
 598 02c7 02       		.byte	0x2
 599 02c8 8701     		.2byte	0x187
 600 02ca 8E020000 		.4byte	0x28e
 601 02ce 08       		.byte	0x8
 602 02cf 0C       		.uleb128 0xc
 603 02d0 A1010000 		.4byte	.LASF50
 604 02d4 02       		.byte	0x2
 605 02d5 8801     		.2byte	0x188
 606 02d7 8E020000 		.4byte	0x28e
 607 02db 0C       		.byte	0xc
 608 02dc 14       		.uleb128 0x14
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 41


 609 02dd 53435200 		.ascii	"SCR\000"
 610 02e1 02       		.byte	0x2
 611 02e2 8901     		.2byte	0x189
 612 02e4 8E020000 		.4byte	0x28e
 613 02e8 10       		.byte	0x10
 614 02e9 14       		.uleb128 0x14
 615 02ea 43435200 		.ascii	"CCR\000"
 616 02ee 02       		.byte	0x2
 617 02ef 8A01     		.2byte	0x18a
 618 02f1 8E020000 		.4byte	0x28e
 619 02f5 14       		.byte	0x14
 620 02f6 14       		.uleb128 0x14
 621 02f7 53485000 		.ascii	"SHP\000"
 622 02fb 02       		.byte	0x2
 623 02fc 8B01     		.2byte	0x18b
 624 02fe CF030000 		.4byte	0x3cf
 625 0302 18       		.byte	0x18
 626 0303 0C       		.uleb128 0xc
 627 0304 17020000 		.4byte	.LASF51
 628 0308 02       		.byte	0x2
 629 0309 8C01     		.2byte	0x18c
 630 030b 8E020000 		.4byte	0x28e
 631 030f 24       		.byte	0x24
 632 0310 0C       		.uleb128 0xc
 633 0311 6B010000 		.4byte	.LASF52
 634 0315 02       		.byte	0x2
 635 0316 8D01     		.2byte	0x18d
 636 0318 8E020000 		.4byte	0x28e
 637 031c 28       		.byte	0x28
 638 031d 0C       		.uleb128 0xc
 639 031e 83030000 		.4byte	.LASF53
 640 0322 02       		.byte	0x2
 641 0323 8E01     		.2byte	0x18e
 642 0325 8E020000 		.4byte	0x28e
 643 0329 2C       		.byte	0x2c
 644 032a 0C       		.uleb128 0xc
 645 032b 36030000 		.4byte	.LASF54
 646 032f 02       		.byte	0x2
 647 0330 8F01     		.2byte	0x18f
 648 0332 8E020000 		.4byte	0x28e
 649 0336 30       		.byte	0x30
 650 0337 0C       		.uleb128 0xc
 651 0338 3D020000 		.4byte	.LASF55
 652 033c 02       		.byte	0x2
 653 033d 9001     		.2byte	0x190
 654 033f 8E020000 		.4byte	0x28e
 655 0343 34       		.byte	0x34
 656 0344 0C       		.uleb128 0xc
 657 0345 34010000 		.4byte	.LASF56
 658 0349 02       		.byte	0x2
 659 034a 9101     		.2byte	0x191
 660 034c 8E020000 		.4byte	0x28e
 661 0350 38       		.byte	0x38
 662 0351 0C       		.uleb128 0xc
 663 0352 88030000 		.4byte	.LASF57
 664 0356 02       		.byte	0x2
 665 0357 9201     		.2byte	0x192
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 42


 666 0359 8E020000 		.4byte	0x28e
 667 035d 3C       		.byte	0x3c
 668 035e 14       		.uleb128 0x14
 669 035f 50465200 		.ascii	"PFR\000"
 670 0363 02       		.byte	0x2
 671 0364 9301     		.2byte	0x193
 672 0366 E4030000 		.4byte	0x3e4
 673 036a 40       		.byte	0x40
 674 036b 14       		.uleb128 0x14
 675 036c 44465200 		.ascii	"DFR\000"
 676 0370 02       		.byte	0x2
 677 0371 9401     		.2byte	0x194
 678 0373 BA030000 		.4byte	0x3ba
 679 0377 48       		.byte	0x48
 680 0378 14       		.uleb128 0x14
 681 0379 41445200 		.ascii	"ADR\000"
 682 037d 02       		.byte	0x2
 683 037e 9501     		.2byte	0x195
 684 0380 BA030000 		.4byte	0x3ba
 685 0384 4C       		.byte	0x4c
 686 0385 0C       		.uleb128 0xc
 687 0386 8D030000 		.4byte	.LASF58
 688 038a 02       		.byte	0x2
 689 038b 9601     		.2byte	0x196
 690 038d FE030000 		.4byte	0x3fe
 691 0391 50       		.byte	0x50
 692 0392 0C       		.uleb128 0xc
 693 0393 2C030000 		.4byte	.LASF59
 694 0397 02       		.byte	0x2
 695 0398 9701     		.2byte	0x197
 696 039a 18040000 		.4byte	0x418
 697 039e 60       		.byte	0x60
 698 039f 0C       		.uleb128 0xc
 699 03a0 3B030000 		.4byte	.LASF35
 700 03a4 02       		.byte	0x2
 701 03a5 9801     		.2byte	0x198
 702 03a7 08040000 		.4byte	0x408
 703 03ab 74       		.byte	0x74
 704 03ac 0C       		.uleb128 0xc
 705 03ad 46040000 		.4byte	.LASF60
 706 03b1 02       		.byte	0x2
 707 03b2 9901     		.2byte	0x199
 708 03b4 8E020000 		.4byte	0x28e
 709 03b8 88       		.byte	0x88
 710 03b9 00       		.byte	0
 711 03ba 08       		.uleb128 0x8
 712 03bb 8E020000 		.4byte	0x28e
 713 03bf 0F       		.uleb128 0xf
 714 03c0 97000000 		.4byte	0x97
 715 03c4 CF030000 		.4byte	0x3cf
 716 03c8 10       		.uleb128 0x10
 717 03c9 03010000 		.4byte	0x103
 718 03cd 0B       		.byte	0xb
 719 03ce 00       		.byte	0
 720 03cf 11       		.uleb128 0x11
 721 03d0 BF030000 		.4byte	0x3bf
 722 03d4 0F       		.uleb128 0xf
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 43


 723 03d5 B8000000 		.4byte	0xb8
 724 03d9 E4030000 		.4byte	0x3e4
 725 03dd 10       		.uleb128 0x10
 726 03de 03010000 		.4byte	0x103
 727 03e2 01       		.byte	0x1
 728 03e3 00       		.byte	0
 729 03e4 08       		.uleb128 0x8
 730 03e5 E9030000 		.4byte	0x3e9
 731 03e9 11       		.uleb128 0x11
 732 03ea D4030000 		.4byte	0x3d4
 733 03ee 0F       		.uleb128 0xf
 734 03ef B8000000 		.4byte	0xb8
 735 03f3 FE030000 		.4byte	0x3fe
 736 03f7 10       		.uleb128 0x10
 737 03f8 03010000 		.4byte	0x103
 738 03fc 03       		.byte	0x3
 739 03fd 00       		.byte	0
 740 03fe 08       		.uleb128 0x8
 741 03ff 03040000 		.4byte	0x403
 742 0403 11       		.uleb128 0x11
 743 0404 EE030000 		.4byte	0x3ee
 744 0408 0F       		.uleb128 0xf
 745 0409 B8000000 		.4byte	0xb8
 746 040d 18040000 		.4byte	0x418
 747 0411 10       		.uleb128 0x10
 748 0412 03010000 		.4byte	0x103
 749 0416 04       		.byte	0x4
 750 0417 00       		.byte	0
 751 0418 08       		.uleb128 0x8
 752 0419 1D040000 		.4byte	0x41d
 753 041d 11       		.uleb128 0x11
 754 041e 08040000 		.4byte	0x408
 755 0422 05       		.uleb128 0x5
 756 0423 00000000 		.4byte	.LASF61
 757 0427 02       		.byte	0x2
 758 0428 9A01     		.2byte	0x19a
 759 042a 9F020000 		.4byte	0x29f
 760 042e 13       		.uleb128 0x13
 761 042f 10       		.byte	0x10
 762 0430 02       		.byte	0x2
 763 0431 8902     		.2byte	0x289
 764 0433 6C040000 		.4byte	0x46c
 765 0437 0C       		.uleb128 0xc
 766 0438 A2000000 		.4byte	.LASF62
 767 043c 02       		.byte	0x2
 768 043d 8B02     		.2byte	0x28b
 769 043f 8E020000 		.4byte	0x28e
 770 0443 00       		.byte	0
 771 0444 0C       		.uleb128 0xc
 772 0445 1D040000 		.4byte	.LASF63
 773 0449 02       		.byte	0x2
 774 044a 8C02     		.2byte	0x28c
 775 044c 8E020000 		.4byte	0x28e
 776 0450 04       		.byte	0x4
 777 0451 14       		.uleb128 0x14
 778 0452 56414C00 		.ascii	"VAL\000"
 779 0456 02       		.byte	0x2
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 44


 780 0457 8D02     		.2byte	0x28d
 781 0459 8E020000 		.4byte	0x28e
 782 045d 08       		.byte	0x8
 783 045e 0C       		.uleb128 0xc
 784 045f 29010000 		.4byte	.LASF64
 785 0463 02       		.byte	0x2
 786 0464 8E02     		.2byte	0x28e
 787 0466 BA030000 		.4byte	0x3ba
 788 046a 0C       		.byte	0xc
 789 046b 00       		.byte	0
 790 046c 05       		.uleb128 0x5
 791 046d 54020000 		.4byte	.LASF65
 792 0471 02       		.byte	0x2
 793 0472 8F02     		.2byte	0x28f
 794 0474 2E040000 		.4byte	0x42e
 795 0478 15       		.uleb128 0x15
 796 0479 10030000 		.4byte	.LASF87
 797 047d 02       		.byte	0x2
 798 047e B805     		.2byte	0x5b8
 799 0480 03       		.byte	0x3
 800 0481 9E040000 		.4byte	0x49e
 801 0485 16       		.uleb128 0x16
 802 0486 77000000 		.4byte	.LASF66
 803 048a 02       		.byte	0x2
 804 048b B805     		.2byte	0x5b8
 805 048d 58010000 		.4byte	0x158
 806 0491 16       		.uleb128 0x16
 807 0492 3A000000 		.4byte	.LASF67
 808 0496 02       		.byte	0x2
 809 0497 B805     		.2byte	0x5b8
 810 0499 B8000000 		.4byte	0xb8
 811 049d 00       		.byte	0
 812 049e 17       		.uleb128 0x17
 813 049f C1000000 		.4byte	.LASF88
 814 04a3 02       		.byte	0x2
 815 04a4 3B06     		.2byte	0x63b
 816 04a6 B8000000 		.4byte	0xb8
 817 04aa 03       		.byte	0x3
 818 04ab BC040000 		.4byte	0x4bc
 819 04af 16       		.uleb128 0x16
 820 04b0 09000000 		.4byte	.LASF68
 821 04b4 02       		.byte	0x2
 822 04b5 3B06     		.2byte	0x63b
 823 04b7 B8000000 		.4byte	0xb8
 824 04bb 00       		.byte	0
 825 04bc 18       		.uleb128 0x18
 826 04bd 9A000000 		.4byte	.LASF69
 827 04c1 01       		.byte	0x1
 828 04c2 12       		.byte	0x12
 829 04c3 00000000 		.4byte	.LFB63
 830 04c7 38000000 		.4byte	.LFE63-.LFB63
 831 04cb 01       		.uleb128 0x1
 832 04cc 9C       		.byte	0x9c
 833 04cd F4040000 		.4byte	0x4f4
 834 04d1 19       		.uleb128 0x19
 835 04d2 14000000 		.4byte	.LVL0
 836 04d6 5B060000 		.4byte	0x65b
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 45


 837 04da E4040000 		.4byte	0x4e4
 838 04de 1A       		.uleb128 0x1a
 839 04df 01       		.uleb128 0x1
 840 04e0 50       		.byte	0x50
 841 04e1 01       		.uleb128 0x1
 842 04e2 31       		.byte	0x31
 843 04e3 00       		.byte	0
 844 04e4 1B       		.uleb128 0x1b
 845 04e5 20000000 		.4byte	.LVL1
 846 04e9 5B060000 		.4byte	0x65b
 847 04ed 1A       		.uleb128 0x1a
 848 04ee 01       		.uleb128 0x1
 849 04ef 50       		.byte	0x50
 850 04f0 01       		.uleb128 0x1
 851 04f1 30       		.byte	0x30
 852 04f2 00       		.byte	0
 853 04f3 00       		.byte	0
 854 04f4 1C       		.uleb128 0x1c
 855 04f5 2B020000 		.4byte	.LASF70
 856 04f9 01       		.byte	0x1
 857 04fa 23       		.byte	0x23
 858 04fb 00000000 		.4byte	.LFB64
 859 04ff 74000000 		.4byte	.LFE64-.LFB64
 860 0503 01       		.uleb128 0x1
 861 0504 9C       		.byte	0x9c
 862 0505 7C050000 		.4byte	0x57c
 863 0509 1D       		.uleb128 0x1d
 864 050a 06000000 		.4byte	.LVL2
 865 050e 6C060000 		.4byte	0x66c
 866 0512 1D       		.uleb128 0x1d
 867 0513 0A000000 		.4byte	.LVL3
 868 0517 73060000 		.4byte	0x673
 869 051b 1D       		.uleb128 0x1d
 870 051c 0E000000 		.4byte	.LVL4
 871 0520 7E060000 		.4byte	0x67e
 872 0524 1D       		.uleb128 0x1d
 873 0525 14000000 		.4byte	.LVL5
 874 0529 89060000 		.4byte	0x689
 875 052d 19       		.uleb128 0x19
 876 052e 4C000000 		.4byte	.LVL12
 877 0532 94060000 		.4byte	0x694
 878 0536 4A050000 		.4byte	0x54a
 879 053a 1A       		.uleb128 0x1a
 880 053b 01       		.uleb128 0x1
 881 053c 51       		.byte	0x51
 882 053d 02       		.uleb128 0x2
 883 053e 75       		.byte	0x75
 884 053f 00       		.sleb128 0
 885 0540 1A       		.uleb128 0x1a
 886 0541 01       		.uleb128 0x1
 887 0542 50       		.byte	0x50
 888 0543 05       		.uleb128 0x5
 889 0544 03       		.byte	0x3
 890 0545 00000000 		.4byte	.LC0
 891 0549 00       		.byte	0
 892 054a 19       		.uleb128 0x19
 893 054b 54000000 		.4byte	.LVL13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 46


 894 054f AA060000 		.4byte	0x6aa
 895 0553 5E050000 		.4byte	0x55e
 896 0557 1A       		.uleb128 0x1a
 897 0558 01       		.uleb128 0x1
 898 0559 50       		.byte	0x50
 899 055a 02       		.uleb128 0x2
 900 055b 09       		.byte	0x9
 901 055c FF       		.byte	0xff
 902 055d 00       		.byte	0
 903 055e 19       		.uleb128 0x19
 904 055f 5E000000 		.4byte	.LVL14
 905 0563 AA060000 		.4byte	0x6aa
 906 0567 72050000 		.4byte	0x572
 907 056b 1A       		.uleb128 0x1a
 908 056c 01       		.uleb128 0x1
 909 056d 50       		.byte	0x50
 910 056e 02       		.uleb128 0x2
 911 056f 09       		.byte	0x9
 912 0570 FF       		.byte	0xff
 913 0571 00       		.byte	0
 914 0572 1D       		.uleb128 0x1d
 915 0573 62000000 		.4byte	.LVL15
 916 0577 BB060000 		.4byte	0x6bb
 917 057b 00       		.byte	0
 918 057c 1E       		.uleb128 0x1e
 919 057d 95010000 		.4byte	.LASF89
 920 0581 01       		.byte	0x1
 921 0582 3C       		.byte	0x3c
 922 0583 00000000 		.4byte	.LFB65
 923 0587 40000000 		.4byte	.LFE65-.LFB65
 924 058b 01       		.uleb128 0x1
 925 058c 9C       		.byte	0x9c
 926 058d 06060000 		.4byte	0x606
 927 0591 1F       		.uleb128 0x1f
 928 0592 9E040000 		.4byte	0x49e
 929 0596 0A000000 		.4byte	.LBB8
 930 059a 18000000 		.4byte	.LBE8-.LBB8
 931 059e 01       		.byte	0x1
 932 059f 3F       		.byte	0x3f
 933 05a0 C9050000 		.4byte	0x5c9
 934 05a4 20       		.uleb128 0x20
 935 05a5 AF040000 		.4byte	0x4af
 936 05a9 6009     		.2byte	0x960
 937 05ab 21       		.uleb128 0x21
 938 05ac 78040000 		.4byte	0x478
 939 05b0 12000000 		.4byte	.LBB10
 940 05b4 08000000 		.4byte	.LBE10-.LBB10
 941 05b8 02       		.byte	0x2
 942 05b9 4006     		.2byte	0x640
 943 05bb 22       		.uleb128 0x22
 944 05bc 91040000 		.4byte	0x491
 945 05c0 07       		.byte	0x7
 946 05c1 23       		.uleb128 0x23
 947 05c2 85040000 		.4byte	0x485
 948 05c6 7F       		.sleb128 -1
 949 05c7 00       		.byte	0
 950 05c8 00       		.byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 47


 951 05c9 19       		.uleb128 0x19
 952 05ca 0A000000 		.4byte	.LVL16
 953 05ce C2060000 		.4byte	0x6c2
 954 05d2 E5050000 		.4byte	0x5e5
 955 05d6 1A       		.uleb128 0x1a
 956 05d7 01       		.uleb128 0x1
 957 05d8 51       		.byte	0x51
 958 05d9 05       		.uleb128 0x5
 959 05da 03       		.byte	0x3
 960 05db 00000000 		.4byte	SYS_ISR
 961 05df 1A       		.uleb128 0x1a
 962 05e0 01       		.uleb128 0x1
 963 05e1 50       		.byte	0x50
 964 05e2 01       		.uleb128 0x1
 965 05e3 3F       		.byte	0x3f
 966 05e4 00       		.byte	0
 967 05e5 19       		.uleb128 0x19
 968 05e6 28000000 		.4byte	.LVL18
 969 05ea DC060000 		.4byte	0x6dc
 970 05ee FC050000 		.4byte	0x5fc
 971 05f2 1A       		.uleb128 0x1a
 972 05f3 01       		.uleb128 0x1
 973 05f4 50       		.byte	0x50
 974 05f5 05       		.uleb128 0x5
 975 05f6 03       		.byte	0x3
 976 05f7 00000000 		.4byte	ultra_isr_handler
 977 05fb 00       		.byte	0
 978 05fc 1D       		.uleb128 0x1d
 979 05fd 2C000000 		.4byte	.LVL19
 980 0601 BB060000 		.4byte	0x6bb
 981 0605 00       		.byte	0
 982 0606 24       		.uleb128 0x24
 983 0607 2F040000 		.4byte	.LASF71
 984 060b 02       		.byte	0x2
 985 060c 5506     		.2byte	0x655
 986 060e 12060000 		.4byte	0x612
 987 0612 11       		.uleb128 0x11
 988 0613 AD000000 		.4byte	0xad
 989 0617 25       		.uleb128 0x25
 990 0618 4F020000 		.4byte	.LASF72
 991 061c 01       		.byte	0x1
 992 061d 09       		.byte	0x9
 993 061e A2000000 		.4byte	0xa2
 994 0622 05       		.uleb128 0x5
 995 0623 03       		.byte	0x3
 996 0624 00000000 		.4byte	time
 997 0628 25       		.uleb128 0x25
 998 0629 79020000 		.4byte	.LASF73
 999 062d 01       		.byte	0x1
 1000 062e 0A       		.byte	0xa
 1001 062f DB000000 		.4byte	0xdb
 1002 0633 05       		.uleb128 0x5
 1003 0634 03       		.byte	0x3
 1004 0635 00000000 		.4byte	distance
 1005 0639 25       		.uleb128 0x25
 1006 063a 90010000 		.4byte	.LASF74
 1007 063e 01       		.byte	0x1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 48


 1008 063f 0B       		.byte	0xb
 1009 0640 DB000000 		.4byte	0xdb
 1010 0644 05       		.uleb128 0x5
 1011 0645 03       		.byte	0x3
 1012 0646 00000000 		.4byte	cent
 1013 064a 26       		.uleb128 0x26
 1014 064b 636E7400 		.ascii	"cnt\000"
 1015 064f 01       		.byte	0x1
 1016 0650 11       		.byte	0x11
 1017 0651 89000000 		.4byte	0x89
 1018 0655 05       		.uleb128 0x5
 1019 0656 03       		.byte	0x3
 1020 0657 00000000 		.4byte	cnt
 1021 065b 27       		.uleb128 0x27
 1022 065c 21030000 		.4byte	.LASF78
 1023 0660 09       		.byte	0x9
 1024 0661 26       		.byte	0x26
 1025 0662 6C060000 		.4byte	0x66c
 1026 0666 28       		.uleb128 0x28
 1027 0667 C3000000 		.4byte	0xc3
 1028 066b 00       		.byte	0
 1029 066c 29       		.uleb128 0x29
 1030 066d A7000000 		.4byte	.LASF80
 1031 0671 07       		.byte	0x7
 1032 0672 5B       		.byte	0x5b
 1033 0673 2A       		.uleb128 0x2a
 1034 0674 21000000 		.4byte	.LASF75
 1035 0678 07       		.byte	0x7
 1036 0679 5E       		.byte	0x5e
 1037 067a C3000000 		.4byte	0xc3
 1038 067e 2A       		.uleb128 0x2a
 1039 067f 4C040000 		.4byte	.LASF76
 1040 0683 08       		.byte	0x8
 1041 0684 29       		.byte	0x29
 1042 0685 C3000000 		.4byte	0xc3
 1043 0689 2A       		.uleb128 0x2a
 1044 068a B5030000 		.4byte	.LASF77
 1045 068e 07       		.byte	0x7
 1046 068f 69       		.byte	0x69
 1047 0690 CF000000 		.4byte	0xcf
 1048 0694 2B       		.uleb128 0x2b
 1049 0695 5A010000 		.4byte	.LASF82
 1050 0699 0A       		.byte	0xa
 1051 069a B2       		.byte	0xb2
 1052 069b 89000000 		.4byte	0x89
 1053 069f AA060000 		.4byte	0x6aa
 1054 06a3 28       		.uleb128 0x28
 1055 06a4 0A010000 		.4byte	0x10a
 1056 06a8 2C       		.uleb128 0x2c
 1057 06a9 00       		.byte	0
 1058 06aa 27       		.uleb128 0x27
 1059 06ab 7C000000 		.4byte	.LASF79
 1060 06af 07       		.byte	0x7
 1061 06b0 6A       		.byte	0x6a
 1062 06b1 BB060000 		.4byte	0x6bb
 1063 06b5 28       		.uleb128 0x28
 1064 06b6 CF000000 		.4byte	0xcf
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 49


 1065 06ba 00       		.byte	0
 1066 06bb 29       		.uleb128 0x29
 1067 06bc 45010000 		.4byte	.LASF81
 1068 06c0 07       		.byte	0x7
 1069 06c1 5A       		.byte	0x5a
 1070 06c2 2B       		.uleb128 0x2b
 1071 06c3 70010000 		.4byte	.LASF83
 1072 06c7 0B       		.byte	0xb
 1073 06c8 85       		.byte	0x85
 1074 06c9 F0000000 		.4byte	0xf0
 1075 06cd DC060000 		.4byte	0x6dc
 1076 06d1 28       		.uleb128 0x28
 1077 06d2 C3000000 		.4byte	0xc3
 1078 06d6 28       		.uleb128 0x28
 1079 06d7 F0000000 		.4byte	0xf0
 1080 06db 00       		.byte	0
 1081 06dc 2D       		.uleb128 0x2d
 1082 06dd F5000000 		.4byte	.LASF90
 1083 06e1 0C       		.byte	0xc
 1084 06e2 18       		.byte	0x18
 1085 06e3 28       		.uleb128 0x28
 1086 06e4 F0000000 		.4byte	0xf0
 1087 06e8 00       		.byte	0
 1088 06e9 00       		.byte	0
 1089              		.section	.debug_abbrev,"",%progbits
 1090              	.Ldebug_abbrev0:
 1091 0000 01       		.uleb128 0x1
 1092 0001 11       		.uleb128 0x11
 1093 0002 01       		.byte	0x1
 1094 0003 25       		.uleb128 0x25
 1095 0004 0E       		.uleb128 0xe
 1096 0005 13       		.uleb128 0x13
 1097 0006 0B       		.uleb128 0xb
 1098 0007 03       		.uleb128 0x3
 1099 0008 0E       		.uleb128 0xe
 1100 0009 1B       		.uleb128 0x1b
 1101 000a 0E       		.uleb128 0xe
 1102 000b 55       		.uleb128 0x55
 1103 000c 17       		.uleb128 0x17
 1104 000d 11       		.uleb128 0x11
 1105 000e 01       		.uleb128 0x1
 1106 000f 10       		.uleb128 0x10
 1107 0010 17       		.uleb128 0x17
 1108 0011 00       		.byte	0
 1109 0012 00       		.byte	0
 1110 0013 02       		.uleb128 0x2
 1111 0014 24       		.uleb128 0x24
 1112 0015 00       		.byte	0
 1113 0016 0B       		.uleb128 0xb
 1114 0017 0B       		.uleb128 0xb
 1115 0018 3E       		.uleb128 0x3e
 1116 0019 0B       		.uleb128 0xb
 1117 001a 03       		.uleb128 0x3
 1118 001b 0E       		.uleb128 0xe
 1119 001c 00       		.byte	0
 1120 001d 00       		.byte	0
 1121 001e 03       		.uleb128 0x3
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 50


 1122 001f 16       		.uleb128 0x16
 1123 0020 00       		.byte	0
 1124 0021 03       		.uleb128 0x3
 1125 0022 0E       		.uleb128 0xe
 1126 0023 3A       		.uleb128 0x3a
 1127 0024 0B       		.uleb128 0xb
 1128 0025 3B       		.uleb128 0x3b
 1129 0026 0B       		.uleb128 0xb
 1130 0027 49       		.uleb128 0x49
 1131 0028 13       		.uleb128 0x13
 1132 0029 00       		.byte	0
 1133 002a 00       		.byte	0
 1134 002b 04       		.uleb128 0x4
 1135 002c 24       		.uleb128 0x24
 1136 002d 00       		.byte	0
 1137 002e 0B       		.uleb128 0xb
 1138 002f 0B       		.uleb128 0xb
 1139 0030 3E       		.uleb128 0x3e
 1140 0031 0B       		.uleb128 0xb
 1141 0032 03       		.uleb128 0x3
 1142 0033 08       		.uleb128 0x8
 1143 0034 00       		.byte	0
 1144 0035 00       		.byte	0
 1145 0036 05       		.uleb128 0x5
 1146 0037 16       		.uleb128 0x16
 1147 0038 00       		.byte	0
 1148 0039 03       		.uleb128 0x3
 1149 003a 0E       		.uleb128 0xe
 1150 003b 3A       		.uleb128 0x3a
 1151 003c 0B       		.uleb128 0xb
 1152 003d 3B       		.uleb128 0x3b
 1153 003e 05       		.uleb128 0x5
 1154 003f 49       		.uleb128 0x49
 1155 0040 13       		.uleb128 0x13
 1156 0041 00       		.byte	0
 1157 0042 00       		.byte	0
 1158 0043 06       		.uleb128 0x6
 1159 0044 0F       		.uleb128 0xf
 1160 0045 00       		.byte	0
 1161 0046 0B       		.uleb128 0xb
 1162 0047 0B       		.uleb128 0xb
 1163 0048 49       		.uleb128 0x49
 1164 0049 13       		.uleb128 0x13
 1165 004a 00       		.byte	0
 1166 004b 00       		.byte	0
 1167 004c 07       		.uleb128 0x7
 1168 004d 15       		.uleb128 0x15
 1169 004e 00       		.byte	0
 1170 004f 27       		.uleb128 0x27
 1171 0050 19       		.uleb128 0x19
 1172 0051 00       		.byte	0
 1173 0052 00       		.byte	0
 1174 0053 08       		.uleb128 0x8
 1175 0054 26       		.uleb128 0x26
 1176 0055 00       		.byte	0
 1177 0056 49       		.uleb128 0x49
 1178 0057 13       		.uleb128 0x13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 51


 1179 0058 00       		.byte	0
 1180 0059 00       		.byte	0
 1181 005a 09       		.uleb128 0x9
 1182 005b 04       		.uleb128 0x4
 1183 005c 01       		.byte	0x1
 1184 005d 03       		.uleb128 0x3
 1185 005e 0E       		.uleb128 0xe
 1186 005f 0B       		.uleb128 0xb
 1187 0060 0B       		.uleb128 0xb
 1188 0061 3A       		.uleb128 0x3a
 1189 0062 0B       		.uleb128 0xb
 1190 0063 3B       		.uleb128 0x3b
 1191 0064 0B       		.uleb128 0xb
 1192 0065 01       		.uleb128 0x1
 1193 0066 13       		.uleb128 0x13
 1194 0067 00       		.byte	0
 1195 0068 00       		.byte	0
 1196 0069 0A       		.uleb128 0xa
 1197 006a 28       		.uleb128 0x28
 1198 006b 00       		.byte	0
 1199 006c 03       		.uleb128 0x3
 1200 006d 0E       		.uleb128 0xe
 1201 006e 1C       		.uleb128 0x1c
 1202 006f 0D       		.uleb128 0xd
 1203 0070 00       		.byte	0
 1204 0071 00       		.byte	0
 1205 0072 0B       		.uleb128 0xb
 1206 0073 13       		.uleb128 0x13
 1207 0074 01       		.byte	0x1
 1208 0075 0B       		.uleb128 0xb
 1209 0076 05       		.uleb128 0x5
 1210 0077 3A       		.uleb128 0x3a
 1211 0078 0B       		.uleb128 0xb
 1212 0079 3B       		.uleb128 0x3b
 1213 007a 05       		.uleb128 0x5
 1214 007b 01       		.uleb128 0x1
 1215 007c 13       		.uleb128 0x13
 1216 007d 00       		.byte	0
 1217 007e 00       		.byte	0
 1218 007f 0C       		.uleb128 0xc
 1219 0080 0D       		.uleb128 0xd
 1220 0081 00       		.byte	0
 1221 0082 03       		.uleb128 0x3
 1222 0083 0E       		.uleb128 0xe
 1223 0084 3A       		.uleb128 0x3a
 1224 0085 0B       		.uleb128 0xb
 1225 0086 3B       		.uleb128 0x3b
 1226 0087 05       		.uleb128 0x5
 1227 0088 49       		.uleb128 0x49
 1228 0089 13       		.uleb128 0x13
 1229 008a 38       		.uleb128 0x38
 1230 008b 0B       		.uleb128 0xb
 1231 008c 00       		.byte	0
 1232 008d 00       		.byte	0
 1233 008e 0D       		.uleb128 0xd
 1234 008f 0D       		.uleb128 0xd
 1235 0090 00       		.byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 52


 1236 0091 03       		.uleb128 0x3
 1237 0092 0E       		.uleb128 0xe
 1238 0093 3A       		.uleb128 0x3a
 1239 0094 0B       		.uleb128 0xb
 1240 0095 3B       		.uleb128 0x3b
 1241 0096 05       		.uleb128 0x5
 1242 0097 49       		.uleb128 0x49
 1243 0098 13       		.uleb128 0x13
 1244 0099 38       		.uleb128 0x38
 1245 009a 05       		.uleb128 0x5
 1246 009b 00       		.byte	0
 1247 009c 00       		.byte	0
 1248 009d 0E       		.uleb128 0xe
 1249 009e 0D       		.uleb128 0xd
 1250 009f 00       		.byte	0
 1251 00a0 03       		.uleb128 0x3
 1252 00a1 08       		.uleb128 0x8
 1253 00a2 3A       		.uleb128 0x3a
 1254 00a3 0B       		.uleb128 0xb
 1255 00a4 3B       		.uleb128 0x3b
 1256 00a5 05       		.uleb128 0x5
 1257 00a6 49       		.uleb128 0x49
 1258 00a7 13       		.uleb128 0x13
 1259 00a8 38       		.uleb128 0x38
 1260 00a9 05       		.uleb128 0x5
 1261 00aa 00       		.byte	0
 1262 00ab 00       		.byte	0
 1263 00ac 0F       		.uleb128 0xf
 1264 00ad 01       		.uleb128 0x1
 1265 00ae 01       		.byte	0x1
 1266 00af 49       		.uleb128 0x49
 1267 00b0 13       		.uleb128 0x13
 1268 00b1 01       		.uleb128 0x1
 1269 00b2 13       		.uleb128 0x13
 1270 00b3 00       		.byte	0
 1271 00b4 00       		.byte	0
 1272 00b5 10       		.uleb128 0x10
 1273 00b6 21       		.uleb128 0x21
 1274 00b7 00       		.byte	0
 1275 00b8 49       		.uleb128 0x49
 1276 00b9 13       		.uleb128 0x13
 1277 00ba 2F       		.uleb128 0x2f
 1278 00bb 0B       		.uleb128 0xb
 1279 00bc 00       		.byte	0
 1280 00bd 00       		.byte	0
 1281 00be 11       		.uleb128 0x11
 1282 00bf 35       		.uleb128 0x35
 1283 00c0 00       		.byte	0
 1284 00c1 49       		.uleb128 0x49
 1285 00c2 13       		.uleb128 0x13
 1286 00c3 00       		.byte	0
 1287 00c4 00       		.byte	0
 1288 00c5 12       		.uleb128 0x12
 1289 00c6 21       		.uleb128 0x21
 1290 00c7 00       		.byte	0
 1291 00c8 49       		.uleb128 0x49
 1292 00c9 13       		.uleb128 0x13
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 53


 1293 00ca 2F       		.uleb128 0x2f
 1294 00cb 05       		.uleb128 0x5
 1295 00cc 00       		.byte	0
 1296 00cd 00       		.byte	0
 1297 00ce 13       		.uleb128 0x13
 1298 00cf 13       		.uleb128 0x13
 1299 00d0 01       		.byte	0x1
 1300 00d1 0B       		.uleb128 0xb
 1301 00d2 0B       		.uleb128 0xb
 1302 00d3 3A       		.uleb128 0x3a
 1303 00d4 0B       		.uleb128 0xb
 1304 00d5 3B       		.uleb128 0x3b
 1305 00d6 05       		.uleb128 0x5
 1306 00d7 01       		.uleb128 0x1
 1307 00d8 13       		.uleb128 0x13
 1308 00d9 00       		.byte	0
 1309 00da 00       		.byte	0
 1310 00db 14       		.uleb128 0x14
 1311 00dc 0D       		.uleb128 0xd
 1312 00dd 00       		.byte	0
 1313 00de 03       		.uleb128 0x3
 1314 00df 08       		.uleb128 0x8
 1315 00e0 3A       		.uleb128 0x3a
 1316 00e1 0B       		.uleb128 0xb
 1317 00e2 3B       		.uleb128 0x3b
 1318 00e3 05       		.uleb128 0x5
 1319 00e4 49       		.uleb128 0x49
 1320 00e5 13       		.uleb128 0x13
 1321 00e6 38       		.uleb128 0x38
 1322 00e7 0B       		.uleb128 0xb
 1323 00e8 00       		.byte	0
 1324 00e9 00       		.byte	0
 1325 00ea 15       		.uleb128 0x15
 1326 00eb 2E       		.uleb128 0x2e
 1327 00ec 01       		.byte	0x1
 1328 00ed 03       		.uleb128 0x3
 1329 00ee 0E       		.uleb128 0xe
 1330 00ef 3A       		.uleb128 0x3a
 1331 00f0 0B       		.uleb128 0xb
 1332 00f1 3B       		.uleb128 0x3b
 1333 00f2 05       		.uleb128 0x5
 1334 00f3 27       		.uleb128 0x27
 1335 00f4 19       		.uleb128 0x19
 1336 00f5 20       		.uleb128 0x20
 1337 00f6 0B       		.uleb128 0xb
 1338 00f7 01       		.uleb128 0x1
 1339 00f8 13       		.uleb128 0x13
 1340 00f9 00       		.byte	0
 1341 00fa 00       		.byte	0
 1342 00fb 16       		.uleb128 0x16
 1343 00fc 05       		.uleb128 0x5
 1344 00fd 00       		.byte	0
 1345 00fe 03       		.uleb128 0x3
 1346 00ff 0E       		.uleb128 0xe
 1347 0100 3A       		.uleb128 0x3a
 1348 0101 0B       		.uleb128 0xb
 1349 0102 3B       		.uleb128 0x3b
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 54


 1350 0103 05       		.uleb128 0x5
 1351 0104 49       		.uleb128 0x49
 1352 0105 13       		.uleb128 0x13
 1353 0106 00       		.byte	0
 1354 0107 00       		.byte	0
 1355 0108 17       		.uleb128 0x17
 1356 0109 2E       		.uleb128 0x2e
 1357 010a 01       		.byte	0x1
 1358 010b 03       		.uleb128 0x3
 1359 010c 0E       		.uleb128 0xe
 1360 010d 3A       		.uleb128 0x3a
 1361 010e 0B       		.uleb128 0xb
 1362 010f 3B       		.uleb128 0x3b
 1363 0110 05       		.uleb128 0x5
 1364 0111 27       		.uleb128 0x27
 1365 0112 19       		.uleb128 0x19
 1366 0113 49       		.uleb128 0x49
 1367 0114 13       		.uleb128 0x13
 1368 0115 20       		.uleb128 0x20
 1369 0116 0B       		.uleb128 0xb
 1370 0117 01       		.uleb128 0x1
 1371 0118 13       		.uleb128 0x13
 1372 0119 00       		.byte	0
 1373 011a 00       		.byte	0
 1374 011b 18       		.uleb128 0x18
 1375 011c 2E       		.uleb128 0x2e
 1376 011d 01       		.byte	0x1
 1377 011e 3F       		.uleb128 0x3f
 1378 011f 19       		.uleb128 0x19
 1379 0120 03       		.uleb128 0x3
 1380 0121 0E       		.uleb128 0xe
 1381 0122 3A       		.uleb128 0x3a
 1382 0123 0B       		.uleb128 0xb
 1383 0124 3B       		.uleb128 0x3b
 1384 0125 0B       		.uleb128 0xb
 1385 0126 27       		.uleb128 0x27
 1386 0127 19       		.uleb128 0x19
 1387 0128 11       		.uleb128 0x11
 1388 0129 01       		.uleb128 0x1
 1389 012a 12       		.uleb128 0x12
 1390 012b 06       		.uleb128 0x6
 1391 012c 40       		.uleb128 0x40
 1392 012d 18       		.uleb128 0x18
 1393 012e 9742     		.uleb128 0x2117
 1394 0130 19       		.uleb128 0x19
 1395 0131 01       		.uleb128 0x1
 1396 0132 13       		.uleb128 0x13
 1397 0133 00       		.byte	0
 1398 0134 00       		.byte	0
 1399 0135 19       		.uleb128 0x19
 1400 0136 898201   		.uleb128 0x4109
 1401 0139 01       		.byte	0x1
 1402 013a 11       		.uleb128 0x11
 1403 013b 01       		.uleb128 0x1
 1404 013c 31       		.uleb128 0x31
 1405 013d 13       		.uleb128 0x13
 1406 013e 01       		.uleb128 0x1
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 55


 1407 013f 13       		.uleb128 0x13
 1408 0140 00       		.byte	0
 1409 0141 00       		.byte	0
 1410 0142 1A       		.uleb128 0x1a
 1411 0143 8A8201   		.uleb128 0x410a
 1412 0146 00       		.byte	0
 1413 0147 02       		.uleb128 0x2
 1414 0148 18       		.uleb128 0x18
 1415 0149 9142     		.uleb128 0x2111
 1416 014b 18       		.uleb128 0x18
 1417 014c 00       		.byte	0
 1418 014d 00       		.byte	0
 1419 014e 1B       		.uleb128 0x1b
 1420 014f 898201   		.uleb128 0x4109
 1421 0152 01       		.byte	0x1
 1422 0153 11       		.uleb128 0x11
 1423 0154 01       		.uleb128 0x1
 1424 0155 31       		.uleb128 0x31
 1425 0156 13       		.uleb128 0x13
 1426 0157 00       		.byte	0
 1427 0158 00       		.byte	0
 1428 0159 1C       		.uleb128 0x1c
 1429 015a 2E       		.uleb128 0x2e
 1430 015b 01       		.byte	0x1
 1431 015c 3F       		.uleb128 0x3f
 1432 015d 19       		.uleb128 0x19
 1433 015e 03       		.uleb128 0x3
 1434 015f 0E       		.uleb128 0xe
 1435 0160 3A       		.uleb128 0x3a
 1436 0161 0B       		.uleb128 0xb
 1437 0162 3B       		.uleb128 0x3b
 1438 0163 0B       		.uleb128 0xb
 1439 0164 27       		.uleb128 0x27
 1440 0165 19       		.uleb128 0x19
 1441 0166 11       		.uleb128 0x11
 1442 0167 01       		.uleb128 0x1
 1443 0168 12       		.uleb128 0x12
 1444 0169 06       		.uleb128 0x6
 1445 016a 40       		.uleb128 0x40
 1446 016b 18       		.uleb128 0x18
 1447 016c 9642     		.uleb128 0x2116
 1448 016e 19       		.uleb128 0x19
 1449 016f 01       		.uleb128 0x1
 1450 0170 13       		.uleb128 0x13
 1451 0171 00       		.byte	0
 1452 0172 00       		.byte	0
 1453 0173 1D       		.uleb128 0x1d
 1454 0174 898201   		.uleb128 0x4109
 1455 0177 00       		.byte	0
 1456 0178 11       		.uleb128 0x11
 1457 0179 01       		.uleb128 0x1
 1458 017a 31       		.uleb128 0x31
 1459 017b 13       		.uleb128 0x13
 1460 017c 00       		.byte	0
 1461 017d 00       		.byte	0
 1462 017e 1E       		.uleb128 0x1e
 1463 017f 2E       		.uleb128 0x2e
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 56


 1464 0180 01       		.byte	0x1
 1465 0181 3F       		.uleb128 0x3f
 1466 0182 19       		.uleb128 0x19
 1467 0183 03       		.uleb128 0x3
 1468 0184 0E       		.uleb128 0xe
 1469 0185 3A       		.uleb128 0x3a
 1470 0186 0B       		.uleb128 0xb
 1471 0187 3B       		.uleb128 0x3b
 1472 0188 0B       		.uleb128 0xb
 1473 0189 11       		.uleb128 0x11
 1474 018a 01       		.uleb128 0x1
 1475 018b 12       		.uleb128 0x12
 1476 018c 06       		.uleb128 0x6
 1477 018d 40       		.uleb128 0x40
 1478 018e 18       		.uleb128 0x18
 1479 018f 9742     		.uleb128 0x2117
 1480 0191 19       		.uleb128 0x19
 1481 0192 01       		.uleb128 0x1
 1482 0193 13       		.uleb128 0x13
 1483 0194 00       		.byte	0
 1484 0195 00       		.byte	0
 1485 0196 1F       		.uleb128 0x1f
 1486 0197 1D       		.uleb128 0x1d
 1487 0198 01       		.byte	0x1
 1488 0199 31       		.uleb128 0x31
 1489 019a 13       		.uleb128 0x13
 1490 019b 11       		.uleb128 0x11
 1491 019c 01       		.uleb128 0x1
 1492 019d 12       		.uleb128 0x12
 1493 019e 06       		.uleb128 0x6
 1494 019f 58       		.uleb128 0x58
 1495 01a0 0B       		.uleb128 0xb
 1496 01a1 59       		.uleb128 0x59
 1497 01a2 0B       		.uleb128 0xb
 1498 01a3 01       		.uleb128 0x1
 1499 01a4 13       		.uleb128 0x13
 1500 01a5 00       		.byte	0
 1501 01a6 00       		.byte	0
 1502 01a7 20       		.uleb128 0x20
 1503 01a8 05       		.uleb128 0x5
 1504 01a9 00       		.byte	0
 1505 01aa 31       		.uleb128 0x31
 1506 01ab 13       		.uleb128 0x13
 1507 01ac 1C       		.uleb128 0x1c
 1508 01ad 05       		.uleb128 0x5
 1509 01ae 00       		.byte	0
 1510 01af 00       		.byte	0
 1511 01b0 21       		.uleb128 0x21
 1512 01b1 1D       		.uleb128 0x1d
 1513 01b2 01       		.byte	0x1
 1514 01b3 31       		.uleb128 0x31
 1515 01b4 13       		.uleb128 0x13
 1516 01b5 11       		.uleb128 0x11
 1517 01b6 01       		.uleb128 0x1
 1518 01b7 12       		.uleb128 0x12
 1519 01b8 06       		.uleb128 0x6
 1520 01b9 58       		.uleb128 0x58
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 57


 1521 01ba 0B       		.uleb128 0xb
 1522 01bb 59       		.uleb128 0x59
 1523 01bc 05       		.uleb128 0x5
 1524 01bd 00       		.byte	0
 1525 01be 00       		.byte	0
 1526 01bf 22       		.uleb128 0x22
 1527 01c0 05       		.uleb128 0x5
 1528 01c1 00       		.byte	0
 1529 01c2 31       		.uleb128 0x31
 1530 01c3 13       		.uleb128 0x13
 1531 01c4 1C       		.uleb128 0x1c
 1532 01c5 0B       		.uleb128 0xb
 1533 01c6 00       		.byte	0
 1534 01c7 00       		.byte	0
 1535 01c8 23       		.uleb128 0x23
 1536 01c9 05       		.uleb128 0x5
 1537 01ca 00       		.byte	0
 1538 01cb 31       		.uleb128 0x31
 1539 01cc 13       		.uleb128 0x13
 1540 01cd 1C       		.uleb128 0x1c
 1541 01ce 0D       		.uleb128 0xd
 1542 01cf 00       		.byte	0
 1543 01d0 00       		.byte	0
 1544 01d1 24       		.uleb128 0x24
 1545 01d2 34       		.uleb128 0x34
 1546 01d3 00       		.byte	0
 1547 01d4 03       		.uleb128 0x3
 1548 01d5 0E       		.uleb128 0xe
 1549 01d6 3A       		.uleb128 0x3a
 1550 01d7 0B       		.uleb128 0xb
 1551 01d8 3B       		.uleb128 0x3b
 1552 01d9 05       		.uleb128 0x5
 1553 01da 49       		.uleb128 0x49
 1554 01db 13       		.uleb128 0x13
 1555 01dc 3F       		.uleb128 0x3f
 1556 01dd 19       		.uleb128 0x19
 1557 01de 3C       		.uleb128 0x3c
 1558 01df 19       		.uleb128 0x19
 1559 01e0 00       		.byte	0
 1560 01e1 00       		.byte	0
 1561 01e2 25       		.uleb128 0x25
 1562 01e3 34       		.uleb128 0x34
 1563 01e4 00       		.byte	0
 1564 01e5 03       		.uleb128 0x3
 1565 01e6 0E       		.uleb128 0xe
 1566 01e7 3A       		.uleb128 0x3a
 1567 01e8 0B       		.uleb128 0xb
 1568 01e9 3B       		.uleb128 0x3b
 1569 01ea 0B       		.uleb128 0xb
 1570 01eb 49       		.uleb128 0x49
 1571 01ec 13       		.uleb128 0x13
 1572 01ed 3F       		.uleb128 0x3f
 1573 01ee 19       		.uleb128 0x19
 1574 01ef 02       		.uleb128 0x2
 1575 01f0 18       		.uleb128 0x18
 1576 01f1 00       		.byte	0
 1577 01f2 00       		.byte	0
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 58


 1578 01f3 26       		.uleb128 0x26
 1579 01f4 34       		.uleb128 0x34
 1580 01f5 00       		.byte	0
 1581 01f6 03       		.uleb128 0x3
 1582 01f7 08       		.uleb128 0x8
 1583 01f8 3A       		.uleb128 0x3a
 1584 01f9 0B       		.uleb128 0xb
 1585 01fa 3B       		.uleb128 0x3b
 1586 01fb 0B       		.uleb128 0xb
 1587 01fc 49       		.uleb128 0x49
 1588 01fd 13       		.uleb128 0x13
 1589 01fe 3F       		.uleb128 0x3f
 1590 01ff 19       		.uleb128 0x19
 1591 0200 02       		.uleb128 0x2
 1592 0201 18       		.uleb128 0x18
 1593 0202 00       		.byte	0
 1594 0203 00       		.byte	0
 1595 0204 27       		.uleb128 0x27
 1596 0205 2E       		.uleb128 0x2e
 1597 0206 01       		.byte	0x1
 1598 0207 3F       		.uleb128 0x3f
 1599 0208 19       		.uleb128 0x19
 1600 0209 03       		.uleb128 0x3
 1601 020a 0E       		.uleb128 0xe
 1602 020b 3A       		.uleb128 0x3a
 1603 020c 0B       		.uleb128 0xb
 1604 020d 3B       		.uleb128 0x3b
 1605 020e 0B       		.uleb128 0xb
 1606 020f 27       		.uleb128 0x27
 1607 0210 19       		.uleb128 0x19
 1608 0211 3C       		.uleb128 0x3c
 1609 0212 19       		.uleb128 0x19
 1610 0213 01       		.uleb128 0x1
 1611 0214 13       		.uleb128 0x13
 1612 0215 00       		.byte	0
 1613 0216 00       		.byte	0
 1614 0217 28       		.uleb128 0x28
 1615 0218 05       		.uleb128 0x5
 1616 0219 00       		.byte	0
 1617 021a 49       		.uleb128 0x49
 1618 021b 13       		.uleb128 0x13
 1619 021c 00       		.byte	0
 1620 021d 00       		.byte	0
 1621 021e 29       		.uleb128 0x29
 1622 021f 2E       		.uleb128 0x2e
 1623 0220 00       		.byte	0
 1624 0221 3F       		.uleb128 0x3f
 1625 0222 19       		.uleb128 0x19
 1626 0223 03       		.uleb128 0x3
 1627 0224 0E       		.uleb128 0xe
 1628 0225 3A       		.uleb128 0x3a
 1629 0226 0B       		.uleb128 0xb
 1630 0227 3B       		.uleb128 0x3b
 1631 0228 0B       		.uleb128 0xb
 1632 0229 27       		.uleb128 0x27
 1633 022a 19       		.uleb128 0x19
 1634 022b 3C       		.uleb128 0x3c
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 59


 1635 022c 19       		.uleb128 0x19
 1636 022d 00       		.byte	0
 1637 022e 00       		.byte	0
 1638 022f 2A       		.uleb128 0x2a
 1639 0230 2E       		.uleb128 0x2e
 1640 0231 00       		.byte	0
 1641 0232 3F       		.uleb128 0x3f
 1642 0233 19       		.uleb128 0x19
 1643 0234 03       		.uleb128 0x3
 1644 0235 0E       		.uleb128 0xe
 1645 0236 3A       		.uleb128 0x3a
 1646 0237 0B       		.uleb128 0xb
 1647 0238 3B       		.uleb128 0x3b
 1648 0239 0B       		.uleb128 0xb
 1649 023a 27       		.uleb128 0x27
 1650 023b 19       		.uleb128 0x19
 1651 023c 49       		.uleb128 0x49
 1652 023d 13       		.uleb128 0x13
 1653 023e 3C       		.uleb128 0x3c
 1654 023f 19       		.uleb128 0x19
 1655 0240 00       		.byte	0
 1656 0241 00       		.byte	0
 1657 0242 2B       		.uleb128 0x2b
 1658 0243 2E       		.uleb128 0x2e
 1659 0244 01       		.byte	0x1
 1660 0245 3F       		.uleb128 0x3f
 1661 0246 19       		.uleb128 0x19
 1662 0247 03       		.uleb128 0x3
 1663 0248 0E       		.uleb128 0xe
 1664 0249 3A       		.uleb128 0x3a
 1665 024a 0B       		.uleb128 0xb
 1666 024b 3B       		.uleb128 0x3b
 1667 024c 0B       		.uleb128 0xb
 1668 024d 27       		.uleb128 0x27
 1669 024e 19       		.uleb128 0x19
 1670 024f 49       		.uleb128 0x49
 1671 0250 13       		.uleb128 0x13
 1672 0251 3C       		.uleb128 0x3c
 1673 0252 19       		.uleb128 0x19
 1674 0253 01       		.uleb128 0x1
 1675 0254 13       		.uleb128 0x13
 1676 0255 00       		.byte	0
 1677 0256 00       		.byte	0
 1678 0257 2C       		.uleb128 0x2c
 1679 0258 18       		.uleb128 0x18
 1680 0259 00       		.byte	0
 1681 025a 00       		.byte	0
 1682 025b 00       		.byte	0
 1683 025c 2D       		.uleb128 0x2d
 1684 025d 2E       		.uleb128 0x2e
 1685 025e 01       		.byte	0x1
 1686 025f 3F       		.uleb128 0x3f
 1687 0260 19       		.uleb128 0x19
 1688 0261 03       		.uleb128 0x3
 1689 0262 0E       		.uleb128 0xe
 1690 0263 3A       		.uleb128 0x3a
 1691 0264 0B       		.uleb128 0xb
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 60


 1692 0265 3B       		.uleb128 0x3b
 1693 0266 0B       		.uleb128 0xb
 1694 0267 27       		.uleb128 0x27
 1695 0268 19       		.uleb128 0x19
 1696 0269 3C       		.uleb128 0x3c
 1697 026a 19       		.uleb128 0x19
 1698 026b 00       		.byte	0
 1699 026c 00       		.byte	0
 1700 026d 00       		.byte	0
 1701              		.section	.debug_aranges,"",%progbits
 1702 0000 2C000000 		.4byte	0x2c
 1703 0004 0200     		.2byte	0x2
 1704 0006 00000000 		.4byte	.Ldebug_info0
 1705 000a 04       		.byte	0x4
 1706 000b 00       		.byte	0
 1707 000c 0000     		.2byte	0
 1708 000e 0000     		.2byte	0
 1709 0010 00000000 		.4byte	.LFB63
 1710 0014 38000000 		.4byte	.LFE63-.LFB63
 1711 0018 00000000 		.4byte	.LFB64
 1712 001c 74000000 		.4byte	.LFE64-.LFB64
 1713 0020 00000000 		.4byte	.LFB65
 1714 0024 40000000 		.4byte	.LFE65-.LFB65
 1715 0028 00000000 		.4byte	0
 1716 002c 00000000 		.4byte	0
 1717              		.section	.debug_ranges,"",%progbits
 1718              	.Ldebug_ranges0:
 1719 0000 00000000 		.4byte	.LFB63
 1720 0004 38000000 		.4byte	.LFE63
 1721 0008 00000000 		.4byte	.LFB64
 1722 000c 74000000 		.4byte	.LFE64
 1723 0010 00000000 		.4byte	.LFB65
 1724 0014 40000000 		.4byte	.LFE65
 1725 0018 00000000 		.4byte	0
 1726 001c 00000000 		.4byte	0
 1727              		.section	.debug_line,"",%progbits
 1728              	.Ldebug_line0:
 1729 0000 FD010000 		.section	.debug_str,"MS",%progbits,1
 1729      0200A201 
 1729      00000201 
 1729      FB0E0D00 
 1729      01010101 
 1730              	.LASF61:
 1731 0000 5343425F 		.ascii	"SCB_Type\000"
 1731      54797065 
 1731      00
 1732              	.LASF68:
 1733 0009 7469636B 		.ascii	"ticks\000"
 1733      7300
 1734              	.LASF42:
 1735 000f 49414252 		.ascii	"IABR\000"
 1735      00
 1736              	.LASF32:
 1737 0014 53797354 		.ascii	"SysTick_IRQn\000"
 1737      69636B5F 
 1737      4952516E 
 1737      00
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 61


 1738              	.LASF75:
 1739 0021 54696D65 		.ascii	"Timer_ReadStatusRegister\000"
 1739      725F5265 
 1739      61645374 
 1739      61747573 
 1739      52656769 
 1740              	.LASF67:
 1741 003a 7072696F 		.ascii	"priority\000"
 1741      72697479 
 1741      00
 1742              	.LASF2:
 1743 0043 73686F72 		.ascii	"short int\000"
 1743      7420696E 
 1743      7400
 1744              	.LASF23:
 1745 004d 73697A65 		.ascii	"sizetype\000"
 1745      74797065 
 1745      00
 1746              	.LASF30:
 1747 0056 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1747      674D6F6E 
 1747      69746F72 
 1747      5F495251 
 1747      6E00
 1748              	.LASF25:
 1749 0068 48617264 		.ascii	"HardFault_IRQn\000"
 1749      4661756C 
 1749      745F4952 
 1749      516E00
 1750              	.LASF66:
 1751 0077 4952516E 		.ascii	"IRQn\000"
 1751      00
 1752              	.LASF79:
 1753 007c 54696D65 		.ascii	"Timer_WriteCounter\000"
 1753      725F5772 
 1753      69746543 
 1753      6F756E74 
 1753      657200
 1754              	.LASF4:
 1755 008f 5F5F7569 		.ascii	"__uint16_t\000"
 1755      6E743136 
 1755      5F7400
 1756              	.LASF69:
 1757 009a 5359535F 		.ascii	"SYS_ISR\000"
 1757      49535200 
 1758              	.LASF62:
 1759 00a2 4354524C 		.ascii	"CTRL\000"
 1759      00
 1760              	.LASF80:
 1761 00a7 54696D65 		.ascii	"Timer_Stop\000"
 1761      725F5374 
 1761      6F7000
 1762              	.LASF18:
 1763 00b2 75696E74 		.ascii	"uint16\000"
 1763      313600
 1764              	.LASF13:
 1765 00b9 75696E74 		.ascii	"uint8_t\000"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 62


 1765      385F7400 
 1766              	.LASF88:
 1767 00c1 53797354 		.ascii	"SysTick_Config\000"
 1767      69636B5F 
 1767      436F6E66 
 1767      696700
 1768              	.LASF44:
 1769 00d0 52455345 		.ascii	"RESERVED5\000"
 1769      52564544 
 1769      3500
 1770              	.LASF17:
 1771 00da 75696E74 		.ascii	"uint8\000"
 1771      3800
 1772              	.LASF45:
 1773 00e0 53544952 		.ascii	"STIR\000"
 1773      00
 1774              	.LASF28:
 1775 00e5 55736167 		.ascii	"UsageFault_IRQn\000"
 1775      65466175 
 1775      6C745F49 
 1775      52516E00 
 1776              	.LASF90:
 1777 00f5 756C7472 		.ascii	"ultra_isr_StartEx\000"
 1777      615F6973 
 1777      725F5374 
 1777      61727445 
 1777      7800
 1778              	.LASF19:
 1779 0107 666C6F61 		.ascii	"float\000"
 1779      7400
 1780              	.LASF48:
 1781 010d 49435352 		.ascii	"ICSR\000"
 1781      00
 1782              	.LASF37:
 1783 0112 52534552 		.ascii	"RSERVED1\000"
 1783      56454431 
 1783      00
 1784              	.LASF10:
 1785 011b 6C6F6E67 		.ascii	"long long int\000"
 1785      206C6F6E 
 1785      6720696E 
 1785      7400
 1786              	.LASF64:
 1787 0129 43414C49 		.ascii	"CALIB\000"
 1787      4200
 1788              	.LASF49:
 1789 012f 56544F52 		.ascii	"VTOR\000"
 1789      00
 1790              	.LASF56:
 1791 0134 42464152 		.ascii	"BFAR\000"
 1791      00
 1792              	.LASF31:
 1793 0139 50656E64 		.ascii	"PendSV_IRQn\000"
 1793      53565F49 
 1793      52516E00 
 1794              	.LASF81:
 1795 0145 54696D65 		.ascii	"Timer_Start\000"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 63


 1795      725F5374 
 1795      61727400 
 1796              	.LASF7:
 1797 0151 6C6F6E67 		.ascii	"long int\000"
 1797      20696E74 
 1797      00
 1798              	.LASF82:
 1799 015a 7072696E 		.ascii	"printf\000"
 1799      746600
 1800              	.LASF3:
 1801 0161 5F5F7569 		.ascii	"__uint8_t\000"
 1801      6E74385F 
 1801      7400
 1802              	.LASF52:
 1803 016b 43465352 		.ascii	"CFSR\000"
 1803      00
 1804              	.LASF83:
 1805 0170 4379496E 		.ascii	"CyIntSetSysVector\000"
 1805      74536574 
 1805      53797356 
 1805      6563746F 
 1805      7200
 1806              	.LASF1:
 1807 0182 756E7369 		.ascii	"unsigned char\000"
 1807      676E6564 
 1807      20636861 
 1807      7200
 1808              	.LASF74:
 1809 0190 63656E74 		.ascii	"cent\000"
 1809      00
 1810              	.LASF89:
 1811 0195 556C7472 		.ascii	"Ultra_Start\000"
 1811      615F5374 
 1811      61727400 
 1812              	.LASF50:
 1813 01a1 41495243 		.ascii	"AIRCR\000"
 1813      5200
 1814              	.LASF22:
 1815 01a7 63796973 		.ascii	"cyisraddress\000"
 1815      72616464 
 1815      72657373 
 1815      00
 1816              	.LASF33:
 1817 01b4 4952516E 		.ascii	"IRQn_Type\000"
 1817      5F547970 
 1817      6500
 1818              	.LASF46:
 1819 01be 4E564943 		.ascii	"NVIC_Type\000"
 1819      5F547970 
 1819      6500
 1820              	.LASF40:
 1821 01c8 49435052 		.ascii	"ICPR\000"
 1821      00
 1822              	.LASF0:
 1823 01cd 7369676E 		.ascii	"signed char\000"
 1823      65642063 
 1823      68617200 
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 64


 1824              	.LASF15:
 1825 01d9 696E7433 		.ascii	"int32_t\000"
 1825      325F7400 
 1826              	.LASF11:
 1827 01e1 6C6F6E67 		.ascii	"long long unsigned int\000"
 1827      206C6F6E 
 1827      6720756E 
 1827      7369676E 
 1827      65642069 
 1828              	.LASF16:
 1829 01f8 75696E74 		.ascii	"uint32_t\000"
 1829      33325F74 
 1829      00
 1830              	.LASF12:
 1831 0201 756E7369 		.ascii	"unsigned int\000"
 1831      676E6564 
 1831      20696E74 
 1831      00
 1832              	.LASF14:
 1833 020e 75696E74 		.ascii	"uint16_t\000"
 1833      31365F74 
 1833      00
 1834              	.LASF51:
 1835 0217 53484353 		.ascii	"SHCSR\000"
 1835      5200
 1836              	.LASF27:
 1837 021d 42757346 		.ascii	"BusFault_IRQn\000"
 1837      61756C74 
 1837      5F495251 
 1837      6E00
 1838              	.LASF70:
 1839 022b 756C7472 		.ascii	"ultra_isr_handler\000"
 1839      615F6973 
 1839      725F6861 
 1839      6E646C65 
 1839      7200
 1840              	.LASF55:
 1841 023d 4D4D4641 		.ascii	"MMFAR\000"
 1841      5200
 1842              	.LASF29:
 1843 0243 53564361 		.ascii	"SVCall_IRQn\000"
 1843      6C6C5F49 
 1843      52516E00 
 1844              	.LASF72:
 1845 024f 74696D65 		.ascii	"time\000"
 1845      00
 1846              	.LASF65:
 1847 0254 53797354 		.ascii	"SysTick_Type\000"
 1847      69636B5F 
 1847      54797065 
 1847      00
 1848              	.LASF5:
 1849 0261 73686F72 		.ascii	"short unsigned int\000"
 1849      7420756E 
 1849      7369676E 
 1849      65642069 
 1849      6E7400
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 65


 1850              	.LASF21:
 1851 0274 63686172 		.ascii	"char\000"
 1851      00
 1852              	.LASF73:
 1853 0279 64697374 		.ascii	"distance\000"
 1853      616E6365 
 1853      00
 1854              	.LASF84:
 1855 0282 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1855      4320342E 
 1855      392E3320 
 1855      32303135 
 1855      30333033 
 1856 02b5 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1856      20726576 
 1856      6973696F 
 1856      6E203232 
 1856      31323230 
 1857 02e8 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1857      66756E63 
 1857      74696F6E 
 1857      2D736563 
 1857      74696F6E 
 1858              	.LASF87:
 1859 0310 4E564943 		.ascii	"NVIC_SetPriority\000"
 1859      5F536574 
 1859      5072696F 
 1859      72697479 
 1859      00
 1860              	.LASF78:
 1861 0321 54726967 		.ascii	"Trig_Write\000"
 1861      5F577269 
 1861      746500
 1862              	.LASF59:
 1863 032c 49534152 		.ascii	"ISAR\000"
 1863      00
 1864              	.LASF38:
 1865 0331 49535052 		.ascii	"ISPR\000"
 1865      00
 1866              	.LASF54:
 1867 0336 44465352 		.ascii	"DFSR\000"
 1867      00
 1868              	.LASF35:
 1869 033b 52455345 		.ascii	"RESERVED0\000"
 1869      52564544 
 1869      3000
 1870              	.LASF86:
 1871 0345 433A5C55 		.ascii	"C:\\Users\\dufma\\Desktop\\Project\\ZumoBot_Docu\\Z"
 1871      73657273 
 1871      5C647566 
 1871      6D615C44 
 1871      65736B74 
 1872 0372 756D6F42 		.ascii	"umoBot_Lib.cydsn\000"
 1872      6F745F4C 
 1872      69622E63 
 1872      7964736E 
 1872      00
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 66


 1873              	.LASF53:
 1874 0383 48465352 		.ascii	"HFSR\000"
 1874      00
 1875              	.LASF57:
 1876 0388 41465352 		.ascii	"AFSR\000"
 1876      00
 1877              	.LASF58:
 1878 038d 4D4D4652 		.ascii	"MMFR\000"
 1878      00
 1879              	.LASF34:
 1880 0392 49534552 		.ascii	"ISER\000"
 1880      00
 1881              	.LASF39:
 1882 0397 52455345 		.ascii	"RESERVED2\000"
 1882      52564544 
 1882      3200
 1883              	.LASF41:
 1884 03a1 52455345 		.ascii	"RESERVED3\000"
 1884      52564544 
 1884      3300
 1885              	.LASF43:
 1886 03ab 52455345 		.ascii	"RESERVED4\000"
 1886      52564544 
 1886      3400
 1887              	.LASF77:
 1888 03b5 54696D65 		.ascii	"Timer_ReadCounter\000"
 1888      725F5265 
 1888      6164436F 
 1888      756E7465 
 1888      7200
 1889              	.LASF9:
 1890 03c7 6C6F6E67 		.ascii	"long unsigned int\000"
 1890      20756E73 
 1890      69676E65 
 1890      6420696E 
 1890      7400
 1891              	.LASF26:
 1892 03d9 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1892      72794D61 
 1892      6E616765 
 1892      6D656E74 
 1892      5F495251 
 1893              	.LASF36:
 1894 03ef 49434552 		.ascii	"ICER\000"
 1894      00
 1895              	.LASF8:
 1896 03f4 5F5F7569 		.ascii	"__uint32_t\000"
 1896      6E743332 
 1896      5F7400
 1897              	.LASF24:
 1898 03ff 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1898      61736B61 
 1898      626C6549 
 1898      6E745F49 
 1898      52516E00 
 1899              	.LASF6:
 1900 0413 5F5F696E 		.ascii	"__int32_t\000"
ARM GAS  C:\Users\dufma\AppData\Local\Temp\cc61KeHb.s 			page 67


 1900      7433325F 
 1900      7400
 1901              	.LASF63:
 1902 041d 4C4F4144 		.ascii	"LOAD\000"
 1902      00
 1903              	.LASF47:
 1904 0422 43505549 		.ascii	"CPUID\000"
 1904      4400
 1905              	.LASF20:
 1906 0428 646F7562 		.ascii	"double\000"
 1906      6C6500
 1907              	.LASF71:
 1908 042f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1908      52784275 
 1908      66666572 
 1908      00
 1909              	.LASF85:
 1910 043c 2E5C556C 		.ascii	".\\Ultra.c\000"
 1910      7472612E 
 1910      6300
 1911              	.LASF60:
 1912 0446 43504143 		.ascii	"CPACR\000"
 1912      5200
 1913              	.LASF76:
 1914 044c 4563686F 		.ascii	"Echo_Read\000"
 1914      5F526561 
 1914      6400
 1915              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
