/**
 * avx2_gemm_packed.cpp — Packed AVX2 GEMM (Goto/BLIS 5-loop structure)
 *
 * This file implements the primary GEMM used by the Python dispatch layer.
 * It uses an 8×8 register-blocked micro-kernel with explicit FMA intrinsics,
 * Goto/BLIS-style 5-loop tiling, and panel packing for cache efficiency.
 *
 * ─── Design overview ──────────────────────────────────────────────────────────
 * See docs/DESIGN.md §2–3 for cache-blocking rationale and §3.2 for the 8×8
 * register-tile choice.  Tile sizes:
 *
 *   MR=8, NR=8   — micro-kernel register block (8 YMM accumulators)
 *   KC=256        — K-panel depth: Ac+Bc fit together in L2
 *   MC=128        — M-panel height: Ac fits in L2 while B remains L3-resident
 *   NC=2048       — N-panel width: large to amortise B packing cost over M-tiles
 *
 * ─── Memory allocation strategy ──────────────────────────────────────────────
 * A_packed and B_packed are allocated ONCE per sgemm_packed call (outside all
 * loops) and reused across all k-panel and M-tile iterations.  Earlier versions
 * allocated inside the k-loop, causing O(K/KC × N/NC) heap calls per GEMM.
 *
 * ─── Thread safety (OpenMP path) ─────────────────────────────────────────────
 * When SIMD_ML_OPENMP is defined, each thread owns its own packing buffers via
 * thread_local storage, avoiding false sharing across the outer jc-parallel loop.
 */

#include "avx2_gemm_packed.hpp"
#include "cache_alloc.hpp"

#include <algorithm>
#include <cassert>
#include <cstdint>
#include <cstring>
#include <atomic>

#ifdef SIMD_ML_OPENMP
#  include <omp.h>
#endif

#ifdef __AVX2__
#  include <immintrin.h>
#else
#  error "Packed GEMM requires AVX2 support (-mavx2)"
#endif

namespace simd_ml {
namespace gemm {

// ─── Beta scaling ─────────────────────────────────────────────────────────────
static void scale_matrix_c(float* C, int M, int N, int ldc, float beta) noexcept {
    if (beta == 1.0f) return;
    for (int i = 0; i < M; ++i) {
        float* row = C + i * ldc;
        if (beta == 0.0f) {
            std::fill(row, row + N, 0.0f);
        } else {
            for (int j = 0; j < N; ++j) row[j] *= beta;
        }
    }
}

// ─── Panel packing ────────────────────────────────────────────────────────────
/**
 * pack_b_panel — Reorder B[k × n] into NR-column-major panel layout.
 *
 * Output layout: B_packed[block * k * NR + p * NR + j] = B[p][block*NR + j]
 *
 * This turns the strided column access of B into sequential streaming reads
 * in the inner kernel, enabling prefetch-friendly unit-stride loads.
 */
void pack_b_panel(const float* B, int ldb, int k, int n, float* B_packed) {
    for (int jc = 0; jc < n; jc += NR) {
        int nr = std::min(NR, n - jc);
        float* out_block = B_packed + (jc / NR) * k * NR;
        for (int p = 0; p < k; ++p) {
            const float* src = B + p * ldb + jc;
            float* dst = out_block + p * NR;
            if (nr == NR) {
                _mm256_storeu_ps(dst, _mm256_loadu_ps(src));
            } else {
                for (int j = 0; j < nr; ++j) dst[j] = src[j];
                for (int j = nr; j < NR; ++j) dst[j] = 0.0f;
            }
        }
    }
}

/**
 * pack_a_panel — Reorder A[m × k] into row-major micro-panel layout.
 *
 * Output layout: A_packed[i * k + p] = A[i][p]
 *
 * Each MR-row micro-tile of A becomes contiguous in memory, enabling
 * sequential scalar loads of A[i][p] during the inner kernel's k-loop.
 */
void pack_a_panel(const float* A, int lda, int m, int k, float* A_packed) {
    for (int i = 0; i < m; ++i) {
        const float* src = A + i * lda;
        float* dst = A_packed + i * k;
        std::memcpy(dst, src, sizeof(float) * static_cast<std::size_t>(k));
    }
}

// ─── Scalar edge-block fallback ───────────────────────────────────────────────
/**
 * gemm_scalar_block — Accumulate a partial mr×nr block of C.
 * Used for tail blocks where mr < MR or nr < NR.
 * Iterates in p-major order so the FP addition sequence matches the reference.
 */
static void gemm_scalar_block(int mr, int nr, int kc,
                               const float* __restrict__ A_packed,
                               const float* __restrict__ B_packed,
                               float*       __restrict__ C, int ldc,
                               float alpha) noexcept {
    for (int i = 0; i < mr; ++i) {
        float* c_row = C + i * ldc;
        const float* a_row = A_packed + i * kc;
        for (int p = 0; p < kc; ++p) {
            float a_val = a_row[p];
            const float* b_col = B_packed + p * NR;
            for (int j = 0; j < nr; ++j) {
                c_row[j] += alpha * (a_val * b_col[j]);
            }
        }
    }
}

// ─── 8×8 AVX2 Micro-kernel ───────────────────────────────────────────────────
/**
 * inner_kernel_8x8 — Compute C[0..7][0..7] += alpha * A[0..7][0..kc-1] × B[0..kc-1][0..7]
 *
 * Register allocation:
 *   acc0..acc7  — 8 YMM accumulator registers (8 rows × 1 YMM each)
 *   c0..c7      — 8 YMM registers for reading existing C values
 *   b           — 1 YMM for B panel column
 *
 * Pattern: for each k, broadcast one scalar from each A row and FMA against B.
 * This gives 8 FMAs per k-step (8 rows × 1 column), utilizing 2 FMA ports.
 *
 * Software prefetching: pull B panel 4 rows ahead to hide L2→L1 latency
 * (Skylake L2 fill ≈ 12 cycles; at 0.5 cy/FMA × 8 FMAs = 4 cycles/step).
 */
void inner_kernel_8x8(const float* __restrict__ A_packed,
                       const float* __restrict__ B_packed,
                       float*       __restrict__ C, int ldc,
                       int k_rem, float alpha) noexcept {
    // Load existing C values
    __m256 c0 = _mm256_loadu_ps(C + 0 * ldc);
    __m256 c1 = _mm256_loadu_ps(C + 1 * ldc);
    __m256 c2 = _mm256_loadu_ps(C + 2 * ldc);
    __m256 c3 = _mm256_loadu_ps(C + 3 * ldc);
    __m256 c4 = _mm256_loadu_ps(C + 4 * ldc);
    __m256 c5 = _mm256_loadu_ps(C + 5 * ldc);
    __m256 c6 = _mm256_loadu_ps(C + 6 * ldc);
    __m256 c7 = _mm256_loadu_ps(C + 7 * ldc);

    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    __m256 acc2 = _mm256_setzero_ps();
    __m256 acc3 = _mm256_setzero_ps();
    __m256 acc4 = _mm256_setzero_ps();
    __m256 acc5 = _mm256_setzero_ps();
    __m256 acc6 = _mm256_setzero_ps();
    __m256 acc7 = _mm256_setzero_ps();

    // Row pointers into packed A (each row is k_rem scalars, contiguous)
    const float* a0 = A_packed + 0 * k_rem;
    const float* a1 = A_packed + 1 * k_rem;
    const float* a2 = A_packed + 2 * k_rem;
    const float* a3 = A_packed + 3 * k_rem;
    const float* a4 = A_packed + 4 * k_rem;
    const float* a5 = A_packed + 5 * k_rem;
    const float* a6 = A_packed + 6 * k_rem;
    const float* a7 = A_packed + 7 * k_rem;

    const float* b_ptr = B_packed;

    // Unrolled ×4 to reduce branch overhead and expose ILP to the scheduler.
    // Each unrolled group: 4 B loads, 32 FMAs.
    int p = 0;
    for (; p <= k_rem - 4; p += 4) {
        // Prefetch B 4 rows ahead (4×NR×4 bytes = 128 bytes = 2 cache lines)
        prefetch_l1(b_ptr + 4 * NR);

        // k = p+0
        __m256 b0 = _mm256_loadu_ps(b_ptr);  b_ptr += NR;
        acc0 = _mm256_fmadd_ps(_mm256_set1_ps(a0[p+0]), b0, acc0);
        acc1 = _mm256_fmadd_ps(_mm256_set1_ps(a1[p+0]), b0, acc1);
        acc2 = _mm256_fmadd_ps(_mm256_set1_ps(a2[p+0]), b0, acc2);
        acc3 = _mm256_fmadd_ps(_mm256_set1_ps(a3[p+0]), b0, acc3);
        acc4 = _mm256_fmadd_ps(_mm256_set1_ps(a4[p+0]), b0, acc4);
        acc5 = _mm256_fmadd_ps(_mm256_set1_ps(a5[p+0]), b0, acc5);
        acc6 = _mm256_fmadd_ps(_mm256_set1_ps(a6[p+0]), b0, acc6);
        acc7 = _mm256_fmadd_ps(_mm256_set1_ps(a7[p+0]), b0, acc7);

        // k = p+1
        __m256 b1 = _mm256_loadu_ps(b_ptr);  b_ptr += NR;
        acc0 = _mm256_fmadd_ps(_mm256_set1_ps(a0[p+1]), b1, acc0);
        acc1 = _mm256_fmadd_ps(_mm256_set1_ps(a1[p+1]), b1, acc1);
        acc2 = _mm256_fmadd_ps(_mm256_set1_ps(a2[p+1]), b1, acc2);
        acc3 = _mm256_fmadd_ps(_mm256_set1_ps(a3[p+1]), b1, acc3);
        acc4 = _mm256_fmadd_ps(_mm256_set1_ps(a4[p+1]), b1, acc4);
        acc5 = _mm256_fmadd_ps(_mm256_set1_ps(a5[p+1]), b1, acc5);
        acc6 = _mm256_fmadd_ps(_mm256_set1_ps(a6[p+1]), b1, acc6);
        acc7 = _mm256_fmadd_ps(_mm256_set1_ps(a7[p+1]), b1, acc7);

        // k = p+2
        __m256 b2 = _mm256_loadu_ps(b_ptr);  b_ptr += NR;
        acc0 = _mm256_fmadd_ps(_mm256_set1_ps(a0[p+2]), b2, acc0);
        acc1 = _mm256_fmadd_ps(_mm256_set1_ps(a1[p+2]), b2, acc1);
        acc2 = _mm256_fmadd_ps(_mm256_set1_ps(a2[p+2]), b2, acc2);
        acc3 = _mm256_fmadd_ps(_mm256_set1_ps(a3[p+2]), b2, acc3);
        acc4 = _mm256_fmadd_ps(_mm256_set1_ps(a4[p+2]), b2, acc4);
        acc5 = _mm256_fmadd_ps(_mm256_set1_ps(a5[p+2]), b2, acc5);
        acc6 = _mm256_fmadd_ps(_mm256_set1_ps(a6[p+2]), b2, acc6);
        acc7 = _mm256_fmadd_ps(_mm256_set1_ps(a7[p+2]), b2, acc7);

        // k = p+3
        __m256 b3 = _mm256_loadu_ps(b_ptr);  b_ptr += NR;
        acc0 = _mm256_fmadd_ps(_mm256_set1_ps(a0[p+3]), b3, acc0);
        acc1 = _mm256_fmadd_ps(_mm256_set1_ps(a1[p+3]), b3, acc1);
        acc2 = _mm256_fmadd_ps(_mm256_set1_ps(a2[p+3]), b3, acc2);
        acc3 = _mm256_fmadd_ps(_mm256_set1_ps(a3[p+3]), b3, acc3);
        acc4 = _mm256_fmadd_ps(_mm256_set1_ps(a4[p+3]), b3, acc4);
        acc5 = _mm256_fmadd_ps(_mm256_set1_ps(a5[p+3]), b3, acc5);
        acc6 = _mm256_fmadd_ps(_mm256_set1_ps(a6[p+3]), b3, acc6);
        acc7 = _mm256_fmadd_ps(_mm256_set1_ps(a7[p+3]), b3, acc7);
    }
    // Scalar tail for remaining p iterations
    for (; p < k_rem; ++p) {
        __m256 b = _mm256_loadu_ps(b_ptr);  b_ptr += NR;
        acc0 = _mm256_fmadd_ps(_mm256_set1_ps(a0[p]), b, acc0);
        acc1 = _mm256_fmadd_ps(_mm256_set1_ps(a1[p]), b, acc1);
        acc2 = _mm256_fmadd_ps(_mm256_set1_ps(a2[p]), b, acc2);
        acc3 = _mm256_fmadd_ps(_mm256_set1_ps(a3[p]), b, acc3);
        acc4 = _mm256_fmadd_ps(_mm256_set1_ps(a4[p]), b, acc4);
        acc5 = _mm256_fmadd_ps(_mm256_set1_ps(a5[p]), b, acc5);
        acc6 = _mm256_fmadd_ps(_mm256_set1_ps(a6[p]), b, acc6);
        acc7 = _mm256_fmadd_ps(_mm256_set1_ps(a7[p]), b, acc7);
    }

    // Apply alpha scaling (branch-free when alpha == 1.0f via FP comparison)
    if (alpha != 1.0f) {
        __m256 av = _mm256_set1_ps(alpha);
        acc0 = _mm256_mul_ps(acc0, av);  acc1 = _mm256_mul_ps(acc1, av);
        acc2 = _mm256_mul_ps(acc2, av);  acc3 = _mm256_mul_ps(acc3, av);
        acc4 = _mm256_mul_ps(acc4, av);  acc5 = _mm256_mul_ps(acc5, av);
        acc6 = _mm256_mul_ps(acc6, av);  acc7 = _mm256_mul_ps(acc7, av);
    }

    // Accumulate into C (C += alpha * acc)
    _mm256_storeu_ps(C + 0 * ldc, _mm256_add_ps(c0, acc0));
    _mm256_storeu_ps(C + 1 * ldc, _mm256_add_ps(c1, acc1));
    _mm256_storeu_ps(C + 2 * ldc, _mm256_add_ps(c2, acc2));
    _mm256_storeu_ps(C + 3 * ldc, _mm256_add_ps(c3, acc3));
    _mm256_storeu_ps(C + 4 * ldc, _mm256_add_ps(c4, acc4));
    _mm256_storeu_ps(C + 5 * ldc, _mm256_add_ps(c5, acc5));
    _mm256_storeu_ps(C + 6 * ldc, _mm256_add_ps(c6, acc6));
    _mm256_storeu_ps(C + 7 * ldc, _mm256_add_ps(c7, acc7));
}

// ─── sgemm_packed: 5-loop Goto/BLIS GEMM ─────────────────────────────────────
/**
 * sgemm_packed — Compute C = alpha*A*B + beta*C  (float32, row-major)
 *
 * Implements the standard Goto (2008) / BLIS 5-loop + 2 packing routines.
 *
 * Loop order (outermost to innermost):
 *   Loop 1 (jc): N in NC-wide tiles — parallelised with OpenMP
 *   Loop 2 (pc): K in KC-wide tiles — B packed here (L2-resident)
 *   Loop 3 (ic): M in MC-wide tiles — A packed here (L2-resident)
 *   Loop 4 (jr): nc in NR-wide tiles  } micro-kernel register tile
 *   Loop 5 (ir): mc in MR-wide tiles  }
 *
 * Packing buffers: allocated ONCE per call outside all loops, reused across
 * all panel iterations. Size is bounded by max tile dimensions (KC×NC for B,
 * MC×KC for A), regardless of actual matrix size.
 */
void sgemm_packed(int M, int N, int K,
                  float alpha,
                  const float* __restrict__ A, int lda,
                  const float* __restrict__ B, int ldb,
                  float beta,
                  float*       __restrict__ C, int ldc) {
    if (M <= 0 || N <= 0 || K <= 0) return;

    scale_matrix_c(C, M, N, ldc, beta);

    // Buffer sizes (fixed, independent of actual M/N/K):
    //   B_packed: KC × ceil(NC/NR) × NR floats
    //   A_packed: MC × KC floats
    const std::size_t b_buf_size = static_cast<std::size_t>(KC) *
                                   static_cast<std::size_t>((NC + NR - 1) / NR) * NR;
    const std::size_t a_buf_size = static_cast<std::size_t>(MC) *
                                   static_cast<std::size_t>(KC);

#ifdef SIMD_ML_OPENMP
    // Thread-local buffers: each OpenMP thread gets its own A_packed/B_packed
    // so there is no false sharing on the packing writes (which are hot).
    struct ThreadBuffers {
        ThreadBuffers()
            : B_packed(make_aligned_array<float>(
                  static_cast<std::size_t>(KC) *
                  static_cast<std::size_t>((NC + NR - 1) / NR) * NR)),
              A_packed(make_aligned_array<float>(
                  static_cast<std::size_t>(MC) *
                  static_cast<std::size_t>(KC))) {}
        AlignedUniquePtr<float> B_packed;
        AlignedUniquePtr<float> A_packed;
    };
    thread_local ThreadBuffers tls_bufs;

#pragma omp parallel for schedule(dynamic, 1) \
    num_threads(get_num_threads()) if (get_num_threads() > 1)
    for (int jc = 0; jc < N; jc += NC) {
        int nc = std::min(N - jc, NC);
        float* B_packed = tls_bufs.B_packed.get();
        float* A_packed = tls_bufs.A_packed.get();

        for (int pc = 0; pc < K; pc += KC) {
            int kc = std::min(K - pc, KC);
            pack_b_panel(B + static_cast<std::size_t>(pc) * ldb + jc,
                         ldb, kc, nc, B_packed);

            for (int ic = 0; ic < M; ic += MC) {
                int mc = std::min(M - ic, MC);
                pack_a_panel(A + static_cast<std::size_t>(ic) * lda + pc,
                             lda, mc, kc, A_packed);

                for (int jr = 0; jr < nc; jr += NR) {
                    int nr = std::min(nc - jr, NR);
                    const float* B_block = B_packed +
                                           static_cast<std::size_t>(jr / NR) * kc * NR;
                    for (int ir = 0; ir < mc; ir += MR) {
                        int mr = std::min(mc - ir, MR);
                        const float* A_block = A_packed +
                                               static_cast<std::size_t>(ir) * kc;
                        float* C_block = C + static_cast<std::size_t>(ic + ir) * ldc
                                           + jc + jr;
                        if (mr == MR && nr == NR) {
                            inner_kernel_8x8(A_block, B_block, C_block, ldc, kc, alpha);
                        } else {
                            gemm_scalar_block(mr, nr, kc, A_block, B_block,
                                              C_block, ldc, alpha);
                        }
                    }
                }
            }
        }
    }
#else
    // Single-threaded path: allocate buffers once, reuse for all panels.
    // This is the critical correctness fix: earlier code allocated inside the
    // k-loop, causing O(K/KC × N/NC) heap allocations per GEMM call.
    auto B_packed_storage = make_aligned_array<float>(b_buf_size);
    auto A_packed_storage = make_aligned_array<float>(a_buf_size);
    float* B_packed = B_packed_storage.get();
    float* A_packed = A_packed_storage.get();

    for (int jc = 0; jc < N; jc += NC) {
        int nc = std::min(N - jc, NC);

        for (int pc = 0; pc < K; pc += KC) {
            int kc = std::min(K - pc, KC);
            pack_b_panel(B + static_cast<std::size_t>(pc) * ldb + jc,
                         ldb, kc, nc, B_packed);

            for (int ic = 0; ic < M; ic += MC) {
                int mc = std::min(M - ic, MC);
                pack_a_panel(A + static_cast<std::size_t>(ic) * lda + pc,
                             lda, mc, kc, A_packed);

                for (int jr = 0; jr < nc; jr += NR) {
                    int nr = std::min(nc - jr, NR);
                    const float* B_block = B_packed +
                                           static_cast<std::size_t>(jr / NR) * kc * NR;
                    for (int ir = 0; ir < mc; ir += MR) {
                        int mr = std::min(mc - ir, MR);
                        const float* A_block = A_packed +
                                               static_cast<std::size_t>(ir) * kc;
                        float* C_block = C + static_cast<std::size_t>(ic + ir) * ldc
                                           + jc + jr;
                        if (mr == MR && nr == NR) {
                            inner_kernel_8x8(A_block, B_block, C_block, ldc, kc, alpha);
                        } else {
                            gemm_scalar_block(mr, nr, kc, A_block, B_block,
                                              C_block, ldc, alpha);
                        }
                    }
                }
            }
        }
    }
#endif  // SIMD_ML_OPENMP
}

// ─── Thread count control ─────────────────────────────────────────────────────
static std::atomic_int g_num_threads{1};

void set_num_threads(int n) noexcept {
    if (n <= 0) n = 1;
    g_num_threads.store(n, std::memory_order_relaxed);
#ifdef SIMD_ML_OPENMP
    omp_set_num_threads(n);
#endif
}

int get_num_threads() noexcept {
#ifdef SIMD_ML_OPENMP
    int t = g_num_threads.load(std::memory_order_relaxed);
    return (t <= 0) ? omp_get_max_threads() : t;
#else
    return 1;
#endif
}

}  // namespace gemm
}  // namespace simd_ml
