<?xml version="1.0" encoding="iso-8859-2"?>
<source>
   <component>FIFO memory</component>

   <authors>
      <author login="kastil">Jan Kastil</author>
   </authors>

   <features>
      <item>Work in the same way for all implemented memory</item>
   </features>
   
   <!-- Bugs -->
   <bugs>
     <item>Not known bugs</item>
   </bugs>
   
   <!-- What have to be done -->
   <todo>
      
   </todo>


   <description>
      Component fifo_mem encapsulated several type of ram, such as Block Ram and distrubuted ram. fifo_mem has always the same behaviour, which is independent on type of ram which is used for implementation. Generic parameter mem_type describes, which memory will be used.   
   </description>
   
   <interface>
      <generic_map>
         <generic name="mem_type" type="mem_type" default="LUT">
		Type of memory, which will be used for implementation.
         </generic>
         
		   <generic name="latency" type="integer" default="1">
			   Latency of memory
         </generic>
         
		   <generic name="items" type="integer" default="16">
			   Number of items which could be stored in memory
         </generic>
         
         <generic name="item_width" type="integer" default="32">
		Data width	   
         </generic>
      </generic_map>
      
      <port_map>
                
         <port name="CLKW" dir="in" width="1">
            Clock for writing.
         </port>
           
         <port name="CLKR" dir="in" width="1">
            Clock for reading. 
         </port>
            
         <port name="RESET" dir="in" width="1">
            Reset
         </port> 

         <port name="WRITE_EN" dir="in" width="1">
            Enables writing into memory
         </port>

         <port name="WRITE_ADDR" dir="in" width="LOG2(items)">
            Address for writing data.
         </port>

         <port name="DI" dir="in" width="item_width">
            Input data port.
         </port>
               
         <port name="READ_EN" dir="in" width="1">
            Enables read from memory
         </port>

		 <port anme="PIPE_EN" dir="in" width="1">
		    Enables pipeline. Active in 1
		 </port>
         
         <port name="RE_ADDR" dir="in" width="LOG2(items)">
            Address for reading from memory
         </port>

         <port name="DO" dir="out" width="item_width">
            Output data port.
         </port>
	
	<port name="DO_DV" dir="out" width="1">
            There will be 1 if data on DO are valid.
         </port>

		 <port name="ADDR_OUT" dir="out" width="1">
		    If DataValid is in 1. This signal contains address of data in memory. If DataValid is not active, this contains garbage
		 </port>
    
       </port_map>
       </interface>  

   
   <body>

      
    <!-- Here is description in standard Satrapa format-->
    <h1>Fifo_mem component</h1>
    <p>
     Component fifo_mem encapsulated several type of ram, such as Block Ram and distrubuted ram. fifo_mem has always the same behaviour, which is independent on type of ram which is used for implementation. Generic parameter mem_type describes, which memory will be used. 
    </p>
    </body>  
</source>
