Analysis & Synthesis report for PVP
Thu May 06 20:59:05 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PVP|SDRAM_DP64_I:SDRAM_controller|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
 17. Source assignments for d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated
 18. Source assignments for PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated
 19. Source assignments for VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated
 20. Source assignments for VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated
 21. Source assignments for RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2
 22. Source assignments for RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4
 23. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: PRG_ROM:PRG_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0
 30. Parameter Settings for Inferred Entity Instance: RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. altshift_taps Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "VGA:VGA_inst|VGA_RAM:RAM_VGA"
 35. Port Connectivity Checks: "d_cache:d_cache_inst|p_mem:d_mem_inst"
 36. Port Connectivity Checks: "p_cache:p_cache_inst|p_mem:p_mem_inst"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 06 20:59:04 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PVP                                         ;
; Top-level Entity Name              ; PVP                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,267                                       ;
;     Total combinational functions  ; 1,697                                       ;
;     Dedicated logic registers      ; 1,278                                       ;
; Total registers                    ; 1278                                        ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 177,218                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; PVP                ; PVP                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; MULTIPLEXED_HEX_DRIVER.sv        ; yes             ; User SystemVerilog HDL File            ; E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv                                ;         ;
; MC6847_gen3.sv                   ; yes             ; User SystemVerilog HDL File            ; E:/RIPTIDE-II_SDRAM/MC6847_gen3.sv                                           ;         ;
; VGA.v                            ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/VGA.v                                                    ;         ;
; UART.sv                          ; yes             ; User SystemVerilog HDL File            ; E:/RIPTIDE-II_SDRAM/UART.sv                                                  ;         ;
; toplevel.v                       ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/toplevel.v                                               ;         ;
; shift_merge.v                    ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/shift_merge.v                                            ;         ;
; serial.sv                        ; yes             ; User SystemVerilog HDL File            ; E:/RIPTIDE-II_SDRAM/serial.sv                                                ;         ;
; RIPTIDE_II.v                     ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v                                             ;         ;
; right_rotate.v                   ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/right_rotate.v                                           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/PC.v                                                     ;         ;
; p_cache.v                        ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/p_cache.v                                                ;         ;
; MSC.v                            ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/MSC.v                                                    ;         ;
; mask_unit.v                      ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/mask_unit.v                                              ;         ;
; internal_mem.v                   ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/internal_mem.v                                           ;         ;
; hazard_unit.v                    ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/hazard_unit.v                                            ;         ;
; decode_unit.v                    ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/decode_unit.v                                            ;         ;
; d_cache.v                        ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/d_cache.v                                                ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/ALU.v                                                    ;         ;
; SDRAM_DP64_I.v                   ; yes             ; User Verilog HDL File                  ; E:/RIPTIDE-II_SDRAM/SDRAM_DP64_I.v                                           ;         ;
; p_mem.v                          ; yes             ; User Wizard-Generated File             ; E:/RIPTIDE-II_SDRAM/p_mem.v                                                  ;         ;
; PRG_ROM.v                        ; yes             ; User Wizard-Generated File             ; E:/RIPTIDE-II_SDRAM/PRG_ROM.v                                                ;         ;
; VGA_RAM.v                        ; yes             ; User Wizard-Generated File             ; E:/RIPTIDE-II_SDRAM/VGA_RAM.v                                                ;         ;
; CHR_ROM.v                        ; yes             ; User Wizard-Generated File             ; E:/RIPTIDE-II_SDRAM/CHR_ROM.v                                                ;         ;
; PLL0.v                           ; yes             ; User Wizard-Generated File             ; E:/RIPTIDE-II_SDRAM/PLL0.v                                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll0_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/pll0_altpll.v                                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jdg1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf                                   ;         ;
; db/altsyncram_0bb1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_0bb1.tdf                                   ;         ;
; riptide_validation.mif           ; yes             ; Auto-Found Memory Initialization File  ; E:/RIPTIDE-II_SDRAM/riptide_validation.mif                                   ;         ;
; db/altsyncram_60i2.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_60i2.tdf                                   ;         ;
; db/altsyncram_57a1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_57a1.tdf                                   ;         ;
; mc10_chr16.hex                   ; yes             ; Auto-Found Memory Initialization File  ; E:/RIPTIDE-II_SDRAM/mc10_chr16.hex                                           ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_cmm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/shift_taps_cmm.tdf                                    ;         ;
; db/altsyncram_2b81.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_2b81.tdf                                   ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/cntr_4pf.tdf                                          ;         ;
; db/shift_taps_ekm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/shift_taps_ekm.tdf                                    ;         ;
; db/altsyncram_1961.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/altsyncram_1961.tdf                                   ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/add_sub_24e.tdf                                       ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/cntr_6pf.tdf                                          ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/cmpr_ogc.tdf                                          ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/RIPTIDE-II_SDRAM/db/cntr_p8h.tdf                                          ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,267                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 1697                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 933                                                                               ;
;     -- 3 input functions                    ; 408                                                                               ;
;     -- <=2 input functions                  ; 356                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 1554                                                                              ;
;     -- arithmetic mode                      ; 143                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 1278                                                                              ;
;     -- Dedicated logic registers            ; 1278                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 66                                                                                ;
; Total memory bits                           ; 177218                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1475                                                                              ;
; Total fan-out                               ; 12187                                                                             ;
; Average fan-out                             ; 3.67                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name            ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |PVP                                            ; 1697 (24)           ; 1278 (22)                 ; 177218      ; 0            ; 0       ; 0         ; 66   ; 0            ; |PVP                                                                                                                  ; PVP                    ; work         ;
;    |MSC:MSC_inst|                               ; 19 (19)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MSC:MSC_inst                                                                                                     ; MSC                    ; work         ;
;    |MULTIPLEXED_HEX_DRIVER:multi_hex|           ; 64 (18)             ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex                                                                                 ; MULTIPLEXED_HEX_DRIVER ; work         ;
;       |frame_clk:frame_clk_inst|                ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst                                                        ; frame_clk              ; work         ;
;       |hexdriver:hex_inst_0|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|hexdriver:hex_inst_0                                                            ; hexdriver              ; work         ;
;       |hexdriver:hex_inst_1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|hexdriver:hex_inst_1                                                            ; hexdriver              ; work         ;
;       |hexdriver:hex_inst_2|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|hexdriver:hex_inst_2                                                            ; hexdriver              ; work         ;
;       |hexdriver:hex_inst_3|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|hexdriver:hex_inst_3                                                            ; hexdriver              ; work         ;
;    |PLL0:PLL_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PLL0:PLL_inst                                                                                                    ; PLL0                   ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PLL0:PLL_inst|altpll:altpll_component                                                                            ; altpll                 ; work         ;
;          |PLL0_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated                                                 ; PLL0_altpll            ; work         ;
;    |PRG_ROM:PRG_inst|                           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PRG_ROM:PRG_inst                                                                                                 ; PRG_ROM                ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PRG_ROM:PRG_inst|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;          |altsyncram_0bb1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated                                  ; altsyncram_0bb1        ; work         ;
;    |RIPTIDE_II:CPU_inst|                        ; 776 (168)           ; 687 (156)                 ; 66          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst                                                                                              ; RIPTIDE_II             ; work         ;
;       |ALU:ALU0|                                ; 46 (46)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|ALU:ALU0                                                                                     ; ALU                    ; work         ;
;       |PC:PC0|                                  ; 212 (111)           ; 292 (122)                 ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0                                                                                       ; PC                     ; work         ;
;          |altshift_taps:A_pipe1_rtl_0|          ; 9 (0)               ; 6 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0                                                           ; altshift_taps          ; work         ;
;             |shift_taps_ekm:auto_generated|     ; 9 (2)               ; 6 (3)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated                             ; shift_taps_ekm         ; work         ;
;                |altsyncram_1961:altsyncram4|    ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4 ; altsyncram_1961        ; work         ;
;                |cntr_6pf:cntr1|                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf               ; work         ;
;                |cntr_p8h:cntr5|                 ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h               ; work         ;
;          |call_stack:cstack0|                   ; 92 (92)             ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0                                                                    ; call_stack             ; work         ;
;       |altshift_taps:PC_I_field1_rtl_0|         ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0                                                              ; altshift_taps          ; work         ;
;          |shift_taps_cmm:auto_generated|        ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated                                ; shift_taps_cmm         ; work         ;
;             |altsyncram_2b81:altsyncram2|       ; 0 (0)               ; 0 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2    ; altsyncram_2b81        ; work         ;
;             |cntr_4pf:cntr1|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|cntr_4pf:cntr1                 ; cntr_4pf               ; work         ;
;       |decode_unit:decode_unit0|                ; 118 (118)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0                                                                     ; decode_unit            ; work         ;
;       |hazard_unit:hazard_unit0|                ; 23 (23)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|hazard_unit:hazard_unit0                                                                     ; hazard_unit            ; work         ;
;       |mask_unit:mask0|                         ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|mask_unit:mask0                                                                              ; mask_unit              ; work         ;
;       |reg_file:reg_file0|                      ; 56 (56)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|reg_file:reg_file0                                                                           ; reg_file               ; work         ;
;       |right_rotate:right_rotate0|              ; 35 (35)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|right_rotate:right_rotate0                                                                   ; right_rotate           ; work         ;
;       |shift_merge:shift_merge0|                ; 110 (110)           ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|RIPTIDE_II:CPU_inst|shift_merge:shift_merge0                                                                     ; shift_merge            ; work         ;
;    |SDRAM_DP64_I:SDRAM_controller|              ; 328 (328)           ; 317 (317)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|SDRAM_DP64_I:SDRAM_controller                                                                                    ; SDRAM_DP64_I           ; work         ;
;    |VGA:VGA_inst|                               ; 119 (1)             ; 88 (1)                    ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst                                                                                                     ; VGA                    ; work         ;
;       |MC6847_gen3:VDG|                         ; 118 (118)           ; 87 (87)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG                                                                                     ; MC6847_gen3            ; work         ;
;          |CHR_ROM:CHR_inst|                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst                                                                    ; CHR_ROM                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component                                    ; altsyncram             ; work         ;
;                |altsyncram_57a1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated     ; altsyncram_57a1        ; work         ;
;       |VGA_RAM:RAM_VGA|                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA                                                                                     ; VGA_RAM                ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;             |altsyncram_60i2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated                      ; altsyncram_60i2        ; work         ;
;    |d_cache:d_cache_inst|                       ; 190 (190)           ; 35 (35)                   ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|d_cache:d_cache_inst                                                                                             ; d_cache                ; work         ;
;       |p_mem:d_mem_inst|                        ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|d_cache:d_cache_inst|p_mem:d_mem_inst                                                                            ; p_mem                  ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component                                            ; altsyncram             ; work         ;
;             |altsyncram_jdg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated             ; altsyncram_jdg1        ; work         ;
;    |p_cache:p_cache_inst|                       ; 70 (70)             ; 19 (19)                   ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|p_cache:p_cache_inst                                                                                             ; p_cache                ; work         ;
;       |p_mem:p_mem_inst|                        ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|p_cache:p_cache_inst|p_mem:p_mem_inst                                                                            ; p_mem                  ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component                                            ; altsyncram             ; work         ;
;             |altsyncram_jdg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 35328       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated             ; altsyncram_jdg1        ; work         ;
;    |serial:serial_inst|                         ; 107 (16)            ; 64 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|serial:serial_inst                                                                                               ; serial                 ; work         ;
;       |UART:UART_inst|                          ; 91 (91)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PVP|serial:serial_inst|UART:UART_inst                                                                                ; UART                   ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; riptide_validation.mif ;
; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48    ; None                   ;
; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2            ; 9            ; 2            ; 9            ; 18    ; None                   ;
; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; MC10_CHR16.hex         ;
; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM                      ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                   ;
; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 512          ; 72           ; --           ; --           ; 36864 ; None                   ;
; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 512          ; 72           ; --           ; --           ; 36864 ; None                   ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |PVP|PLL0:PLL_inst                                 ; PLL0.v          ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |PVP|PRG_ROM:PRG_inst                              ; PRG_ROM.v       ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |PVP|VGA:VGA_inst|VGA_RAM:RAM_VGA                  ; VGA_RAM.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst ; CHR_ROM.v       ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |PVP|d_cache:d_cache_inst|p_mem:d_mem_inst         ; p_mem.v         ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |PVP|p_cache:p_cache_inst|p_mem:p_mem_inst         ; p_mem.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PVP|SDRAM_DP64_I:SDRAM_controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+-------------+-------------------------+-------------------------+---------------------+---------------------+---------------------+--------------------+----------------------------+------------------------+--------------+-------------------+----------------------+----------------------+----------------------+-----------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; Name                       ; state.S_INC ; state.S_WRITE_DATA_NOP2 ; state.S_WRITE_DATA_NOP1 ; state.S_WRITE_DATA3 ; state.S_WRITE_DATA2 ; state.S_WRITE_DATA1 ; state.S_WRITE_DATA ; state.S_WRITE_ACTIVATE_NOP ; state.S_WRITE_ACTIVATE ; state.S_READ ; state.S_INIT_DATA ; state.S_REFRESH_NOP3 ; state.S_REFRESH_NOP2 ; state.S_REFRESH_NOP1 ; state.S_REFRESH ; state.S_WRITE_P2_NOP2 ; state.S_WRITE_P2_NOP1 ; state.S_WRITE_P2_DATA3 ; state.S_WRITE_P2_DATA2 ; state.S_WRITE_P2_DATA1 ; state.S_WRITE_P2 ; state.S_READ_P2_DATA3 ; state.S_READ_P2_DATA2 ; state.S_READ_P2_DATA1 ; state.S_READ_P2_DATA0 ; state.S_READ_P2_NOP2 ; state.S_READ_P2_NOP1 ; state.S_READ_P2 ; state.S_ACTIVATE_P2_NOP ; state.S_ACTIVATE_P2 ; state.S_READ_P1_DATA3 ; state.S_READ_P1_DATA2 ; state.S_READ_P1_DATA1 ; state.S_READ_P1_DATA0 ; state.S_READ_P1_NOP2 ; state.S_READ_P1_NOP1 ; state.S_READ_P1 ; state.S_ACTIVATE_P1_NOP ; state.S_ACTIVATE_P1 ; state.S_IDLE ; state.S_MODE_NOP ; state.S_MODE ; state.S_INIT_DEVICE_NOP ; state.S_INIT_DEVICE ; state.S_RESET ;
+----------------------------+-------------+-------------------------+-------------------------+---------------------+---------------------+---------------------+--------------------+----------------------------+------------------------+--------------+-------------------+----------------------+----------------------+----------------------+-----------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+
; state.S_RESET              ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 0             ;
; state.S_INIT_DEVICE        ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 1                   ; 1             ;
; state.S_INIT_DEVICE_NOP    ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 1                       ; 0                   ; 1             ;
; state.S_MODE               ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 1            ; 0                       ; 0                   ; 1             ;
; state.S_MODE_NOP           ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 1                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_IDLE               ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 1            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_P1        ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 1                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_P1_NOP    ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 1                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1            ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_NOP1       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_NOP2       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_DATA0      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_DATA1      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_DATA2      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P1_DATA3      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_P2        ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 1                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_ACTIVATE_P2_NOP    ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 1                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2            ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_NOP1       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_NOP2       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_DATA0      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_DATA1      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_DATA2      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ_P2_DATA3      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2           ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 1                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2_DATA1     ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 1                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2_DATA2     ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 1                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2_DATA3     ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 1                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2_NOP1      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 1                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_P2_NOP2      ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 1                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH            ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 1               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP1       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 1                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP2       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 1                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_REFRESH_NOP3       ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 1                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INIT_DATA          ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 1                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_READ               ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 1            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_ACTIVATE     ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 1                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_ACTIVATE_NOP ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 1                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA         ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 1                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA1        ; 0           ; 0                       ; 0                       ; 0                   ; 0                   ; 1                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA2        ; 0           ; 0                       ; 0                       ; 0                   ; 1                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA3        ; 0           ; 0                       ; 0                       ; 1                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA_NOP1    ; 0           ; 0                       ; 1                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_WRITE_DATA_NOP2    ; 0           ; 1                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
; state.S_INC                ; 1           ; 0                       ; 0                       ; 0                   ; 0                   ; 0                   ; 0                  ; 0                          ; 0                      ; 0            ; 0                 ; 0                    ; 0                    ; 0                    ; 0               ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0               ; 0                       ; 0                   ; 0            ; 0                ; 0            ; 0                       ; 0                   ; 1             ;
+----------------------------+-------------+-------------------------+-------------------------+---------------------+---------------------+---------------------+--------------------+----------------------------+------------------------+--------------+-------------------+----------------------+----------------------+----------------------+-----------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------+-------------------------+---------------------+--------------+------------------+--------------+-------------------------+---------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+---------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                              ;
+---------------------------------------------------------------------+---------------------------------------------------------------------------------+
; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|merge_mask[0]          ; Stuck at GND due to stuck port data_in                                          ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[15]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[14]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[13]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[12]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[11]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[10]                               ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[9]                                ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ;
; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[8]                                ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ;
; p_cache:p_cache_inst|CPU_tag[0]                                     ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_next_I[11]                             ;
; p_cache:p_cache_inst|CPU_tag[1]                                     ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_next_I[12]                             ;
; p_cache:p_cache_inst|CPU_tag[2]                                     ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_next_I[13]                             ;
; p_cache:p_cache_inst|CPU_tag[3]                                     ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_next_I[14]                             ;
; p_cache:p_cache_inst|CPU_tag[4]                                     ; Merged with RIPTIDE_II:CPU_inst|PC:PC0|A_next_I[15]                             ;
; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[1]                          ; Merged with SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0]                          ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|n_LB_r_reg             ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]     ;
; VGA:VGA_inst|MC6847_gen3:VDG|INV_s                                  ; Merged with VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                ;
; VGA:VGA_inst|MC6847_gen3:VDG|SA_s                                   ; Merged with VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                ;
; RIPTIDE_II:CPU_inst|latch_address_w1[1]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r1[1]                             ;
; RIPTIDE_II:CPU_inst|latch_address_w1[0]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r1[0]                             ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg[1] ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1] ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg[0] ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|n_LB_w_reg             ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[2]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[3]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[4]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[0]       ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[1]       ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[2]       ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ;
; RIPTIDE_II:CPU_inst|latch_address_w4[1]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r4[1]                             ;
; RIPTIDE_II:CPU_inst|latch_address_w4[0]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r4[0]                             ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[1]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[0]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ;
; RIPTIDE_II:CPU_inst|latch_address_w3[1]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r3[1]                             ;
; RIPTIDE_II:CPU_inst|latch_address_w3[0]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r3[0]                             ;
; RIPTIDE_II:CPU_inst|latch_address_w2[1]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r2[1]                             ;
; RIPTIDE_II:CPU_inst|latch_address_w2[0]                             ; Merged with RIPTIDE_II:CPU_inst|latch_address_r2[0]                             ;
; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[12]     ; Merged with RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|long_I_reg             ;
; SDRAM_DP64_I:SDRAM_controller|state~47                              ; Lost fanout                                                                     ;
; SDRAM_DP64_I:SDRAM_controller|state~48                              ; Lost fanout                                                                     ;
; SDRAM_DP64_I:SDRAM_controller|state~49                              ; Lost fanout                                                                     ;
; SDRAM_DP64_I:SDRAM_controller|state~50                              ; Lost fanout                                                                     ;
; SDRAM_DP64_I:SDRAM_controller|state~51                              ; Lost fanout                                                                     ;
; SDRAM_DP64_I:SDRAM_controller|state~52                              ; Lost fanout                                                                     ;
; Total Number of Removed Registers = 44                              ;                                                                                 ;
+---------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1278  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1006  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; MSC:MSC_inst|p2_reset_req                                                                  ; 2       ;
; MSC:MSC_inst|p1_reset_req                                                                  ; 2       ;
; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; 16      ;
; serial:serial_inst|tx_done                                                                 ; 3       ;
; Total number of inverted registers = 4                                                     ;         ;
+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                      ;
+-------------------------------------------+------------------------------------------+------------+
; Register Name                             ; Megafunction                             ; Type       ;
+-------------------------------------------+------------------------------------------+------------+
; RIPTIDE_II:CPU_inst|PC_I_field4[0..7]     ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC_I_field3[0..7]     ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC_I_field2[0..7]     ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC_I_field1[0..7]     ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|long_I4               ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|long_I3               ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|long_I2               ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|long_I1               ; RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0    ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe3[0..15] ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe1_rtl_0 ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe2[0..15] ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe1_rtl_0 ; SHIFT_TAPS ;
; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe1[0..15] ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe1_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------+------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|word_address[0]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|refresh_timer[9]               ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|alu_I_field1[2]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PVP|MSC:MSC_inst|p2_flush_reg                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|merge_in[4]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[7]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|address[0]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|XEC             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PVP|serial:serial_inst|UART:UART_inst|rx_data[3]                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |PVP|serial:serial_inst|UART:UART_inst|tx_timer[7]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|R                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|reg_file:reg_file0|a_reg[2]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |PVP|p_cache:p_cache_inst|CPU_address_hold[15]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|ALU:ALU0|alu_reg[2]                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PVP|serial:serial_inst|UART:UART_inst|rx_frame[4]                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |PVP|serial:serial_inst|UART:UART_inst|rx_timer[5]                ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |PVP|d_cache:d_cache_inst|CPU_address_hold[5]                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|sdram_a[4]                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_reg[10]       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|init_refresh_count[0]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PVP|serial:serial_inst|UART:UART_inst|tx_frame[4]                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|data_hold[9]                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|data_hold[29]                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|data_hold[43]                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|data_hold[55]                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PVP|RIPTIDE_II:CPU_inst|IV_in[6]                                 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|address_hold[18]               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|address_hold[9]                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |PVP|SDRAM_DP64_I:SDRAM_controller|data_out[9]                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |PVP|MULTIPLEXED_HEX_DRIVER:multi_hex|Mux2                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PVP|VGA:VGA_inst|MC6847_gen3:VDG|Mux1                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |PVP|p_cache:p_cache_inst|Mux12                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |PVP|RIPTIDE_II:CPU_inst|right_rotate:right_rotate0|selected[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[2]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[33]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[20]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[49]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[11]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[46]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[26]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|d_cache:d_cache_inst|cache_d[56]                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |PVP|RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|Mux4            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |PVP|RIPTIDE_II:CPU_inst|PC:PC0|A_reg                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                 ;
+------------------------------------+------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 72                     ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WIDTH_B                            ; 1                      ; Untyped                                              ;
; WIDTHAD_B                          ; 1                      ; Untyped                                              ;
; NUMWORDS_B                         ; 1                      ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                              ;
; BYTE_SIZE                          ; 8                      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                              ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_jdg1        ; Untyped                                              ;
+------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                 ;
+------------------------------------+------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 72                     ; Signed Integer                                       ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WIDTH_B                            ; 1                      ; Untyped                                              ;
; WIDTHAD_B                          ; 1                      ; Untyped                                              ;
; NUMWORDS_B                         ; 1                      ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                              ;
; BYTE_SIZE                          ; 8                      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                              ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_jdg1        ; Untyped                                              ;
+------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PRG_ROM:PRG_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------+
; Parameter Name                     ; Value                  ; Type                            ;
+------------------------------------+------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                         ;
; OPERATION_MODE                     ; ROM                    ; Untyped                         ;
; WIDTH_A                            ; 16                     ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                         ;
; WIDTH_B                            ; 1                      ; Untyped                         ;
; WIDTHAD_B                          ; 1                      ; Untyped                         ;
; NUMWORDS_B                         ; 1                      ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                         ;
; BYTE_SIZE                          ; 8                      ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                         ;
; INIT_FILE                          ; riptide_validation.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0bb1        ; Untyped                         ;
+------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                        ;
+------------------------------------+------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                              ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                              ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                     ;
; WIDTH_B                            ; 8                      ; Signed Integer                              ;
; WIDTHAD_B                          ; 12                     ; Signed Integer                              ;
; NUMWORDS_B                         ; 4096                   ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_60i2        ; Untyped                                     ;
+------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; MC10_CHR16.hex       ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_57a1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                               ;
+----------------+----------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                            ;
; TAP_DISTANCE   ; 4              ; Untyped                                                            ;
; WIDTH          ; 9              ; Untyped                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                            ;
; CBXI_PARAMETER ; shift_taps_cmm ; Untyped                                                            ;
+----------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                                               ;
; WIDTH          ; 16             ; Untyped                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                               ;
; CBXI_PARAMETER ; shift_taps_ekm ; Untyped                                                               ;
+----------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                             ;
; Entity Instance                           ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 72                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 72                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                 ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 2                                                      ;
; Entity Instance            ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 4                                                      ;
;     -- WIDTH               ; 9                                                      ;
; Entity Instance            ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                      ;
;     -- TAP_DISTANCE        ; 3                                                      ;
;     -- WIDTH               ; 16                                                     ;
+----------------------------+--------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_inst|VGA_RAM:RAM_VGA" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; wren_b ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "d_cache:d_cache_inst|p_mem:d_mem_inst"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[71..69] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[71..69]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p_cache:p_cache_inst|p_mem:p_mem_inst"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[71..69] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[71..69]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 1278                        ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 690                         ;
;     ENA CLR           ; 214                         ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 43                          ;
;     ENA SCLR SLD      ; 27                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 44                          ;
;     SLD               ; 2                           ;
;     plain             ; 182                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1701                        ;
;     arith             ; 143                         ;
;         2 data inputs ; 133                         ;
;         3 data inputs ; 10                          ;
;     normal            ; 1558                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 194                         ;
;         3 data inputs ; 398                         ;
;         4 data inputs ; 933                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 195                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 06 20:58:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RIPTIDE-II_SDRAM -c PVP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file multiplexed_hex_driver.sv
    Info (12023): Found entity 1: MULTIPLEXED_HEX_DRIVER File: E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv Line: 1
    Info (12023): Found entity 2: hexdriver File: E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv Line: 30
    Info (12023): Found entity 3: frame_clk File: E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv Line: 56
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro "sg75", which was defined in "sdr_parameters.sv", line 30 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 80
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(120): overriding existing definition for macro "x16", which was defined in "sdr_parameters.sv", line 32 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 120
Info (12021): Found 0 design units, including 0 entities, in source file sdr_parameters.sv
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(30): overriding existing definition for macro "sg75", which was defined in "sdr_parameters.sv", line 30 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 30
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(32): overriding existing definition for macro "x16", which was defined in "sdr_parameters.sv", line 32 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 32
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(80): overriding existing definition for macro "sg75", which was defined in "sdr_parameters.sv", line 30 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 80
Warning (10274): Verilog HDL macro warning at sdr_parameters.sv(120): overriding existing definition for macro "x16", which was defined in "sdr_parameters.sv", line 32 File: E:/RIPTIDE-II_SDRAM/sdr_parameters.sv Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file sdr.sv
    Info (12023): Found entity 1: sdr File: E:/RIPTIDE-II_SDRAM/sdr.sv Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file mc6847_gen3.sv
    Info (12023): Found entity 1: MC6847_gen3 File: E:/RIPTIDE-II_SDRAM/MC6847_gen3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: VGA File: E:/RIPTIDE-II_SDRAM/VGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: E:/RIPTIDE-II_SDRAM/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.v
    Info (12023): Found entity 1: PVP File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: Testbench File: E:/RIPTIDE-II_SDRAM/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shift_merge.v
    Info (12023): Found entity 1: shift_merge File: E:/RIPTIDE-II_SDRAM/shift_merge.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file serial.sv
    Info (12023): Found entity 1: serial File: E:/RIPTIDE-II_SDRAM/serial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riptide_ii.v
    Info (12023): Found entity 1: RIPTIDE_II File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file right_rotate.v
    Info (12023): Found entity 1: right_rotate File: E:/RIPTIDE-II_SDRAM/right_rotate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: E:/RIPTIDE-II_SDRAM/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p_cache.v
    Info (12023): Found entity 1: p_cache File: E:/RIPTIDE-II_SDRAM/p_cache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file msc.v
    Info (12023): Found entity 1: MSC File: E:/RIPTIDE-II_SDRAM/MSC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mask_unit.v
    Info (12023): Found entity 1: mask_unit File: E:/RIPTIDE-II_SDRAM/mask_unit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file internal_mem.v
    Info (12023): Found entity 1: reg_file File: E:/RIPTIDE-II_SDRAM/internal_mem.v Line: 1
    Info (12023): Found entity 2: call_stack File: E:/RIPTIDE-II_SDRAM/internal_mem.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: E:/RIPTIDE-II_SDRAM/hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_unit.v
    Info (12023): Found entity 1: decode_unit File: E:/RIPTIDE-II_SDRAM/decode_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_cache.v
    Info (12023): Found entity 1: d_cache File: E:/RIPTIDE-II_SDRAM/d_cache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: E:/RIPTIDE-II_SDRAM/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_dp64_i.v
    Info (12023): Found entity 1: SDRAM_DP64_I File: E:/RIPTIDE-II_SDRAM/SDRAM_DP64_I.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p_mem.v
    Info (12023): Found entity 1: p_mem File: E:/RIPTIDE-II_SDRAM/p_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prg_rom.v
    Info (12023): Found entity 1: PRG_ROM File: E:/RIPTIDE-II_SDRAM/PRG_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_ram.v
    Info (12023): Found entity 1: VGA_RAM File: E:/RIPTIDE-II_SDRAM/VGA_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file chr_rom.v
    Info (12023): Found entity 1: CHR_ROM File: E:/RIPTIDE-II_SDRAM/CHR_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0 File: E:/RIPTIDE-II_SDRAM/PLL0.v Line: 39
Info (12127): Elaborating entity "PVP" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 66
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component" File: E:/RIPTIDE-II_SDRAM/PLL0.v Line: 98
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component" File: E:/RIPTIDE-II_SDRAM/PLL0.v Line: 98
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter: File: E:/RIPTIDE-II_SDRAM/PLL0.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: E:/RIPTIDE-II_SDRAM/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "p_cache" for hierarchy "p_cache:p_cache_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 88
Info (12128): Elaborating entity "p_mem" for hierarchy "p_cache:p_cache_inst|p_mem:p_mem_inst" File: E:/RIPTIDE-II_SDRAM/p_cache.v Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/p_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/p_mem.v Line: 85
Info (12133): Instantiated megafunction "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/RIPTIDE-II_SDRAM/p_mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "72"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf
    Info (12023): Found entity 1: altsyncram_jdg1 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jdg1" for hierarchy "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "d_cache" for hierarchy "d_cache:d_cache_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 124
Info (12128): Elaborating entity "SDRAM_DP64_I" for hierarchy "SDRAM_DP64_I:SDRAM_controller" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 164
Info (12128): Elaborating entity "PRG_ROM" for hierarchy "PRG_ROM:PRG_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/PRG_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/PRG_ROM.v Line: 81
Info (12133): Instantiated megafunction "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/RIPTIDE-II_SDRAM/PRG_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "riptide_validation.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0bb1.tdf
    Info (12023): Found entity 1: altsyncram_0bb1 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_0bb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0bb1" for hierarchy "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MULTIPLEXED_HEX_DRIVER" for hierarchy "MULTIPLEXED_HEX_DRIVER:multi_hex" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 216
Info (12128): Elaborating entity "hexdriver" for hierarchy "MULTIPLEXED_HEX_DRIVER:multi_hex|hexdriver:hex_inst_0" File: E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv Line: 4
Info (12128): Elaborating entity "frame_clk" for hierarchy "MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst" File: E:/RIPTIDE-II_SDRAM/MULTIPLEXED_HEX_DRIVER.sv Line: 8
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 234
Info (12128): Elaborating entity "UART" for hierarchy "serial:serial_inst|UART:UART_inst" File: E:/RIPTIDE-II_SDRAM/serial.sv Line: 56
Info (12128): Elaborating entity "MSC" for hierarchy "MSC:MSC_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 255
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 277
Info (12128): Elaborating entity "VGA_RAM" for hierarchy "VGA:VGA_inst|VGA_RAM:RAM_VGA" File: E:/RIPTIDE-II_SDRAM/VGA.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/VGA_RAM.v Line: 97
Info (12130): Elaborated megafunction instantiation "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/VGA_RAM.v Line: 97
Info (12133): Instantiated megafunction "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component" with the following parameter: File: E:/RIPTIDE-II_SDRAM/VGA_RAM.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60i2.tdf
    Info (12023): Found entity 1: altsyncram_60i2 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_60i2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_60i2" for hierarchy "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MC6847_gen3" for hierarchy "VGA:VGA_inst|MC6847_gen3:VDG" File: E:/RIPTIDE-II_SDRAM/VGA.v Line: 35
Info (12128): Elaborating entity "CHR_ROM" for hierarchy "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst" File: E:/RIPTIDE-II_SDRAM/MC6847_gen3.sv Line: 322
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/CHR_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component" File: E:/RIPTIDE-II_SDRAM/CHR_ROM.v Line: 81
Info (12133): Instantiated megafunction "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/RIPTIDE-II_SDRAM/CHR_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MC10_CHR16.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf
    Info (12023): Found entity 1: altsyncram_57a1 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_57a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_57a1" for hierarchy "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RIPTIDE_II" for hierarchy "RIPTIDE_II:CPU_inst" File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 296
Info (12128): Elaborating entity "reg_file" for hierarchy "RIPTIDE_II:CPU_inst|reg_file:reg_file0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 369
Info (12128): Elaborating entity "right_rotate" for hierarchy "RIPTIDE_II:CPU_inst|right_rotate:right_rotate0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 381
Info (12128): Elaborating entity "mask_unit" for hierarchy "RIPTIDE_II:CPU_inst|mask_unit:mask0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 384
Info (12128): Elaborating entity "ALU" for hierarchy "RIPTIDE_II:CPU_inst|ALU:ALU0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 397
Info (12128): Elaborating entity "shift_merge" for hierarchy "RIPTIDE_II:CPU_inst|shift_merge:shift_merge0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 409
Info (12128): Elaborating entity "PC" for hierarchy "RIPTIDE_II:CPU_inst|PC:PC0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 428
Info (12128): Elaborating entity "call_stack" for hierarchy "RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0" File: E:/RIPTIDE-II_SDRAM/PC.v Line: 30
Info (12128): Elaborating entity "decode_unit" for hierarchy "RIPTIDE_II:CPU_inst|decode_unit:decode_unit0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 464
Info (12128): Elaborating entity "hazard_unit" for hierarchy "RIPTIDE_II:CPU_inst|hazard_unit:hazard_unit0" File: E:/RIPTIDE-II_SDRAM/RIPTIDE_II.v Line: 499
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[69]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1554
        Warning (14320): Synthesized away node "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[70]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1576
        Warning (14320): Synthesized away node "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[71]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1598
        Warning (14320): Synthesized away node "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[69]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1554
        Warning (14320): Synthesized away node "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[70]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1576
        Warning (14320): Synthesized away node "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|q_a[71]" File: E:/RIPTIDE-II_SDRAM/db/altsyncram_jdg1.tdf Line: 1598
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "RIPTIDE_II:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem" is uninferred due to inappropriate RAM size File: E:/RIPTIDE-II_SDRAM/internal_mem.v Line: 22
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "RIPTIDE_II:CPU_inst|PC_I_field1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "RIPTIDE_II:CPU_inst|PC:PC0|A_pipe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (12130): Elaborated megafunction instantiation "RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0"
Info (12133): Instantiated megafunction "RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cmm.tdf
    Info (12023): Found entity 1: shift_taps_cmm File: E:/RIPTIDE-II_SDRAM/db/shift_taps_cmm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_2b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: E:/RIPTIDE-II_SDRAM/db/cntr_4pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0"
Info (12133): Instantiated megafunction "RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ekm.tdf
    Info (12023): Found entity 1: shift_taps_ekm File: E:/RIPTIDE-II_SDRAM/db/shift_taps_ekm.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf
    Info (12023): Found entity 1: altsyncram_1961 File: E:/RIPTIDE-II_SDRAM/db/altsyncram_1961.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: E:/RIPTIDE-II_SDRAM/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: E:/RIPTIDE-II_SDRAM/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: E:/RIPTIDE-II_SDRAM/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: E:/RIPTIDE-II_SDRAM/db/cntr_p8h.tdf Line: 25
Info (13000): Registers with preset signals will power-up high File: E:/RIPTIDE-II_SDRAM/MSC.v Line: 47
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 11
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: E:/RIPTIDE-II_SDRAM/toplevel.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/RIPTIDE-II_SDRAM/output_files/PVP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2563 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2301 logic cells
    Info (21064): Implemented 195 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 694 megabytes
    Info: Processing ended: Thu May 06 20:59:05 2021
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/RIPTIDE-II_SDRAM/output_files/PVP.map.smsg.


