#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-7[1].a[0] (adder)                                  0.000     0.060
$add~0^ADD~10-7[1].sumout[0] (adder)                             0.069     0.129
n4852.in[1] (.names)                                             0.000     0.129
n4852.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~6.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 2
Startpoint: $sdff~17^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~9.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~9.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-10[1].a[0] (adder)                                 0.000     0.060
$add~0^ADD~10-10[1].sumout[0] (adder)                            0.069     0.129
n4867.in[1] (.names)                                             0.000     0.129
n4867.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~9.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~9.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 3
Startpoint: $sdff~17^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~5.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~5.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~5.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-6[1].a[0] (adder)                                  0.000     0.060
$add~0^ADD~10-6[1].sumout[0] (adder)                             0.069     0.129
n4847.in[1] (.names)                                             0.000     0.129
n4847.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~5.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~5.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 4
Startpoint: $sdff~14^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~6.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~6.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~2^ADD~9-4[1].a[0] (adder)                                   0.000     0.060
$add~2^ADD~9-4[1].sumout[0] (adder)                              0.069     0.129
n4262.in[1] (.names)                                             0.000     0.129
n4262.out[0] (.names)                                            0.153     0.282
$sdff~15^Q~6.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 5
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~3.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-4[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-4[1].sumout[0] (adder)                              0.069     0.129
n4297.in[1] (.names)                                             0.000     0.129
n4297.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~3.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 6
Startpoint: $sdff~14^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~4.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~4.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-5[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-5[1].sumout[0] (adder)                              0.069     0.129
n4302.in[1] (.names)                                             0.000     0.129
n4302.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~4.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~4.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 7
Startpoint: $sdff~14^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~5.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~5.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~5.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-6[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-6[1].sumout[0] (adder)                              0.069     0.129
n4307.in[1] (.names)                                             0.000     0.129
n4307.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~5.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~5.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 8
Startpoint: $sdff~14^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~2.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~2.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~2.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-3[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-3[1].sumout[0] (adder)                              0.069     0.129
n4292.in[1] (.names)                                             0.000     0.129
n4292.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~2.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~2.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 9
Startpoint: $sdff~17^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~4.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~4.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-5[1].a[0] (adder)                                  0.000     0.060
$add~0^ADD~10-5[1].sumout[0] (adder)                             0.069     0.129
n4842.in[1] (.names)                                             0.000     0.129
n4842.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~4.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~4.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 10
Startpoint: $sdff~14^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~1.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~1.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~1.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-2[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-2[1].sumout[0] (adder)                              0.069     0.129
n4287.in[1] (.names)                                             0.000     0.129
n4287.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~1.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~1.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 11
Startpoint: $sdff~17^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~8.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~8.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-9[1].a[0] (adder)                                  0.000     0.060
$add~0^ADD~10-9[1].sumout[0] (adder)                             0.069     0.129
n4862.in[1] (.names)                                             0.000     0.129
n4862.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~8.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~8.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 12
Startpoint: $sdff~14^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~8.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~8.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-9[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-9[1].sumout[0] (adder)                              0.069     0.129
n4322.in[1] (.names)                                             0.000     0.129
n4322.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~8.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~8.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 13
Startpoint: $sdff~14^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~7.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~7.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-8[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-8[1].sumout[0] (adder)                              0.069     0.129
n4317.in[1] (.names)                                             0.000     0.129
n4317.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~7.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~7.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 14
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-1[1].a[0] (adder)                                   0.000     0.060
$add~3^ADD~8-1[1].sumout[0] (adder)                              0.069     0.129
n4282.in[1] (.names)                                             0.000     0.129
n4282.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~0.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 15
Startpoint: $sdff~17^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~7.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~7.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~0^ADD~10-8[1].a[0] (adder)                                  0.000     0.060
$add~0^ADD~10-8[1].sumout[0] (adder)                             0.069     0.129
n4857.in[1] (.names)                                             0.000     0.129
n4857.out[0] (.names)                                            0.153     0.282
$sdff~17^Q~7.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~7.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 16
Startpoint: $sdff~14^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~9.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~9.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~3^ADD~8-10[1].a[0] (adder)                                  0.000     0.060
$add~3^ADD~8-10[1].sumout[0] (adder)                             0.069     0.129
n4327.in[1] (.names)                                             0.000     0.129
n4327.out[0] (.names)                                            0.153     0.282
$sdff~14^Q~9.D[0] (.latch)                                       0.000     0.282
data arrival time                                                          0.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~9.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.282
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 17
Startpoint: $sdff~14^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~6.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~6.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~2^ADD~9-4[1].a[0] (adder)                                   0.000     0.060
$add~2^ADD~9-4[1].cout[0] (adder)                                0.049     0.110
$add~2^ADD~9-5[1].cin[0] (adder)                                 0.000     0.110
$add~2^ADD~9-5[1].sumout[0] (adder)                              0.035     0.145
n4267.in[1] (.names)                                             0.000     0.145
n4267.out[0] (.names)                                            0.153     0.298
$sdff~15^Q~7.D[0] (.latch)                                       0.000     0.298
data arrival time                                                          0.298

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.298
--------------------------------------------------------------------------------
slack (MET)                                                                0.279


#Path 18
Startpoint: $sdff~14^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~6.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~6.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~2^ADD~9-4[1].a[0] (adder)                                   0.000     0.060
$add~2^ADD~9-4[1].cout[0] (adder)                                0.049     0.110
$add~2^ADD~9-5[1].cin[0] (adder)                                 0.000     0.110
$add~2^ADD~9-5[1].cout[0] (adder)                                0.026     0.135
$add~2^ADD~9-6[1].cin[0] (adder)                                 0.000     0.135
$add~2^ADD~9-6[1].sumout[0] (adder)                              0.035     0.171
n4272.in[1] (.names)                                             0.000     0.171
n4272.out[0] (.names)                                            0.153     0.324
$sdff~15^Q~8.D[0] (.latch)                                       0.000     0.324
data arrival time                                                          0.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~8.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.324
--------------------------------------------------------------------------------
slack (MET)                                                                0.305


#Path 19
Startpoint: $sdff~17^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~5.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~3.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~1^ADD~11-4[1].a[0] (adder)                                  0.000     0.060
$add~1^ADD~11-4[1].cout[0] (adder)                               0.049     0.110
$add~1^ADD~11-5[1].cin[0] (adder)                                0.000     0.110
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026     0.135
$add~1^ADD~11-6[1].cin[0] (adder)                                0.000     0.135
$add~1^ADD~11-6[1].sumout[0] (adder)                             0.035     0.171
n4897.in[1] (.names)                                             0.000     0.171
n4897.out[0] (.names)                                            0.153     0.324
$sdff~16^Q~5.D[0] (.latch)                                       0.000     0.324
data arrival time                                                          0.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.324
--------------------------------------------------------------------------------
slack (MET)                                                                0.305


#Path 20
Startpoint: $sdff~14^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~6.clk[0] (.latch)                                     0.000     0.000
$sdff~14^Q~6.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~2^ADD~9-4[1].a[0] (adder)                                   0.000     0.060
$add~2^ADD~9-4[1].cout[0] (adder)                                0.049     0.110
$add~2^ADD~9-5[1].cin[0] (adder)                                 0.000     0.110
$add~2^ADD~9-5[1].cout[0] (adder)                                0.026     0.135
$add~2^ADD~9-6[1].cin[0] (adder)                                 0.000     0.135
$add~2^ADD~9-6[1].cout[0] (adder)                                0.026     0.161
$add~2^ADD~9-7[1].cin[0] (adder)                                 0.000     0.161
$add~2^ADD~9-7[1].sumout[0] (adder)                              0.035     0.196
n4277.in[1] (.names)                                             0.000     0.196
n4277.out[0] (.names)                                            0.153     0.349
$sdff~15^Q~9.D[0] (.latch)                                       0.000     0.349
data arrival time                                                          0.349

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~9.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.349
--------------------------------------------------------------------------------
slack (MET)                                                                0.331


#Path 21
Startpoint: $sdff~17^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~3.clk[0] (.latch)                                     0.000     0.000
$sdff~17^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     0.060
$add~1^ADD~11-4[1].a[0] (adder)                                  0.000     0.060
$add~1^ADD~11-4[1].cout[0] (adder)                               0.049     0.110
$add~1^ADD~11-5[1].cin[0] (adder)                                0.000     0.110
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026     0.135
$add~1^ADD~11-6[1].cin[0] (adder)                                0.000     0.135
$add~1^ADD~11-6[1].cout[0] (adder)                               0.026     0.161
$add~1^ADD~11-7[1].cin[0] (adder)                                0.000     0.161
$add~1^ADD~11-7[1].sumout[0] (adder)                             0.035     0.196
n4902.in[1] (.names)                                             0.000     0.196
n4902.out[0] (.names)                                            0.153     0.349
$sdff~16^Q~6.D[0] (.latch)                                       0.000     0.349
data arrival time                                                          0.349

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~6.clk[0] (.latch)                                     0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.019     0.019
data required time                                                         0.019
--------------------------------------------------------------------------------
data required time                                                        -0.019
data arrival time                                                          0.349
--------------------------------------------------------------------------------
slack (MET)                                                                0.331


#Path 22
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-6^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-6^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-6^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 23
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-7^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-7^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-7^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 24
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-1^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-1^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 25
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-5^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-5^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-5^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 26
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-4^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-4^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-4^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 27
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-3^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-3^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-3^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 28
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-0^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-0^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-0^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 29
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-1^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-1^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-1^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 30
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-0^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-0^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-0^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 31
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-1^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-1^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-1^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 32
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-2^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-2^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-2^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 33
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-2^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-2^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-2^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 34
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-3^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-3^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-3^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 35
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-4^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-4^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-4^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 36
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-6^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-6^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 37
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-14^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-14^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-14^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 38
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-13^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-13^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-13^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 39
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-12^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-12^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-12^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 40
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-11^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-11^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-11^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 41
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-10^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-10^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-10^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 42
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-9^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-9^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 43
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-8^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-8^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 44
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-7^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-7^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 45
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-8^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-8^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-8^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 46
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-5^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-5^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 47
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-4^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-4^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 48
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-3^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-3^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 49
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-2^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-2^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 50
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-6^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-6^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 51
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-0^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-0^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 52
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-19^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-19^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-19^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 53
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-9^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-9^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-9^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 54
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-11^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-11^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-11^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 55
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-6^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-6^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-6^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 56
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-5^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-5^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 57
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-4^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-4^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 58
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-3^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-3^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 59
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-2^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-2^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 60
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-1^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-1^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 61
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-0^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-0^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 62
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-19^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-19^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-19^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 63
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-18^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-18^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-18^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 64
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-17^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-17^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-17^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 65
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-16^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-16^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-16^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 66
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-15^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-15^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-15^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 67
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-14^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-14^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-14^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 68
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-13^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-13^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-13^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 69
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-12^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-12^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-12^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 70
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-5^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-5^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-5^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 71
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-10^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-10^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-10^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 72
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-9^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-9^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-9^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 73
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-8^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-8^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-8^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 74
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-7^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-7^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-7^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 75
Startpoint: $sdff~15^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-13^out2~1.addr1[7] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~7.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-13^out2~1.addr1[7] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-13^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 76
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-5^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-5^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-5^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 77
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-4^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-4^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-4^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 78
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-3^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-3^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-3^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 79
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-2^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-2^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-2^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 80
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-1^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-1^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-1^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 81
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-0^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~0-0^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~0-0^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 82
Startpoint: $sdff~15^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-19^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~15^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-19^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-19^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 83
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-8^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-8^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-8^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 84
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-7^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-7^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-7^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 85
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-6^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                0.060     0.060
dual_port_ram^MEM~3-6^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                     0.398

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
dual_port_ram^MEM~3-6^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                           0.000     0.000
cell hold time                                                              0.051     0.051
data required time                                                                    0.051
-------------------------------------------------------------------------------------------
data required time                                                                   -0.051
data arrival time                                                                     0.398
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.347


#Path 86
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-14^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-14^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-14^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 87
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-12^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-12^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-12^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 88
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-13^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-13^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-13^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 89
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-14^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-14^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-14^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 90
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-15^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-15^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-15^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 91
Startpoint: $sdff~17^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-16^out2~1.addr1[6] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                                 0.000     0.000
$sdff~17^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-16^out2~1.addr1[6] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-16^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 92
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-10^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-10^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-10^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 93
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-11^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-11^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-11^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 94
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-12^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-12^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-12^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 95
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-13^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-13^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-13^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 96
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~0-16^out2~1.addr2[3] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                                 0.000     0.000
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~0-16^out2~1.addr2[3] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~0-16^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 97
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-15^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-15^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-15^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 98
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-16^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-16^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-16^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 99
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-17^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-17^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-17^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#Path 100
Startpoint: $sdff~16^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~3-18^out2~1.addr2[5] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                                 0.000     0.000
$sdff~16^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.060
dual_port_ram^MEM~3-18^out2~1.addr2[5] (dual_port_ram)                       0.338     0.398
data arrival time                                                                      0.398

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~3-18^out2~1.clk[0] (dual_port_ram)                         0.000     0.000
clock uncertainty                                                            0.000     0.000
cell hold time                                                               0.051     0.051
data required time                                                                     0.051
--------------------------------------------------------------------------------------------
data required time                                                                    -0.051
data arrival time                                                                      0.398
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.347


#End of timing report
