-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    buf_V_7_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_6_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_load_1 : IN STD_LOGIC_VECTOR (2 downto 0);
    buf_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_7_ce0 : OUT STD_LOGIC;
    buf_V_7_we0 : OUT STD_LOGIC;
    buf_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    zext_ln156 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_6_ce0 : OUT STD_LOGIC;
    buf_V_6_we0 : OUT STD_LOGIC;
    buf_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_5_ce0 : OUT STD_LOGIC;
    buf_V_5_we0 : OUT STD_LOGIC;
    buf_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_4_ce0 : OUT STD_LOGIC;
    buf_V_4_we0 : OUT STD_LOGIC;
    buf_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_3_ce0 : OUT STD_LOGIC;
    buf_V_3_we0 : OUT STD_LOGIC;
    buf_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_we0 : OUT STD_LOGIC;
    buf_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_we0 : OUT STD_LOGIC;
    buf_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_we0 : OUT STD_LOGIC;
    buf_V_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in0_V_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in0_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln158_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal zext_ln156_cast_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kx_fu_106 : STD_LOGIC_VECTOR (1 downto 0);
    signal kx_2_fu_372_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_kx_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal oldMax_V_fu_110 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_fu_412_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_1_fu_114 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_1_fu_437_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_1_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_2_fu_118 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_2_fu_462_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_2_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_3_fu_122 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_3_fu_487_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_3_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_4_fu_126 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_4_fu_512_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_4_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_5_fu_130 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_5_fu_537_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_5_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_6_fu_134 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_6_fu_562_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_6_load : STD_LOGIC_VECTOR (2 downto 0);
    signal oldMax_V_7_fu_138 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln167_7_fu_587_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_oldMax_V_7_load : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln158_1_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_fu_402_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_1_fu_421_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_1_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_2_fu_446_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_2_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_3_fu_471_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_3_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_4_fu_496_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_4_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_5_fu_521_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_5_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_6_fu_546_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_6_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channeldata_V_7_fu_571_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1035_7_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_333 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    kx_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    kx_fu_106 <= kx_2_fu_372_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    kx_fu_106 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_1_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_1_fu_114 <= select_ln167_1_fu_437_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_1_fu_114 <= buf_V_1_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_2_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_2_fu_118 <= select_ln167_2_fu_462_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_2_fu_118 <= buf_V_2_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_3_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_3_fu_122 <= select_ln167_3_fu_487_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_3_fu_122 <= buf_V_3_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_4_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_4_fu_126 <= select_ln167_4_fu_512_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_4_fu_126 <= buf_V_4_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_5_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_5_fu_130 <= select_ln167_5_fu_537_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_5_fu_130 <= buf_V_5_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_6_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_6_fu_134 <= select_ln167_6_fu_562_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_6_fu_134 <= buf_V_6_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_7_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_7_fu_138 <= select_ln167_7_fu_587_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_7_fu_138 <= buf_V_7_load_1;
                end if;
            end if; 
        end if;
    end process;

    oldMax_V_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_333)) then
                if ((icmp_ln158_fu_366_p2 = ap_const_lv1_0)) then 
                    oldMax_V_fu_110 <= select_ln167_fu_412_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    oldMax_V_fu_110 <= buf_V_load_1;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_333_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
                ap_condition_333 <= (not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_kx_1_assign_proc : process(ap_CS_fsm_state1, kx_fu_106, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_kx_1 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_kx_1 <= kx_fu_106;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_1_load_assign_proc : process(ap_CS_fsm_state1, buf_V_1_load_1, ap_loop_init, oldMax_V_1_fu_114)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_1_load <= buf_V_1_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_1_load <= oldMax_V_1_fu_114;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_2_load_assign_proc : process(ap_CS_fsm_state1, buf_V_2_load_1, ap_loop_init, oldMax_V_2_fu_118)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_2_load <= buf_V_2_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_2_load <= oldMax_V_2_fu_118;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_3_load_assign_proc : process(ap_CS_fsm_state1, buf_V_3_load_1, ap_loop_init, oldMax_V_3_fu_122)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_3_load <= buf_V_3_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_3_load <= oldMax_V_3_fu_122;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_4_load_assign_proc : process(ap_CS_fsm_state1, buf_V_4_load_1, ap_loop_init, oldMax_V_4_fu_126)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_4_load <= buf_V_4_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_4_load <= oldMax_V_4_fu_126;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_5_load_assign_proc : process(ap_CS_fsm_state1, buf_V_5_load_1, ap_loop_init, oldMax_V_5_fu_130)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_5_load <= buf_V_5_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_5_load <= oldMax_V_5_fu_130;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_6_load_assign_proc : process(ap_CS_fsm_state1, buf_V_6_load_1, ap_loop_init, oldMax_V_6_fu_134)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_6_load <= buf_V_6_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_6_load <= oldMax_V_6_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_7_load_assign_proc : process(ap_CS_fsm_state1, buf_V_7_load_1, ap_loop_init, oldMax_V_7_fu_138)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_7_load <= buf_V_7_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_7_load <= oldMax_V_7_fu_138;
        end if; 
    end process;


    ap_sig_allocacmp_oldMax_V_load_assign_proc : process(ap_CS_fsm_state1, buf_V_load_1, ap_loop_init, oldMax_V_fu_110)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_oldMax_V_load <= buf_V_load_1;
        else 
            ap_sig_allocacmp_oldMax_V_load <= oldMax_V_fu_110;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_d0 <= 
        channeldata_V_1_fu_421_p4 when (icmp_ln1035_1_fu_431_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;

    buf_V_1_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_d0 <= 
        channeldata_V_2_fu_446_p4 when (icmp_ln1035_2_fu_456_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;

    buf_V_2_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_3_d0 <= 
        channeldata_V_3_fu_471_p4 when (icmp_ln1035_3_fu_481_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;

    buf_V_3_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_3_we0 <= ap_const_logic_1;
        else 
            buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_4_d0 <= 
        channeldata_V_4_fu_496_p4 when (icmp_ln1035_4_fu_506_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;

    buf_V_4_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_4_we0 <= ap_const_logic_1;
        else 
            buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_5_d0 <= 
        channeldata_V_5_fu_521_p4 when (icmp_ln1035_5_fu_531_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;

    buf_V_5_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_5_we0 <= ap_const_logic_1;
        else 
            buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_6_d0 <= 
        channeldata_V_6_fu_546_p4 when (icmp_ln1035_6_fu_556_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;

    buf_V_6_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_6_we0 <= ap_const_logic_1;
        else 
            buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_7_ce0 <= ap_const_logic_1;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_7_d0 <= 
        channeldata_V_7_fu_571_p4 when (icmp_ln1035_7_fu_581_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;

    buf_V_7_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_7_we0 <= ap_const_logic_1;
        else 
            buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_address0 <= zext_ln156_cast_fu_306_p1(8 - 1 downto 0);

    buf_V_ce0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_d0 <= 
        channeldata_V_fu_402_p1 when (icmp_ln1035_fu_406_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;

    buf_V_we0_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, icmp_ln158_1_fu_596_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln158_1_fu_596_p2 = ap_const_lv1_1))) then 
            buf_V_we0 <= ap_const_logic_1;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    channeldata_V_1_fu_421_p4 <= in0_V_TDATA(5 downto 3);
    channeldata_V_2_fu_446_p4 <= in0_V_TDATA(8 downto 6);
    channeldata_V_3_fu_471_p4 <= in0_V_TDATA(11 downto 9);
    channeldata_V_4_fu_496_p4 <= in0_V_TDATA(14 downto 12);
    channeldata_V_5_fu_521_p4 <= in0_V_TDATA(17 downto 15);
    channeldata_V_6_fu_546_p4 <= in0_V_TDATA(20 downto 18);
    channeldata_V_7_fu_571_p4 <= in0_V_TDATA(23 downto 21);
    channeldata_V_fu_402_p1 <= in0_V_TDATA(3 - 1 downto 0);
    icmp_ln1035_1_fu_431_p2 <= "1" when (unsigned(channeldata_V_1_fu_421_p4) > unsigned(ap_sig_allocacmp_oldMax_V_1_load)) else "0";
    icmp_ln1035_2_fu_456_p2 <= "1" when (unsigned(channeldata_V_2_fu_446_p4) > unsigned(ap_sig_allocacmp_oldMax_V_2_load)) else "0";
    icmp_ln1035_3_fu_481_p2 <= "1" when (unsigned(channeldata_V_3_fu_471_p4) > unsigned(ap_sig_allocacmp_oldMax_V_3_load)) else "0";
    icmp_ln1035_4_fu_506_p2 <= "1" when (unsigned(channeldata_V_4_fu_496_p4) > unsigned(ap_sig_allocacmp_oldMax_V_4_load)) else "0";
    icmp_ln1035_5_fu_531_p2 <= "1" when (unsigned(channeldata_V_5_fu_521_p4) > unsigned(ap_sig_allocacmp_oldMax_V_5_load)) else "0";
    icmp_ln1035_6_fu_556_p2 <= "1" when (unsigned(channeldata_V_6_fu_546_p4) > unsigned(ap_sig_allocacmp_oldMax_V_6_load)) else "0";
    icmp_ln1035_7_fu_581_p2 <= "1" when (unsigned(channeldata_V_7_fu_571_p4) > unsigned(ap_sig_allocacmp_oldMax_V_7_load)) else "0";
    icmp_ln1035_fu_406_p2 <= "1" when (unsigned(channeldata_V_fu_402_p1) > unsigned(ap_sig_allocacmp_oldMax_V_load)) else "0";
    icmp_ln158_1_fu_596_p2 <= "1" when (kx_2_fu_372_p2 = ap_const_lv2_2) else "0";
    icmp_ln158_fu_366_p2 <= "1" when (ap_sig_allocacmp_kx_1 = ap_const_lv2_2) else "0";

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_fsm_state1, in0_V_TVALID, icmp_ln158_fu_366_p2, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (in0_V_TVALID = ap_const_logic_0)))) and (icmp_ln158_fu_366_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    kx_2_fu_372_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_kx_1) + unsigned(ap_const_lv2_1));
    select_ln167_1_fu_437_p3 <= 
        channeldata_V_1_fu_421_p4 when (icmp_ln1035_1_fu_431_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_1_load;
    select_ln167_2_fu_462_p3 <= 
        channeldata_V_2_fu_446_p4 when (icmp_ln1035_2_fu_456_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_2_load;
    select_ln167_3_fu_487_p3 <= 
        channeldata_V_3_fu_471_p4 when (icmp_ln1035_3_fu_481_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_3_load;
    select_ln167_4_fu_512_p3 <= 
        channeldata_V_4_fu_496_p4 when (icmp_ln1035_4_fu_506_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_4_load;
    select_ln167_5_fu_537_p3 <= 
        channeldata_V_5_fu_521_p4 when (icmp_ln1035_5_fu_531_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_5_load;
    select_ln167_6_fu_562_p3 <= 
        channeldata_V_6_fu_546_p4 when (icmp_ln1035_6_fu_556_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_6_load;
    select_ln167_7_fu_587_p3 <= 
        channeldata_V_7_fu_571_p4 when (icmp_ln1035_7_fu_581_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_7_load;
    select_ln167_fu_412_p3 <= 
        channeldata_V_fu_402_p1 when (icmp_ln1035_fu_406_p2(0) = '1') else 
        ap_sig_allocacmp_oldMax_V_load;
    zext_ln156_cast_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln156),64));
end behav;
