11:59:49 **** Build of configuration Debug for project yest1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 2209 L:/FPGA/ICIG/project_1/vitis/test1/export/test1/test1.xpfm standalone_domain L:/FPGA/ICIG/project_1/vitis/yest1_system/Debug/system.bif
sdcard_gen --xpfm L:/FPGA/ICIG/project_1/vitis/test1/export/test1/test1.xpfm --sys_config test1 --bif L:/FPGA/ICIG/project_1/vitis/yest1_system/Debug/system.bif --bitstream L:/FPGA/ICIG/project_1/vitis/yest1/_ide/bitstream/design_1_wrapper.bit --elf L:/FPGA/ICIG/project_1/vitis/yest1/Debug/yest1.elf,ps7_cortexa9_0
creating BOOT.BIN using L:/FPGA/ICIG/project_1/vitis/yest1/_ide/bitstream/design_1_wrapper.bit
Running D:/Xilinx/Vitis/2021.2/bin/bootgen  -image L:/FPGA/ICIG/project_1/vitis/yest1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

11:59:56 Build Finished (took 7s.185ms)

