---
layout: default
title: 07_magic_lvs_drc_setup
---

---

# ğŸ› ï¸ 07_magic_lvs_drc_setup  
**Magic ï¼‹ Netgenï¼šDRC / LVS ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ï¼ˆä¸­åšç‰ˆï¼‰**  
*Magic + Netgen: DRC / LVS Setup (Mid-Level Version)*

## ğŸ“˜ æ¦‚è¦ï½œOverview
æœ¬ç« ã§ã¯ OpenLane ãŒç”Ÿæˆã—ãŸ GDS ã‚’ç”¨ã„ã¦  
**Magic ã«ã‚ˆã‚‹ DRCï¼ˆãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ï¼‰ã¨  
Netgen ã«ã‚ˆã‚‹ LVSï¼ˆå›è·¯ä¸€è‡´ãƒã‚§ãƒƒã‚¯ï¼‰ã‚’å®Ÿè¡Œã™ã‚‹ãŸã‚ã®ç’°å¢ƒæ§‹ç¯‰**ã‚’è¡Œã„ã¾ã™ã€‚  
*This chapter explains how to set up Magic for DRC and Netgen for LVS using GDS files generated from OpenLane.*

## âœ… 1. å¿…é ˆãƒ„ãƒ¼ãƒ«ã®ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ï½œ*Install Required Tools*
| Tool | Version | Purpose |
|------|---------|---------|
| **Magic** | 8.3.x | Layout viewer, DRC |
| **Netgen** | 1.5.x | LVS comparison |
| **KLayoutï¼ˆä»»æ„ï¼‰** | æœ€æ–° | GDS viewer |

### Linux / WSL2 ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«
```bash
sudo apt install magic netgen klayout -y
```

## âœ… 2. Magic ã®èµ·å‹•ã¨ GDS èª­ã¿è¾¼ã¿ï½œ*Open GDS in Magic*
```bash
export PDK_ROOT="$HOME/openlane/pdks"
magic -d XR   -T $PDK_ROOT/sky130A/libs.tech/magic/sky130A.tech   ~/openlane/designs/simple_inv/runs/*/results/final/gds/inverter.gds &
```

æ­£ã—ããƒ­ãƒ¼ãƒ‰ã•ã‚Œã¦ã„ã‚Œã°ï¼š
```
Technology: sky130A
```

## âœ… 3. DRC ã®å®Ÿè¡Œï½œ*Run DRC in Magic*
```tcl
drc check
drc count
drc why
```

## âœ… 4. Extract â†’ SPICE æŠ½å‡ºï½œ*Layout Extraction*
```tcl
extract all
ext2spice
```

## âœ… 5. æ¨©é™å•é¡Œã®å›é¿ï¼ˆé‡è¦ï¼‰ï½œ*Fix Permission Issue*
```bash
RUN_DIR=$(ls -d ~/openlane/designs/simple_inv/runs/RUN_* | tail -1)
sudo chown -R $USER:$USER "$RUN_DIR"
```

## âœ… 6. Netgen LVS ã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ—ï½œ*Prepare Netgen LVS*
```bash
VERILOG=$RUN_DIR/results/synthesis/inverter.v
LAYOUT=$RUN_DIR/results/final/gds/inverter.spice
SETUP=$PDK_ROOT/sky130A/libs.tech/netgen/sky130A_setup.tcl

netgen -batch lvs   "$VERILOG inverter"   "$LAYOUT inverter"   $SETUP   lvs_report.out
```

æˆåŠŸä¾‹ï¼š
```
Circuits match uniquely.
```

## âœ… 7. Mermaid å›³ï¼šDRC/LVS ãƒ•ãƒ­ãƒ¼
```mermaid
graph TD
    A[GDS from OpenLane] --> B[Magic Load]
    B --> C[DRC Check]
    B --> D[Extract all â†’ ext2spice]
    D --> E[Layout SPICE]
    A --> F[Verilog from Synthesis]
    E --> G[LVS with Netgen]
    F --> G
```

## âœ… 8. ã‚ˆãã‚ã‚‹ã‚¨ãƒ©ãƒ¼ï½œ*Common Issues*
| ã‚¨ãƒ©ãƒ¼ | åŸå›  | å¯¾å‡¦ |
|--------|------|-------|
| minimum.tech ãŒãƒ­ãƒ¼ãƒ‰ã•ã‚Œã‚‹ | tech ãƒ•ã‚¡ã‚¤ãƒ«æœªæŒ‡å®š | -T sky130A.tech æŒ‡å®š |
| Cannot open output file | æ¨©é™ä¸è¶³ | chown -R |
| No matching nets | ãƒ–ãƒ©ãƒƒã‚¯ãƒœãƒƒã‚¯ã‚¹ä¸è¶³ | setup.tcl ã‚’ç¢ºèª |
| Unknown layer | GDS ãƒ­ãƒ¼ãƒ‰èª¤ã‚Š | safe-mode èµ·å‹• |

## âœ… 9. ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ
| é …ç›® | OK |
|------|----|
| Magic ã§ GDS ã‚’é–‹ã‘ã‚‹ | âœ… |
| DRC å®Ÿè¡Œ | âœ… |
| extract â†’ ext2spice æˆåŠŸ | âœ… |
| Netgen LVS ãŒå®Œèµ° | âœ… |
| Circuits match ãŒå‡ºã‚‹ | âœ… |

## ğŸ‘¤ Author
ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰  
GitHub: https://github.com/Samizo-AITL
