$date
	Wed Jun 24 09:06:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DivisionTestbench $end
$var wire 32 ! rres [31:0] $end
$var wire 32 " qres [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ s $end
$scope module divider $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 # clock $end
$var wire 32 ' q [31:0] $end
$var wire 32 ( r [31:0] $end
$var wire 1 $ start $end
$var reg 32 ) current_a_q [31:0] $end
$var reg 32 * current_b [31:0] $end
$var reg 32 + current_r [31:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b0 +
b0 *
b0 )
b0 (
b0 '
b11 &
b111 %
0$
1#
b0 "
b0 !
$end
#1
1$
#2
0#
#4
b11 *
b111 "
b111 '
b111 )
b11110 ,
1#
#5
0$
#6
0#
#8
b11101 ,
1#
#10
0#
#12
b11100 ,
1#
#14
0#
#16
b11011 ,
1#
#18
0#
#20
b11010 ,
1#
#22
0#
#24
b11001 ,
1#
#26
0#
#28
b11000 ,
1#
#30
0#
#32
b10111 ,
1#
#34
0#
#36
b10110 ,
1#
#38
0#
#40
b10101 ,
1#
#42
0#
#44
b10100 ,
1#
#46
0#
#48
b10011 ,
1#
#50
0#
#52
b10010 ,
1#
#54
0#
#56
b10001 ,
1#
#58
0#
#60
b10000 ,
1#
#62
0#
#64
b1111 ,
1#
#66
0#
#68
b1110 ,
1#
#70
0#
#72
b1101 ,
1#
#74
0#
#76
b1100 ,
1#
#78
0#
#80
b1011 ,
1#
#82
0#
#84
b1010 ,
1#
#86
0#
#88
b1001 ,
1#
#90
0#
#92
b1000 ,
1#
#94
0#
#96
b111 ,
1#
#98
0#
#100
b110 ,
1#
#102
0#
#104
b101 ,
1#
#106
0#
#108
b100 ,
1#
#110
0#
#112
b11 ,
1#
#114
0#
#116
b10 ,
1#
#118
0#
#120
b1 !
b1 (
b1 +
b1 ,
b11 "
b11 '
b11 )
1#
#122
0#
#124
b10 !
b10 (
b10 +
b0 ,
b1 "
b1 '
b1 )
1#
#126
0#
#128
b11 !
b11 (
b11 +
b11111111111111111111111111111111 ,
b0 "
b0 '
b0 )
1#
#130
0#
#132
1#
#134
0#
#136
1#
#138
0#
#140
1#
#142
0#
#144
1#
#146
0#
#148
1#
#150
0#
#152
1#
#154
0#
#156
1#
#158
0#
#160
1#
#162
0#
#164
1#
#165
