#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd49c90840 .scope module, "tb_mips_cpu" "tb_mips_cpu" 2 1;
 .timescale 0 0;
v000001dd49d03720_0 .var "clk", 0 0;
v000001dd49d046c0_0 .net "pcAtual", 31 0, L_000001dd49ca5940;  1 drivers
v000001dd49d03e00_0 .var "reset", 0 0;
S_000001dd49c909d0 .scope module, "uut" "mips_cpu" 2 7, 3 1 0, S_000001dd49c90840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pcAtual";
v000001dd49d05160_0 .net "ALUOperation", 3 0, v000001dd49c9dd20_0;  1 drivers
v000001dd49d041c0_0 .net "ALUResult", 31 0, v000001dd49c9daa0_0;  1 drivers
v000001dd49d03a40_0 .net "ALUSrc", 0 0, v000001dd49cf9410_0;  1 drivers
v000001dd49d03ae0_0 .net "MemWrite", 0 0, v000001dd49cf8ab0_0;  1 drivers
v000001dd49d03860_0 .net "ReadData1", 31 0, L_000001dd49ca5390;  1 drivers
v000001dd49d03900_0 .net "ReadData2", 31 0, L_000001dd49ca5010;  1 drivers
v000001dd49d035e0_0 .net "ReadDataMem", 31 0, L_000001dd49ca5860;  1 drivers
v000001dd49d04f80_0 .net "RegDst", 0 0, v000001dd49cf9050_0;  1 drivers
v000001dd49d05020_0 .net "RegWrite", 0 0, v000001dd49cfa090_0;  1 drivers
v000001dd49d03b80_0 .net "WriteData", 31 0, L_000001dd49d159c0;  1 drivers
v000001dd49d032c0_0 .net "Zero", 0 0, L_000001dd49d04bc0;  1 drivers
v000001dd49d04da0_0 .net *"_ivl_11", 15 0, L_000001dd49d04d00;  1 drivers
v000001dd49d034a0_0 .net *"_ivl_12", 31 0, L_000001dd49d166e0;  1 drivers
L_000001dd49d401a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49d04760_0 .net *"_ivl_15", 15 0, L_000001dd49d401a8;  1 drivers
v000001dd49d050c0_0 .net *"_ivl_25", 15 0, L_000001dd49d160a0;  1 drivers
v000001dd49d04260_0 .net *"_ivl_26", 31 0, L_000001dd49d16b40;  1 drivers
L_000001dd49d40280 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49d04c60_0 .net *"_ivl_29", 15 0, L_000001dd49d40280;  1 drivers
v000001dd49d03360_0 .net *"_ivl_30", 31 0, L_000001dd49d16d20;  1 drivers
v000001dd49d04a80_0 .net *"_ivl_32", 29 0, L_000001dd49d16820;  1 drivers
L_000001dd49d402c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49d03c20_0 .net *"_ivl_34", 1 0, L_000001dd49d402c8;  1 drivers
v000001dd49d04b20_0 .net *"_ivl_5", 4 0, L_000001dd49d049e0;  1 drivers
v000001dd49d04120_0 .net *"_ivl_7", 4 0, L_000001dd49d044e0;  1 drivers
v000001dd49d03400_0 .net "branchAddress", 31 0, L_000001dd49d168c0;  1 drivers
v000001dd49d04800_0 .net "clk", 0 0, v000001dd49d03720_0;  1 drivers
v000001dd49d04620_0 .net "instrucao", 31 0, L_000001dd49ca55c0;  1 drivers
v000001dd49d03cc0_0 .net "jumpAddress", 31 0, L_000001dd49d15420;  1 drivers
v000001dd49d03d60_0 .net "pcAtual", 31 0, L_000001dd49ca5940;  alias, 1 drivers
v000001dd49d03540_0 .net "pcSrc", 1 0, v000001dd49cf9cd0_0;  1 drivers
v000001dd49d03680_0 .net "reset", 0 0, v000001dd49d03e00_0;  1 drivers
L_000001dd49d043a0 .part L_000001dd49ca55c0, 21, 5;
L_000001dd49d04440 .part L_000001dd49ca55c0, 16, 5;
L_000001dd49d049e0 .part L_000001dd49ca55c0, 11, 5;
L_000001dd49d044e0 .part L_000001dd49ca55c0, 16, 5;
L_000001dd49d04580 .functor MUXZ 5, L_000001dd49d044e0, L_000001dd49d049e0, v000001dd49cf9050_0, C4<>;
L_000001dd49d04d00 .part L_000001dd49ca55c0, 0, 16;
L_000001dd49d166e0 .concat [ 16 16 0 0], L_000001dd49d04d00, L_000001dd49d401a8;
L_000001dd49d15b00 .functor MUXZ 32, L_000001dd49ca5010, L_000001dd49d166e0, v000001dd49cf9410_0, C4<>;
L_000001dd49d15ec0 .part L_000001dd49ca55c0, 26, 6;
L_000001dd49d15ba0 .part L_000001dd49ca55c0, 0, 6;
L_000001dd49d15f60 .part L_000001dd49ca55c0, 0, 26;
L_000001dd49d160a0 .part L_000001dd49ca55c0, 0, 16;
L_000001dd49d16b40 .concat [ 16 16 0 0], L_000001dd49d160a0, L_000001dd49d40280;
L_000001dd49d16820 .part L_000001dd49d16b40, 0, 30;
L_000001dd49d16d20 .concat [ 2 30 0 0], L_000001dd49d402c8, L_000001dd49d16820;
L_000001dd49d168c0 .arith/sum 32, L_000001dd49ca5940, L_000001dd49d16d20;
L_000001dd49d159c0 .functor MUXZ 32, v000001dd49c9daa0_0, L_000001dd49ca5860, v000001dd49cf8ab0_0, C4<>;
S_000001dd49c9b100 .scope module, "alu" "alu" 3 38, 4 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOperation";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001dd49c9da00_0 .net "A", 31 0, L_000001dd49ca5390;  alias, 1 drivers
v000001dd49c9de60_0 .net "ALUOperation", 3 0, v000001dd49c9dd20_0;  alias, 1 drivers
v000001dd49c9daa0_0 .var "ALUResult", 31 0;
v000001dd49c9db40_0 .net "B", 31 0, L_000001dd49d15b00;  1 drivers
v000001dd49c9df00_0 .net "Zero", 0 0, L_000001dd49d04bc0;  alias, 1 drivers
L_000001dd49d40160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd49c9dc80_0 .net/2u *"_ivl_0", 31 0, L_000001dd49d40160;  1 drivers
E_000001dd49ca1d60 .event anyedge, v000001dd49c9de60_0, v000001dd49c9da00_0, v000001dd49c9db40_0;
L_000001dd49d04bc0 .cmp/eq 32, v000001dd49c9daa0_0, L_000001dd49d40160;
S_000001dd49c9b290 .scope module, "control" "unidade_controle" 3 56, 5 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 4 "ALUOperation";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "pcSrc";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
v000001dd49c9dd20_0 .var "ALUOperation", 3 0;
v000001dd49cf9410_0 .var "ALUSrc", 0 0;
v000001dd49cf8ab0_0 .var "MemWrite", 0 0;
v000001dd49cf9050_0 .var "RegDst", 0 0;
v000001dd49cfa090_0 .var "RegWrite", 0 0;
v000001dd49cf9730_0 .net "funct", 5 0, L_000001dd49d15ba0;  1 drivers
v000001dd49cf9690_0 .net "opcode", 5 0, L_000001dd49d15ec0;  1 drivers
v000001dd49cf9cd0_0 .var "pcSrc", 1 0;
E_000001dd49ca1ee0 .event anyedge, v000001dd49cf9690_0, v000001dd49cf9730_0;
S_000001dd49c83890 .scope module, "data_mem" "memoria_dados" 3 47, 6 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 32 "ReadData";
L_000001dd49ca5860 .functor BUFZ 32, L_000001dd49d17180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49cf9eb0_0 .net "MemWrite", 0 0, v000001dd49cf8ab0_0;  alias, 1 drivers
v000001dd49cf8290_0 .net "ReadData", 31 0, L_000001dd49ca5860;  alias, 1 drivers
v000001dd49cf8b50_0 .net "WriteData", 31 0, L_000001dd49ca5010;  alias, 1 drivers
v000001dd49cf94b0_0 .net *"_ivl_0", 31 0, L_000001dd49d17180;  1 drivers
v000001dd49cf9a50_0 .net *"_ivl_3", 7 0, L_000001dd49d16960;  1 drivers
v000001dd49cf92d0_0 .net *"_ivl_4", 9 0, L_000001dd49d16000;  1 drivers
L_000001dd49d401f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49cf97d0_0 .net *"_ivl_7", 1 0, L_000001dd49d401f0;  1 drivers
v000001dd49cf95f0_0 .net "addr", 31 0, v000001dd49c9daa0_0;  alias, 1 drivers
v000001dd49cf8330_0 .net "clk", 0 0, v000001dd49d03720_0;  alias, 1 drivers
v000001dd49cf8fb0 .array "memoria", 0 255, 31 0;
E_000001dd49ca1fe0 .event posedge, v000001dd49cf8330_0;
L_000001dd49d17180 .array/port v000001dd49cf8fb0, L_000001dd49d16000;
L_000001dd49d16960 .part v000001dd49c9daa0_0, 2, 8;
L_000001dd49d16000 .concat [ 8 2 0 0], L_000001dd49d16960, L_000001dd49d401f0;
S_000001dd49c83a20 .scope module, "fetch" "fetch_unit" 3 15, 7 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "branchAddress";
    .port_info 3 /INPUT 32 "jumpAddress";
    .port_info 4 /INPUT 2 "pcSrc";
    .port_info 5 /OUTPUT 32 "instrucao";
    .port_info 6 /OUTPUT 32 "pcAtual";
L_000001dd49ca5940 .functor BUFZ 32, v000001dd49cf9f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49cf8dd0_0 .net "branchAddress", 31 0, L_000001dd49d168c0;  alias, 1 drivers
v000001dd49cf8830_0 .net "clk", 0 0, v000001dd49d03720_0;  alias, 1 drivers
v000001dd49cf9550_0 .net "instrucao", 31 0, L_000001dd49ca55c0;  alias, 1 drivers
v000001dd49cf9870_0 .net "jumpAddress", 31 0, L_000001dd49d15420;  alias, 1 drivers
v000001dd49cf9f50_0 .var "pc", 31 0;
v000001dd49cf8c90_0 .net "pcAtual", 31 0, L_000001dd49ca5940;  alias, 1 drivers
v000001dd49cf9190_0 .net "pcSrc", 1 0, v000001dd49cf9cd0_0;  alias, 1 drivers
v000001dd49cf99b0_0 .net "reset", 0 0, v000001dd49d03e00_0;  alias, 1 drivers
E_000001dd49ca15a0 .event posedge, v000001dd49cf99b0_0, v000001dd49cf8330_0;
S_000001dd49c7fca0 .scope module, "mem_inst" "memoria_instrucoes" 7 14, 8 1 0, S_000001dd49c83a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instrucao";
L_000001dd49ca55c0 .functor BUFZ 32, L_000001dd49d048a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49cf8bf0_0 .net *"_ivl_0", 31 0, L_000001dd49d048a0;  1 drivers
v000001dd49cf9d70_0 .net *"_ivl_3", 7 0, L_000001dd49d04940;  1 drivers
v000001dd49cf9370_0 .net *"_ivl_4", 9 0, L_000001dd49d03ea0;  1 drivers
L_000001dd49d40088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49cf9e10_0 .net *"_ivl_7", 1 0, L_000001dd49d40088;  1 drivers
v000001dd49cf90f0_0 .net "addr", 31 0, v000001dd49cf9f50_0;  1 drivers
v000001dd49cf9230_0 .var/i "i", 31 0;
v000001dd49cf9b90_0 .net "instrucao", 31 0, L_000001dd49ca55c0;  alias, 1 drivers
v000001dd49cf9910 .array "memoria", 0 255, 31 0;
L_000001dd49d048a0 .array/port v000001dd49cf9910, L_000001dd49d03ea0;
L_000001dd49d04940 .part v000001dd49cf9f50_0, 2, 8;
L_000001dd49d03ea0 .concat [ 8 2 0 0], L_000001dd49d04940, L_000001dd49d40088;
S_000001dd49c7fe30 .scope module, "jump" "jump_unit" 3 68, 9 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "jumpAddr";
    .port_info 1 /INPUT 32 "pcAtual";
    .port_info 2 /OUTPUT 32 "jumpAddress";
v000001dd49cf9af0_0 .net *"_ivl_1", 3 0, L_000001dd49d170e0;  1 drivers
L_000001dd49d40238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49cfa130_0 .net/2u *"_ivl_2", 1 0, L_000001dd49d40238;  1 drivers
v000001dd49cf9ff0_0 .net "jumpAddr", 25 0, L_000001dd49d15f60;  1 drivers
v000001dd49cf8d30_0 .net "jumpAddress", 31 0, L_000001dd49d15420;  alias, 1 drivers
v000001dd49cf85b0_0 .net "pcAtual", 31 0, L_000001dd49ca5940;  alias, 1 drivers
L_000001dd49d170e0 .part L_000001dd49ca5940, 28, 4;
L_000001dd49d15420 .concat [ 2 26 4 0], L_000001dd49d40238, L_000001dd49d15f60, L_000001dd49d170e0;
S_000001dd49c7ac20 .scope module, "regs" "registradores" 3 26, 10 1 0, S_000001dd49c909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "ReadRegister1";
    .port_info 2 /INPUT 5 "ReadRegister2";
    .port_info 3 /INPUT 5 "WriteRegister";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_000001dd49ca5390 .functor BUFZ 32, L_000001dd49d03fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd49ca5010 .functor BUFZ 32, L_000001dd49d04e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd49cf8e70_0 .net "ReadData1", 31 0, L_000001dd49ca5390;  alias, 1 drivers
v000001dd49cf83d0_0 .net "ReadData2", 31 0, L_000001dd49ca5010;  alias, 1 drivers
v000001dd49cf8470_0 .net "ReadRegister1", 4 0, L_000001dd49d043a0;  1 drivers
v000001dd49cf9c30_0 .net "ReadRegister2", 4 0, L_000001dd49d04440;  1 drivers
v000001dd49cf8a10_0 .net "RegWrite", 0 0, v000001dd49cfa090_0;  alias, 1 drivers
v000001dd49cf8510_0 .net "WriteData", 31 0, L_000001dd49d159c0;  alias, 1 drivers
v000001dd49cf8650_0 .net "WriteRegister", 4 0, L_000001dd49d04580;  1 drivers
v000001dd49cf88d0_0 .net *"_ivl_0", 31 0, L_000001dd49d03fe0;  1 drivers
v000001dd49cf86f0_0 .net *"_ivl_10", 6 0, L_000001dd49d04300;  1 drivers
L_000001dd49d40118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49cf8790_0 .net *"_ivl_13", 1 0, L_000001dd49d40118;  1 drivers
v000001dd49cf8970_0 .net *"_ivl_2", 6 0, L_000001dd49d04080;  1 drivers
L_000001dd49d400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd49cf8f10_0 .net *"_ivl_5", 1 0, L_000001dd49d400d0;  1 drivers
v000001dd49d039a0_0 .net *"_ivl_8", 31 0, L_000001dd49d04e40;  1 drivers
v000001dd49d04ee0_0 .net "clk", 0 0, v000001dd49d03720_0;  alias, 1 drivers
v000001dd49d037c0_0 .var/i "i", 31 0;
v000001dd49d03f40 .array "registers", 0 31, 31 0;
L_000001dd49d03fe0 .array/port v000001dd49d03f40, L_000001dd49d04080;
L_000001dd49d04080 .concat [ 5 2 0 0], L_000001dd49d043a0, L_000001dd49d400d0;
L_000001dd49d04e40 .array/port v000001dd49d03f40, L_000001dd49d04300;
L_000001dd49d04300 .concat [ 5 2 0 0], L_000001dd49d04440, L_000001dd49d40118;
    .scope S_000001dd49c7fca0;
T_0 ;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dd49cf9910, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dd49cf9910, 4, 0;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dd49cf9910, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001dd49cf9910, 4, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001dd49cf9230_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001dd49cf9230_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001dd49cf9230_0;
    %store/vec4a v000001dd49cf9910, 4, 0;
    %load/vec4 v000001dd49cf9230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49cf9230_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000001dd49c83a20;
T_1 ;
    %wait E_000001dd49ca15a0;
    %load/vec4 v000001dd49cf99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd49cf9f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd49cf9190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %load/vec4 v000001dd49cf9f50_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001dd49cf9f50_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001dd49cf9f50_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001dd49cf9f50_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001dd49cf8dd0_0;
    %assign/vec4 v000001dd49cf9f50_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001dd49cf9870_0;
    %assign/vec4 v000001dd49cf9f50_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd49c7ac20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49d037c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001dd49d037c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001dd49d037c0_0;
    %store/vec4a v000001dd49d03f40, 4, 0;
    %load/vec4 v000001dd49d037c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd49d037c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001dd49c7ac20;
T_3 ;
    %wait E_000001dd49ca1fe0;
    %load/vec4 v000001dd49cf8a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001dd49cf8650_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001dd49cf8510_0;
    %load/vec4 v000001dd49cf8650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49d03f40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dd49c9b100;
T_4 ;
    %wait E_000001dd49ca1d60;
    %load/vec4 v000001dd49c9de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %and;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %or;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %add;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %sub;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001dd49c9da00_0;
    %load/vec4 v000001dd49c9db40_0;
    %or;
    %inv;
    %store/vec4 v000001dd49c9daa0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dd49c83890;
T_5 ;
    %wait E_000001dd49ca1fe0;
    %load/vec4 v000001dd49cf9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dd49cf8b50_0;
    %load/vec4 v000001dd49cf95f0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd49cf8fb0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dd49c9b290;
T_6 ;
    %wait E_000001dd49ca1ee0;
    %load/vec4 v000001dd49cf9690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %load/vec4 v000001dd49cf9730_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cfa090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49cf9050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001dd49cf9cd0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd49c9dd20_0, 0, 4;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dd49c90840;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001dd49d03720_0;
    %inv;
    %store/vec4 v000001dd49d03720_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dd49c90840;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49d03720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd49d03e00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd49d03e00_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001dd49c90840;
T_9 ;
    %vpi_call 2 26 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd49c90840 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_mips_cpu.v";
    "mips_cpu.v";
    "alu.v";
    "unidade_controle.v";
    "memoria_dados.v";
    "fetch_unit.v";
    "memoria_instrucoes.v";
    "jump_unit.v";
    "registradores.v";
