Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 19 07:53:12 2020
| Host         : Youngsc-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            1 |
|      6 |            3 |
|      7 |            8 |
|      8 |            8 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           24 |
| Yes          | No                    | No                     |             111 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------+---------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal      |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------+---------------------+------------------+----------------+
| ~clk_IBUF_BUFG        |                         |                     |                1 |              1 |
|  clk_1ms_BUFG         |                         | T/start11_out       |                1 |              1 |
| ~clk_1ms_BUFG         |                         |                     |                1 |              1 |
| ~clk_IBUF_BUFG        |                         | T/tm3[9]_i_1_n_0    |                3 |              4 |
|  clk_IBUF_BUFG        | Lsd/lsd2[5]_i_2_n_0     | Lsd/lsd2[5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG        | T/ST/T5/light           |                     |                1 |              6 |
| ~clk_IBUF_BUFG        | T/tm2[9]                | T/tm3[9]_i_1_n_0    |                2 |              6 |
|  clk_IBUF_BUFG        | SN/T1/light_0           |                     |                3 |              7 |
|  clk_IBUF_BUFG        | SN/T2/light             |                     |                4 |              7 |
|  clk_IBUF_BUFG        | SN/T3/light             |                     |                3 |              7 |
|  clk_IBUF_BUFG        | SN/T4/light             |                     |                3 |              7 |
|  clk_IBUF_BUFG        | T/ST/T6/light           |                     |                2 |              7 |
|  clk_IBUF_BUFG        | T/ST/T7/light           |                     |                3 |              7 |
|  SN/counter_reg[15]_0 |                         |                     |                2 |              7 |
|  SN/counter_reg[15]_0 | SN/Figure0[6]_i_1_n_0   |                     |                2 |              7 |
|  clk_IBUF_BUFG        | Lsd/lsd[7]_i_2_n_0      | Lsd/lsd[7]_i_1_n_0  |                5 |              8 |
| ~clk_IBUF_BUFG        | T/tm3[8]_i_2_n_0        | T/tm3[8]_i_1_n_0    |                4 |              8 |
| ~clk_IBUF_BUFG        | T/tm3[9]                | T/tm2[8]_i_1_n_0    |                2 |              8 |
|  clk_1ms_BUFG         | T/count_reg[0]_0        | T/count_reg[2]_0    |                2 |              8 |
|  clk_1ms_BUFG         | T/ini_reg_0             | T/count_reg[2]      |                2 |              8 |
|  clk_1ms_BUFG         | T/count_reg[1][0]       |                     |                4 |              8 |
|  clk_1ms_BUFG         | T/E[0]                  |                     |                2 |              8 |
|  SN/counter_reg[15]_0 | T/ST/Figure1[7]_i_1_n_0 |                     |                4 |              8 |
|  clk_1ms_BUFG         |                         |                     |                9 |             14 |
|  clk_IBUF_BUFG        |                         |                     |                6 |             19 |
|  clk_IBUF_BUFG        |                         | clear               |                6 |             21 |
| ~clk_IBUF_BUFG        |                         | T/tm3[8]_i_2_n_0    |                6 |             21 |
|  clk_IBUF_BUFG        |                         | Lsd/lsd[7]_i_2_n_0  |                8 |             32 |
|  clk_IBUF_BUFG        | lsdpower3               | Lsd/cntt            |                8 |             32 |
|  clk_1ms_BUFG         | T/init_reg_1[0]         |                     |                7 |             32 |
+-----------------------+-------------------------+---------------------+------------------+----------------+


