 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:59:03 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.30       0.30 r
  U761/Y (NBUFFX8_RVT)                     0.12       0.42 r
  U1169/Y (XNOR2X2_RVT)                    0.18       0.60 f
  U933/Y (OR2X1_RVT)                       0.12       0.72 f
  U930/Y (INVX1_RVT)                       0.05       0.77 r
  U1160/Y (OA21X1_RVT)                     0.13       0.90 r
  U952/Y (INVX1_RVT)                       0.04       0.93 f
  U664/Y (AO21X1_RVT)                      0.13       1.07 f
  U657/Y (AO21X1_RVT)                      0.10       1.17 f
  U1073/Y (NAND2X0_RVT)                    0.08       1.25 r
  U1220/Y (AND2X1_RVT)                     0.10       1.35 r
  U996/Y (OA21X1_RVT)                      0.13       1.48 r
  U995/Y (INVX4_RVT)                       0.07       1.55 f
  U1490/Y (AO21X1_RVT)                     0.18       1.73 f
  U1119/Y (XNOR2X2_RVT)                    0.16       1.89 f
  U1491/Y (NAND2X0_RVT)                    0.08       1.97 r
  U1496/Y (NAND2X0_RVT)                    0.07       2.04 f
  Delay3_out1_reg[39]/D (DFFX1_RVT)        0.00       2.04 f
  data arrival time                                   2.04

  clock clk (rise edge)                    1.38       1.38
  clock network delay (ideal)              0.00       1.38
  Delay3_out1_reg[39]/CLK (DFFX1_RVT)      0.00       1.38 r
  library setup time                      -0.14       1.23
  data required time                                  1.23
  -----------------------------------------------------------
  data required time                                  1.23
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.81


1
