Analysis & Synthesis report for ship_animation
Mon Dec 02 00:42:53 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ship_animation|current_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1
 19. Source assignments for animation:anirom|altsyncram:altsyncram_component|altsyncram_9k81:auto_generated
 20. Source assignments for game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated
 21. Source assignments for start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated
 22. Source assignments for explosion:explosion_rom|altsyncram:altsyncram_component|altsyncram_7581:auto_generated
 23. Source assignments for you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |ship_animation
 25. Parameter Settings for User Entity Instance: enemy_ram:enemy1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 32. Parameter Settings for User Entity Instance: animation:anirom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: game_over:game_over_rom|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: start_screen:restart_rom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: explosion:explosion_rom|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: you_win:winrom|altsyncram:altsyncram_component
 37. altsyncram Parameter Settings by Entity Instance
 38. altpll Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "you_win:winrom"
 40. Port Connectivity Checks: "vga_adapter:VGA"
 41. Port Connectivity Checks: "enemy_ram:enemy1"
 42. Port Connectivity Checks: "one_second_clock:one_sec"
 43. Port Connectivity Checks: "enemy_delay_2_seconds:inst1"
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+------------------------------------+---------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 02 00:42:52 2013             ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2.11 SJ Full Version ;
; Revision Name                      ; ship_animation                                    ;
; Top-level Entity Name              ; ship_animation                                    ;
; Family                             ; Cyclone II                                        ;
; Total logic elements               ; 1,472                                             ;
;     Total combinational functions  ; 1,428                                             ;
;     Dedicated logic registers      ; 640                                               ;
; Total registers                    ; 640                                               ;
; Total pins                         ; 85                                                ;
; Total virtual pins                 ; 0                                                 ;
; Total memory bits                  ; 354,064                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                 ;
; Total PLLs                         ; 1                                                 ;
+------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ship_animation     ; ship_animation     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                    ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+
; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/you_win.v ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/you_win.v                ;
; ship_animation.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/ship_animation.v         ;
; enemy_ram.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/enemy_ram.v              ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;
; aglobal111.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                   ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;
; altrom.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                                       ;
; altram.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                                       ;
; altdpram.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                     ;
; altsyncram_emr1.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_emr1.tdf   ;
; vga_adapter.v                                                                    ; yes             ; Auto-Found Verilog HDL File            ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/vga_adapter.v            ;
; vga_address_translator.v                                                         ; yes             ; Auto-Found Verilog HDL File            ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/vga_address_translator.v ;
; altsyncram_ncg1.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_ncg1.tdf   ;
; altsyncram_n6r1.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_n6r1.tdf   ;
; decode_6oa.tdf                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/decode_6oa.tdf        ;
; mux_hib.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/mux_hib.tdf           ;
; vga_pll.v                                                                        ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/vga_pll.v                ;
; altpll.tdf                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                       ;
; stratix_pll.inc                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;
; stratixii_pll.inc                                                                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;
; cycloneii_pll.inc                                                                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;
; vga_controller.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/vga_controller.v         ;
; animation.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/animation.v              ;
; altsyncram_9k81.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_9k81.tdf   ;
; ship_and_enemy.mif                                                               ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/ship_and_enemy.mif       ;
; game_over.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/game_over.v              ;
; altsyncram_4781.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_4781.tdf   ;
; game-over.mif                                                                    ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/game-over.mif            ;
; decode_9oa.tdf                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/decode_9oa.tdf        ;
; mux_kib.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/mux_kib.tdf           ;
; start_screen.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/start_screen.v           ;
; altsyncram_ej81.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_ej81.tdf   ;
; start_screen.mif                                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/start_screen.mif         ;
; explosion.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/explosion.v              ;
; altsyncram_7581.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_7581.tdf   ;
; explosion.mif                                                                    ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/explosion.mif            ;
; altsyncram_ec81.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/altsyncram_ec81.tdf   ;
; win_screen.mif                                                                   ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/win_screen.mif           ;
; decode_ppa.tdf                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/decode_ppa.tdf        ;
; mux_4kb.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/db/mux_4kb.tdf           ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,472    ;
;                                             ;          ;
; Total combinational functions               ; 1428     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 416      ;
;     -- 3 input functions                    ; 370      ;
;     -- <=2 input functions                  ; 642      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 722      ;
;     -- arithmetic mode                      ; 706      ;
;                                             ;          ;
; Total registers                             ; 640      ;
;     -- Dedicated logic registers            ; 640      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 85       ;
; Total memory bits                           ; 354064   ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 687      ;
; Total fan-out                               ; 7726     ;
; Average fan-out                             ; 3.43     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ship_animation                                         ; 1428 (1174)       ; 640 (543)    ; 354064      ; 0            ; 0       ; 0         ; 85   ; 0            ; |ship_animation                                                                                                                       ;              ;
;    |animation:anirom|                                   ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|animation:anirom                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|animation:anirom|altsyncram:altsyncram_component                                                                      ;              ;
;          |altsyncram_9k81:auto_generated|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|animation:anirom|altsyncram:altsyncram_component|altsyncram_9k81:auto_generated                                       ;              ;
;    |enemy_ram:enemy1|                                   ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|enemy_ram:enemy1                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|enemy_ram:enemy1|altsyncram:altsyncram_component                                                                      ;              ;
;          |altsyncram_emr1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated                                       ;              ;
;    |explosion:explosion_rom|                            ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|explosion:explosion_rom                                                                                               ;              ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|explosion:explosion_rom|altsyncram:altsyncram_component                                                               ;              ;
;          |altsyncram_7581:auto_generated|               ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|explosion:explosion_rom|altsyncram:altsyncram_component|altsyncram_7581:auto_generated                                ;              ;
;    |game_over:game_over_rom|                            ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|game_over:game_over_rom                                                                                               ;              ;
;       |altsyncram:altsyncram_component|                 ; 20 (0)            ; 3 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|game_over:game_over_rom|altsyncram:altsyncram_component                                                               ;              ;
;          |altsyncram_4781:auto_generated|               ; 20 (0)            ; 3 (3)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated                                ;              ;
;             |decode_9oa:deep_decode|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|decode_9oa:deep_decode         ;              ;
;             |mux_kib:mux2|                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|mux_kib:mux2                   ;              ;
;    |new_clock_delay:delaying|                           ; 50 (50)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|new_clock_delay:delaying                                                                                              ;              ;
;    |random_number:test1|                                ; 52 (2)            ; 35 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|random_number:test1                                                                                                   ;              ;
;       |clock_delay:delay|                               ; 50 (50)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|random_number:test1|clock_delay:delay                                                                                 ;              ;
;    |start_screen:restart_rom|                           ; 12 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|start_screen:restart_rom                                                                                              ;              ;
;       |altsyncram:altsyncram_component|                 ; 12 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|start_screen:restart_rom|altsyncram:altsyncram_component                                                              ;              ;
;          |altsyncram_ej81:auto_generated|               ; 12 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated                               ;              ;
;             |mux_kib:mux2|                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated|mux_kib:mux2                  ;              ;
;    |vga_adapter:VGA|                                    ; 105 (3)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_ncg1:auto_generated|               ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated                                                 ;              ;
;             |altsyncram_n6r1:altsyncram1|               ; 24 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1                     ;              ;
;                |decode_6oa:decode4|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode4  ;              ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a ;              ;
;                |decode_6oa:decode_b|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b ;              ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5        ;              ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|vga_address_translator:user_input_translator                                                          ;              ;
;       |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
;    |you_win:winrom|                                     ; 15 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|you_win:winrom                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|                 ; 15 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|you_win:winrom|altsyncram:altsyncram_component                                                                        ;              ;
;          |altsyncram_ec81:auto_generated|               ; 15 (0)            ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated                                         ;              ;
;             |mux_4kb:mux2|                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ship_animation|you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|mux_4kb:mux2                            ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; animation:anirom|altsyncram:altsyncram_component|altsyncram_9k81:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 256          ; 3            ; --           ; --           ; 768    ; ship_and_enemy.mif ;
; enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None               ;
; explosion:explosion_rom|altsyncram:altsyncram_component|altsyncram_7581:auto_generated|ALTSYNCRAM            ; AUTO ; ROM              ; 256          ; 3            ; --           ; --           ; 768    ; explosion.mif      ;
; game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|ALTSYNCRAM            ; AUTO ; ROM              ; 32768        ; 3            ; --           ; --           ; 98304  ; game-over.mif      ;
; start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 32768        ; 3            ; --           ; --           ; 98304  ; start_screen.mif   ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 19200        ; 3            ; 19200        ; 3            ; 57600  ; None               ;
; you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ALTSYNCRAM                     ; AUTO ; ROM              ; 65536        ; 3            ; --           ; --           ; 196608 ; win_screen.mif     ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |ship_animation|animation:anirom              ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/animation.v    ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |ship_animation|enemy_ram:enemy1              ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/enemy_ram.v    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |ship_animation|explosion:explosion_rom       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/explosion.v    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |ship_animation|game_over:game_over_rom       ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/game_over.v    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |ship_animation|start_screen:restart_rom      ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/start_screen.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |ship_animation|vga_adapter:VGA|vga_pll:mypll ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/vga_pll.v      ;
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |ship_animation|you_win:winrom                ; //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/you_win.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ship_animation|current_state                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------------------+------------------------+-------------------------+--------------------------+----------------------------+---------------------------+---------------------+-------------------------+--------------------------+------------------------------+----------------------+---------------------+--------------------+---------------------------+---------------------+
; Name                         ; current_state.WIN ; current_state.WAIT_WIN ; current_state.EXPLOSION ; current_state.DRAW_SHOOT ; current_state.UPDATE_SHOOT ; current_state.ERASE_SHOOT ; current_state.SHOOT ; current_state.GAME_OVER ; current_state.DRAW_ENEMY ; current_state.DRAW_SPACESHIP ; current_state.UPDATE ; current_state.ERASE ; current_state.IDLE ; current_state.RESET_CLEAR ; current_state.START ;
+------------------------------+-------------------+------------------------+-------------------------+--------------------------+----------------------------+---------------------------+---------------------+-------------------------+--------------------------+------------------------------+----------------------+---------------------+--------------------+---------------------------+---------------------+
; current_state.START          ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 0                   ;
; current_state.RESET_CLEAR    ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 1                         ; 1                   ;
; current_state.IDLE           ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 1                  ; 0                         ; 1                   ;
; current_state.ERASE          ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 1                   ; 0                  ; 0                         ; 1                   ;
; current_state.UPDATE         ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 1                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.DRAW_SPACESHIP ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 1                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.DRAW_ENEMY     ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 1                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.GAME_OVER      ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 1                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.SHOOT          ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 1                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.ERASE_SHOOT    ; 0                 ; 0                      ; 0                       ; 0                        ; 0                          ; 1                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.UPDATE_SHOOT   ; 0                 ; 0                      ; 0                       ; 0                        ; 1                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.DRAW_SHOOT     ; 0                 ; 0                      ; 0                       ; 1                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.EXPLOSION      ; 0                 ; 0                      ; 1                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.WAIT_WIN       ; 0                 ; 1                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
; current_state.WIN            ; 1                 ; 0                      ; 0                       ; 0                        ; 0                          ; 0                         ; 0                   ; 0                       ; 0                        ; 0                            ; 0                    ; 0                   ; 0                  ; 0                         ; 1                   ;
+------------------------------+-------------------+------------------------+-------------------------+--------------------------+----------------------------+---------------------------+---------------------+-------------------------+--------------------------+------------------------------+----------------------+---------------------+--------------------+---------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; done_update_shoot[1..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                              ;
; you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[3]           ; Stuck at GND due to stuck port data_in                                                                              ;
; done_draw_shoot[11..24]                                                                                  ; Stuck at GND due to stuck port data_in                                                                              ;
; done_erase_shoot[22..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                              ;
; done_draw_shoot[1..10]                                                                                   ; Stuck at GND due to stuck port data_in                                                                              ;
; done_erase_shoot[1..21]                                                                                  ; Stuck at GND due to stuck port data_in                                                                              ;
; done_draw_shoot[25..31]                                                                                  ; Stuck at GND due to stuck port data_in                                                                              ;
; done_draw_explosion[0]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                              ;
; done_draw_explosion[1..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                              ;
; x_address_offset[8..31]                                                                                  ; Lost fanout                                                                                                         ;
; y_address_offset[8..31]                                                                                  ; Lost fanout                                                                                                         ;
; done_drawing_enemy[2,10,11,13..15,19,20,26..31]                                                          ; Merged with done_drawing_enemy[1]                                                                                   ;
; done_drawing_enemy[4,7,12,17,22,24,25]                                                                   ; Merged with done_drawing_enemy[3]                                                                                   ;
; done_drawing_enemy[6,8,9,16,18,21,23]                                                                    ; Merged with done_drawing_enemy[5]                                                                                   ;
; enemy_y_position[8,26,27]                                                                                ; Merged with enemy_y_position[7]                                                                                     ;
; enemy_y_position[12,15,17,20,21,28,29,31]                                                                ; Merged with enemy_y_position[9]                                                                                     ;
; enemy_y_position[11,13,14,16,18,19,22..25,30]                                                            ; Merged with enemy_y_position[10]                                                                                    ;
; done_one_box[7,9,10,14..17,19..22,24..27,31]                                                             ; Merged with done_one_box[1]                                                                                         ;
; done_one_box[3..6,8,11,12,18,23,28..30]                                                                  ; Merged with done_one_box[2]                                                                                         ;
; y_address_offset[3]                                                                                      ; Merged with y_address_offset[0]                                                                                     ;
; y_address_offset[2,4..7]                                                                                 ; Merged with y_address_offset[1]                                                                                     ;
; x_address_offset[0..7]                                                                                   ; Merged with y_address_offset[1]                                                                                     ;
; update_done[3,5,7,9,11,13,15,17,19,21,23,25,27,29,31]                                                    ; Merged with update_done[1]                                                                                          ;
; update_done[4,6,8,10,12,14,16,18,20,22,24,26,28,30]                                                      ; Merged with update_done[2]                                                                                          ;
; erase_done[11,15,17,19,21,23,29,31]                                                                      ; Merged with erase_done[1]                                                                                           ;
; erase_done[3..8,12..14,16,18,20,22,26,28,30]                                                             ; Merged with erase_done[2]                                                                                           ;
; erase_done[10,24,25,27]                                                                                  ; Merged with erase_done[9]                                                                                           ;
; enemy_x_position[9..31]                                                                                  ; Merged with enemy_x_position[8]                                                                                     ;
; shoot_reached_screen_end[2,5,6,9..11,13,14,18,23]                                                        ; Merged with shoot_reached_screen_end[1]                                                                             ;
; shoot_reached_screen_end[4,8,12,15..17,20,24,28,31]                                                      ; Merged with shoot_reached_screen_end[3]                                                                             ;
; shoot_reached_screen_end[19,21,22,25..27,29,30]                                                          ; Merged with shoot_reached_screen_end[7]                                                                             ;
; done_wait_win[2..31]                                                                                     ; Merged with done_wait_win[1]                                                                                        ;
; done_drawing_enemy[3,5]                                                                                  ; Merged with done_drawing_enemy[1]                                                                                   ;
; enemy_y_position[9,10]                                                                                   ; Merged with enemy_y_position[7]                                                                                     ;
; done_one_box[2,13]                                                                                       ; Merged with done_one_box[1]                                                                                         ;
; update_done[2]                                                                                           ; Merged with update_done[1]                                                                                          ;
; erase_done[2,9]                                                                                          ; Merged with erase_done[1]                                                                                           ;
; shoot_reached_screen_end[3,7]                                                                            ; Merged with shoot_reached_screen_end[1]                                                                             ;
; start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated|address_reg_a[2] ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[2] ;
; you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[2]           ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[2] ;
; start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated|address_reg_a[1] ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[1] ;
; you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[1]           ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[1] ;
; start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated|address_reg_a[0] ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[0] ;
; you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|address_reg_a[0]           ; Merged with game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|address_reg_a[0] ;
; random_number:test|clock_delay:delay|counting[10]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[10]                                                      ;
; random_number:test|clock_delay:delay|counting[9]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[9]                                                       ;
; random_number:test|clock_delay:delay|counting[8]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[8]                                                       ;
; random_number:test|clock_delay:delay|counting[7]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[7]                                                       ;
; random_number:test|clock_delay:delay|counting[6]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[6]                                                       ;
; random_number:test|clock_delay:delay|counting[5]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[5]                                                       ;
; random_number:test|clock_delay:delay|counting[4]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[4]                                                       ;
; random_number:test|clock_delay:delay|counting[3]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[3]                                                       ;
; random_number:test|clock_delay:delay|counting[2]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[2]                                                       ;
; random_number:test|clock_delay:delay|counting[1]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[1]                                                       ;
; random_number:test|clock_delay:delay|counting[0]                                                         ; Merged with random_number:test1|clock_delay:delay|counting[0]                                                       ;
; random_number:test|clock_delay:delay|counting[11]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[11]                                                      ;
; random_number:test|clock_delay:delay|counting[12]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[12]                                                      ;
; random_number:test|clock_delay:delay|counting[13]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[13]                                                      ;
; random_number:test|clock_delay:delay|counting[14]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[14]                                                      ;
; random_number:test|clock_delay:delay|counting[15]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[15]                                                      ;
; random_number:test|clock_delay:delay|counting[16]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[16]                                                      ;
; random_number:test|clock_delay:delay|counting[17]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[17]                                                      ;
; random_number:test|clock_delay:delay|counting[18]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[18]                                                      ;
; random_number:test|clock_delay:delay|counting[19]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[19]                                                      ;
; random_number:test|clock_delay:delay|counting[20]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[20]                                                      ;
; random_number:test|clock_delay:delay|counting[21]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[21]                                                      ;
; random_number:test|clock_delay:delay|counting[22]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[22]                                                      ;
; random_number:test|clock_delay:delay|counting[23]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[23]                                                      ;
; random_number:test|clock_delay:delay|counting[24]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[24]                                                      ;
; random_number:test|clock_delay:delay|counting[25]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[25]                                                      ;
; random_number:test|clock_delay:delay|counting[26]                                                        ; Merged with random_number:test1|clock_delay:delay|counting[26]                                                      ;
; enemy_y_position[7]                                                                                      ; Stuck at GND due to stuck port data_in                                                                              ;
; done_one_box[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                              ;
; update_done[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                              ;
; erase_done[1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                              ;
; done_drawing_enemy[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                              ;
; y_address_offset[1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                              ;
; shoot_reached_screen_end[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                              ;
; done_wait_win[1]                                                                                         ; Stuck at GND due to stuck port data_in                                                                              ;
; enemy_status                                                                                             ; Stuck at VCC due to stuck port data_in                                                                              ;
; random_number:test|data[5,6]                                                                             ; Lost fanout                                                                                                         ;
; enemy_y_position[6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                              ;
; enemy_y_position[2..5]                                                                                   ; Stuck at VCC due to stuck port data_in                                                                              ;
; enemy_y_position[0,1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                              ;
; random_number:test|data[0..4]                                                                            ; Lost fanout                                                                                                         ;
; random_number:test|clock_delay:delay|delay_clock                                                         ; Lost fanout                                                                                                         ;
; current_state~2                                                                                          ; Lost fanout                                                                                                         ;
; current_state~3                                                                                          ; Lost fanout                                                                                                         ;
; current_state~4                                                                                          ; Lost fanout                                                                                                         ;
; current_state~5                                                                                          ; Lost fanout                                                                                                         ;
; Total Number of Removed Registers = 476                                                                  ;                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+----------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name              ; Reason for Removal ; Registers Removed due to This Register                                              ;
+----------------------------+--------------------+-------------------------------------------------------------------------------------+
; random_number:test|data[4] ; Lost Fanouts       ; random_number:test|data[3], random_number:test|data[2], random_number:test|data[1], ;
;                            ;                    ; random_number:test|data[0], random_number:test|clock_delay:delay|delay_clock        ;
+----------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 640   ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 490   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; random_number:test1|data[0]             ; 2       ;
; random_number:test1|data[1]             ; 3       ;
; random_number:test1|data[2]             ; 2       ;
; random_number:test1|data[3]             ; 2       ;
; random_number:test1|data[4]             ; 3       ;
; random_number:test1|data[5]             ; 2       ;
; enemy_x_position[7]                     ; 7       ;
; enemy_x_position[3]                     ; 7       ;
; enemy_x_position[2]                     ; 7       ;
; update_enemy_x[6]                       ; 1       ;
; update_enemy_x[5]                       ; 1       ;
; update_enemy_x[4]                       ; 1       ;
; update_enemy_x[3]                       ; 1       ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------+----------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |ship_animation|bullet_y_position[5]        ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |ship_animation|x_update_new[13]            ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; |ship_animation|y_update_new[3]             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |ship_animation|shoot_reached_screen_end[0] ;                            ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |ship_animation|y_position[28]              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |ship_animation|update_enemy_x[2]           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |ship_animation|enemy_y_position[6]         ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |ship_animation|explosion_timer[31]         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |ship_animation|done_wait_win[0]            ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |ship_animation|enemy_x_position[1]         ;                            ;
; 11:1               ; 15 bits   ; 105 LEs       ; 15 LEs               ; 90 LEs                 ; |ship_animation|x_coord_plot[4]             ;                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |ship_animation|color[2]                    ;                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; |ship_animation|screen_x_offset[26]         ;                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; |ship_animation|y_col_count[18]             ;                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; |ship_animation|x_row_count[18]             ;                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; |ship_animation|screen_y_offset[23]         ;                            ;
; 18:1               ; 32 bits   ; 384 LEs       ; 32 LEs               ; 352 LEs                ; |ship_animation|x_offset[18]                ;                            ;
; 15:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; |ship_animation|y_offset[13]                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |ship_animation|update_enemy_x[6]           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |ship_animation|enemy_y_position[4]         ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |ship_animation|enemy_x_position[3]         ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |ship_animation|Add0                        ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for animation:anirom|altsyncram:altsyncram_component|altsyncram_9k81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for explosion:explosion_rom|altsyncram:altsyncram_component|altsyncram_7581:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ship_animation ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; START          ; 0000  ; Unsigned Binary                                       ;
; RESET_CLEAR    ; 0001  ; Unsigned Binary                                       ;
; IDLE           ; 0010  ; Unsigned Binary                                       ;
; ERASE          ; 0011  ; Unsigned Binary                                       ;
; UPDATE         ; 0100  ; Unsigned Binary                                       ;
; DRAW_SPACESHIP ; 0101  ; Unsigned Binary                                       ;
; DRAW_ENEMY     ; 0110  ; Unsigned Binary                                       ;
; GAME_OVER      ; 0111  ; Unsigned Binary                                       ;
; SHOOT          ; 1000  ; Unsigned Binary                                       ;
; ERASE_SHOOT    ; 1001  ; Unsigned Binary                                       ;
; UPDATE_SHOOT   ; 1010  ; Unsigned Binary                                       ;
; DRAW_SHOOT     ; 1011  ; Unsigned Binary                                       ;
; EXPLOSION      ; 1100  ; Unsigned Binary                                       ;
; WAIT_WIN       ; 1101  ; Unsigned Binary                                       ;
; WIN            ; 1110  ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_ram:enemy1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_emr1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 160x120        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ncg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: animation:anirom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ship_and_enemy.mif   ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_9k81      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_over:game_over_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; game-over.mif        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_4781      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: start_screen:restart_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; start_screen.mif     ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_ej81      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: explosion:explosion_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; explosion.mif        ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_7581      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: you_win:winrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; win_screen.mif       ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ec81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 7                                                        ;
; Entity Instance                           ; enemy_ram:enemy1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 16                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 16                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 3                                                        ;
;     -- NUMWORDS_B                         ; 19200                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; animation:anirom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; game_over:game_over_rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; start_screen:restart_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; explosion:explosion_rom|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; you_win:winrom|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 3                                                        ;
;     -- NUMWORDS_A                         ; 65536                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "you_win:winrom"                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "address[15..15]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; resetn ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enemy_ram:enemy1"                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "one_second_clock:one_sec"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; delay_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enemy_delay_2_seconds:inst1"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; delay_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version
    Info: Processing started: Mon Dec 02 00:42:15 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ship_animation -c ship_animation
Warning (125092): Tcl Script File //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/enemy_ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVD/Homes\$/boettoan/Desktop/ece241/Project/ship animation/enemy_ram.qip"
Warning (125092): Tcl Script File //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/game_over.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVD/Homes\$/boettoan/Desktop/ece241/Project/ship animation/game_over.qip"
Warning (125092): Tcl Script File //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/start_screen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVD/Homes\$/boettoan/Desktop/ece241/Project/ship animation/start_screen.qip"
Warning (125092): Tcl Script File //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/explosion.qip not found
    Info (125063): set_global_assignment -name QIP_FILE "//SRVD/Homes\$/boettoan/Desktop/ece241/Project/ship animation/explosion.qip"
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/ship_animation.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/clock_converter.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/clock_converter.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/old_animation.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/animation_old.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/ship animation/enemy_move.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/Project/anmiation_nov_21.v is missing
Warning (12019): Can't analyze file -- file //SRVD/Homes$/boettoan/Desktop/ece241/most_updated.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file you_win.v
    Info (12023): Found entity 1: you_win
Warning (12125): Using design file ship_animation.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project
    Info (12023): Found entity 1: enemy_delay_2_seconds
    Info (12023): Found entity 2: clock_delay
    Info (12023): Found entity 3: one_second_clock
    Info (12023): Found entity 4: random_number
    Info (12023): Found entity 5: new_clock_delay
    Info (12023): Found entity 6: ship_animation
Info (12127): Elaborating entity "ship_animation" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(210): object "count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(232): object "enemy_signal" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(259): object "enemy_update_done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(260): object "enemy_update_done2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(275): object "done_one_row" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(278): object "exceeds_x_boundaries" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(279): object "exceeds_y_boundaries" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(281): object "reseter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(282): object "reseter_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(283): object "reseter_y" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(285): object "draw_enemy_x_position" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(286): object "draw_enemy_y_position" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(289): object "temp_hold_x_position" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(290): object "temp_hold_y_position" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(295): object "idle_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(331): object "update_enemy_x2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(335): object "enemy_erase_done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(336): object "enemy_erase_done2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(348): object "enemy_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(350): object "enemy_status2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(361): object "enemy2_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(362): object "enemy3_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(363): object "enemy4_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ship_animation.v(421): object "start_game" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ship_animation.v(170): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(171): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(183): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(184): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(219): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(229): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(246): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(262): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(263): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(345): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(346): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(556): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(557): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(558): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(559): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(560): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(979): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(980): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1010): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1011): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1104): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1105): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1139): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(1140): truncated value with size 32 to match size of target (7)
Warning (10034): Output port "LEDG[7]" at ship_animation.v(153) has no driver
Info (12128): Elaborating entity "new_clock_delay" for hierarchy "new_clock_delay:delaying"
Warning (10230): Verilog HDL assignment warning at ship_animation.v(113): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(119): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "enemy_delay_2_seconds" for hierarchy "enemy_delay_2_seconds:inst1"
Warning (10230): Verilog HDL assignment warning at ship_animation.v(11): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(17): truncated value with size 32 to match size of target (27)
Info (12128): Elaborating entity "one_second_clock" for hierarchy "one_second_clock:one_sec"
Warning (10230): Verilog HDL assignment warning at ship_animation.v(60): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(66): truncated value with size 32 to match size of target (27)
Info (12128): Elaborating entity "random_number" for hierarchy "random_number:test"
Info (12128): Elaborating entity "clock_delay" for hierarchy "random_number:test|clock_delay:delay"
Warning (10230): Verilog HDL assignment warning at ship_animation.v(36): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ship_animation.v(42): truncated value with size 32 to match size of target (27)
Warning (12125): Using design file enemy_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: enemy_ram
Info (12128): Elaborating entity "enemy_ram" for hierarchy "enemy_ram:enemy1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "enemy_ram:enemy1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "enemy_ram:enemy1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "enemy_ram:enemy1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_emr1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_emr1
Info (12128): Elaborating entity "altsyncram_emr1" for hierarchy "enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated"
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Warning (12125): Using design file db/altsyncram_ncg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ncg1
Info (12128): Elaborating entity "altsyncram_ncg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated"
Warning (12125): Using design file db/altsyncram_n6r1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_n6r1
Info (12128): Elaborating entity "altsyncram_n6r1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Warning (12125): Using design file db/decode_6oa.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a"
Warning (12125): Using design file db/mux_hib.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5"
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Warning (12125): Using design file animation.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: animation
Info (12128): Elaborating entity "animation" for hierarchy "animation:anirom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "animation:anirom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "animation:anirom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "animation:anirom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ship_and_enemy.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_9k81.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_9k81
Info (12128): Elaborating entity "altsyncram_9k81" for hierarchy "animation:anirom|altsyncram:altsyncram_component|altsyncram_9k81:auto_generated"
Warning (12125): Using design file game_over.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: game_over
Info (12128): Elaborating entity "game_over" for hierarchy "game_over:game_over_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_over:game_over_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "game_over:game_over_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "game_over:game_over_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "game-over.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_4781.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_4781
Info (12128): Elaborating entity "altsyncram_4781" for hierarchy "game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated"
Warning (12125): Using design file db/decode_9oa.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|decode_9oa:deep_decode"
Warning (12125): Using design file db/mux_kib.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_kib
Info (12128): Elaborating entity "mux_kib" for hierarchy "game_over:game_over_rom|altsyncram:altsyncram_component|altsyncram_4781:auto_generated|mux_kib:mux2"
Warning (12125): Using design file start_screen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_screen
Info (12128): Elaborating entity "start_screen" for hierarchy "start_screen:restart_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "start_screen:restart_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "start_screen:restart_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "start_screen:restart_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ej81.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ej81
Info (12128): Elaborating entity "altsyncram_ej81" for hierarchy "start_screen:restart_rom|altsyncram:altsyncram_component|altsyncram_ej81:auto_generated"
Warning (12125): Using design file explosion.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: explosion
Info (12128): Elaborating entity "explosion" for hierarchy "explosion:explosion_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "explosion:explosion_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "explosion:explosion_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "explosion:explosion_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "explosion.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_7581.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_7581
Info (12128): Elaborating entity "altsyncram_7581" for hierarchy "explosion:explosion_rom|altsyncram:altsyncram_component|altsyncram_7581:auto_generated"
Info (12128): Elaborating entity "you_win" for hierarchy "you_win:winrom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "you_win:winrom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "you_win:winrom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "you_win:winrom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "win_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ec81.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ec81
Info (12128): Elaborating entity "altsyncram_ec81" for hierarchy "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated"
Warning (12125): Using design file db/decode_ppa.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_ppa
Info (12128): Elaborating entity "decode_ppa" for hierarchy "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|decode_ppa:deep_decode"
Warning (12125): Using design file db/mux_4kb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_4kb
Info (12128): Elaborating entity "mux_4kb" for hierarchy "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|mux_4kb:mux2"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a35"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "you_win:winrom|altsyncram:altsyncram_component|altsyncram_ec81:auto_generated|ram_block1a45"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at GND
Info (17049): 60 registers lost all their fanouts during netlist optimizations. The first 60 are displayed below.
    Info (17050): Register "x_address_offset[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "x_address_offset[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "y_address_offset[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|data[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "random_number:test|clock_delay:delay|delay_clock" lost all its fanouts during netlist optimizations.
    Info (17050): Register "current_state~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "current_state~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "current_state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "current_state~5" lost all its fanouts during netlist optimizations.
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "enemy_ram:enemy1|altsyncram:altsyncram_component|altsyncram_emr1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/ship_animation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 1665 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 1478 logic cells
    Info (21064): Implemented 101 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Mon Dec 02 00:42:53 2013
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVD/Homes$/hossai68/Desktop/with explosion win state/ship animation/ship_animation.map.smsg.


