# 1 "/home/renato/MemorEDF/jailhouse-rt/configs/arm64/dts/inmate-imx8mq-evk.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/renato/MemorEDF/jailhouse-rt/configs/arm64/dts/inmate-imx8mq-evk.dts"





/dts-v1/;

# 1 "/home/renato/MemorEDF/lnx_jailhouse/build/tmp/work-shared/zcu102-zynqmp/kernel-source/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "/home/renato/MemorEDF/lnx_jailhouse/build/tmp/work-shared/zcu102-zynqmp/kernel-source/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "/home/renato/MemorEDF/lnx_jailhouse/build/tmp/work-shared/zcu102-zynqmp/kernel-source/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "/home/renato/MemorEDF/lnx_jailhouse/build/tmp/work-shared/zcu102-zynqmp/kernel-source/scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "/home/renato/MemorEDF/jailhouse-rt/configs/arm64/dts/inmate-imx8mq-evk.dts" 2

/ {
 model = "Freescale i.MX8MQ EVK";
 compatible = "fsl,imx8mq-evk", "fsl,imx8mq";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial1 = &uart2;
  mmc2 = &usdhc1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   enable-method = "psci";
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   next-level-cache = <&A53_L2>;
   enable-method = "psci";
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 osc_25m: clock-osc-25m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <25000000>;
  clock-output-names = "osc_25m";
 };

 gic: interrupt-controller@38800000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x38800000 0 0x10000>,
        <0x0 0x38880000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
  interrupt-parent = <&gic>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8333333>;
 };

 clk_dummy: clock@7 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "clk_dummy";
 };


 clk_400m: clock@8 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <400000000>;
  clock-output-names = "400m";
 };
 clk_266m: clock@9 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <266000000>;
  clock-output-names = "266m";
 };
 clk_80m: clock@10 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <80000000>;
  clock-output-names = "80m";
 };

 pci@bfb00000 {
  compatible = "pci-host-ecam-generic";
  device_type = "pci";
  bus-range = <0 0>;
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &gic 0 51 1>,
    <0 0 0 2 &gic 0 52 1>,
    <0 0 0 2 &gic 0 53 1>,
    <0 0 0 2 &gic 0 54 1>;
  reg = <0x0 0xbfb00000 0x0 0x100000>;
  ranges = <0x02000000 0x00 0x10000000 0x0 0x10000000 0x00 0x10000>;
 };

 soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;

  aips3: bus@30800000 {
   compatible = "fsl,imx8mq-aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30800000 0x30800000 0x400000>,
     <0x08000000 0x08000000 0x10000000>;

   uart2: serial@30890000 {
    compatible = "fsl,imx8mq-uart",
      "fsl,imx6q-uart";
    reg = <0x30890000 0x10000>;
    interrupts = <0 27 4>;
    status = "disabled";
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mq-usdhc",
      "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    status = "disabled";
   };
  };
 };
};

&uart2 {
 clocks = <&osc_25m>,
  <&osc_25m>;
 clock-names = "ipg", "per";
 /delete-property/ dmas;
 /delete-property/ dmas-names;
 status = "okay";
};

&usdhc1 {
 clocks = <&clk_dummy>,
  <&clk_266m>,
  <&clk_400m>;
 /delete-property/assigned-clocks;
 /delete-property/assigned-clock-rates;
 clock-names = "ipg", "ahb", "per";
 bus-width = <8>;
 non-removable;
 status = "okay";
};
