Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct  6 09:48:27 2023
| Host         : EDGARRINCON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_synth_timing_summary.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (64)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 13 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (64)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.612        0.000                      0                71696       -0.144       -4.922                     59                71696        0.264        0.000                       0                 29556  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
adn2814_clk                                                                                                                               {0.000 8.000}        16.000          62.500          
  bclk                                                                                                                                    {0.000 16.000}       32.000          31.250          
    clku2x                                                                                                                                {0.000 4.000}        8.000           125.000         
    ep_clk2x                                                                                                                              {0.000 2.000}        4.000           250.000         
    ep_clk62p5                                                                                                                            {0.000 8.000}        16.000          62.500          
      fclk0                                                                                                                               {0.000 1.143}        2.286           437.500         
      mclk0                                                                                                                               {0.000 8.000}        16.000          62.500          
      mmcm1_clkfbout0                                                                                                                     {0.000 8.000}        16.000          62.500          
    ep_clkfbout                                                                                                                           {0.000 16.000}       32.000          31.250          
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                                            {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                                 {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                                 {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                                {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                                {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                                            {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                                  {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                                 {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                                    {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                                           {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                                 {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                                 {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                                       {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                                          {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                                                                                                                                                                          14.530        0.000                       0                     1  
  bclk                                                                                                                                                                                                                                                                               11.000        0.000                       0                     3  
    clku2x                                                                                                                                                                                                                                                                            6.408        0.000                       0                     2  
    ep_clk2x                                                                                                                              2.195        0.000                      0                    6        0.127        0.000                      0                    6        1.500        0.000                       0                     9  
    ep_clk62p5                                                                                                                           10.328        0.000                      0                 1389        0.003        0.000                      0                 1389        5.000        0.000                       0                   563  
      fclk0                                                                                                                                                                                                                                                                           0.693        0.000                       0                   182  
      mclk0                                                                                                                               5.362        0.000                      0                58070        0.070        0.000                      0                58070        7.146        0.000                       0                 24260  
      mmcm1_clkfbout0                                                                                                                                                                                                                                                                14.408        0.000                       0                     3  
    ep_clkfbout                                                                                                                                                                                                                                                                      30.751        0.000                       0                     2  
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                                        2.910        0.000                       0                     2  
  daqclk0                                                                                                                                 1.299        0.000                      0                 1196        0.070        0.000                      0                 1196        2.258        0.000                       0                   626  
  daqclk1                                                                                                                                 1.002        0.000                      0                  244        0.003        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                                6.835        0.000                      0                    7        0.070        0.000                      0                    7        3.304        0.000                       0                    12  
gbe_refclk                                                                                                                                5.535        0.000                      0                  107        0.070        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                                                                                                                                                             13.576        0.000                       0                     2  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                                              5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  oeiclk                                                                                                                                  0.612        0.000                      0                 8973        0.003        0.000                      0                 8973        3.146        0.000                       0                  2791  
  oeihclk                                                                                                                                12.812        0.000                      0                  149        0.140        0.000                      0                  149        7.500        0.000                       0                   118  
sysclk                                                                                                                                                                                                                                                                                3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                                       5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                                             0.693        0.000                       0                   182  
    mclk1                                                                                                                                 5.362        0.000                      0                58070        0.070        0.000                      0                58070        7.146        0.000                       0                 24260  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                                  14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                                      8.408        0.000                       0                     3  
  sclk100                                                                                                                                 6.629        0.000                      0                  785        0.003        0.000                      0                  785        4.286        0.000                       0                   426  
  sclk200                                                                                                                                 0.985        0.000                      0                  572        0.003        0.000                      0                  572        0.264        0.000                       0                   330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ep_clk62p5    ep_clk2x            1.972        0.000                      0                    6       -0.144       -0.516                      6                    6  
ep_clk2x      ep_clk62p5          2.541        0.000                      0                   17       -0.003       -0.003                      1                   17  
oeihclk       oeiclk              6.807        0.000                      0                   28       -0.085       -2.371                     28                   28  
oeiclk        oeihclk             5.880        0.000                      0                   26       -0.085       -2.032                     24                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               6.646        0.000                      0                   31        0.286        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   3.952        0.000                      0                   76        0.346        0.000                      0                   76  
**async_default**  sclk200            sclk200                  3.601        0.000                      0                   16        0.315        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { adn2814_data_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFR/I   n/a            1.470         16.000      14.530               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I



---------------------------------------------------------------------------------------------------
From Clock:  bclk
  To Clock:  bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.592         32.000      30.408               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufgb/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.000      68.000               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clku2x
  To Clock:  clku2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clku2x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408                endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg2x/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360              endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        2.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.716ns (44.750%)  route 0.884ns (55.250%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 7.924 - 4.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.646     1.568    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.757     2.325 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.584     2.909    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.986 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.646     3.632    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.081     3.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.646     4.358    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     4.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/Q
                         net (fo=2, unplaced)         0.537     5.274    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]
                         LUT4 (Prop_lut4_I0_O)        0.232     5.506 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, unplaced)         0.347     5.853    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.105     5.958 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, unplaced)         0.000     5.958    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.613     5.496    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.726     6.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.439     6.661    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.734 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.613     7.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.077     7.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.501     7.924    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.289     8.213    
                         clock uncertainty           -0.089     8.124    
                         FDRE (Setup_fdre_C_D)        0.029     8.153    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  2.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.239ns (65.755%)  route 0.124ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.320     0.738    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.271     1.009 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.114     1.123    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.192     1.711    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.852 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/Q
                         net (fo=2, unplaced)         0.124     1.977    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     2.075 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.075    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/plusOp[1]
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.337     0.790    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.432     1.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.259     1.481    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.534 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.337     2.237    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                         clock pessimism             -0.381     1.856    
                         FDRE (Hold_fdre_C_D)         0.091     1.947    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408                endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360              endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500                endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500                endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack       10.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.031ns (20.363%)  route 4.032ns (79.637%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 19.863 - 16.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.646     1.568    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.757     2.325 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.584     2.909    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.986 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.646     3.632    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.081     3.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.584     4.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     4.676 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[0]/Q
                         net (fo=11, unplaced)        0.825     5.501    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[7]_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.232     5.733 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/acmd_out[valid]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.614     6.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/q_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.105     6.452 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/dec/acmd_out[last]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.938     7.390    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/cksum/crc/FSM_onehot_state_reg[2]
                         LUT6 (Prop_lut6_I1_O)        0.105     7.495 f  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/cksum/crc/acmd_out[last]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.379     7.874    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/cksum/crc/sel
                         LUT4 (Prop_lut4_I3_O)        0.105     7.979 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/cksum/crc/acmd_out[last]_INST_0/O
                         net (fo=3, unplaced)         0.600     8.579    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/acmd_rx_in[last]
                         LUT6 (Prop_lut6_I2_O)        0.105     8.684 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p[4]_i_1/O
                         net (fo=6, unplaced)         0.676     9.360    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p0
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.613    17.496    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.726    18.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.439    18.661    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.734 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.613    19.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.077    19.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.439    19.863    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]/C
                         clock pessimism              0.289    20.152    
                         clock uncertainty           -0.109    20.043    
                         FDRE (Setup_fdre_C_R)       -0.355    19.688    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]
  -------------------------------------------------------------------
                         required time                         19.688    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                 10.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.320     0.738    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.271     1.009 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.114     1.123    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.114     1.633    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/clks
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/db_reg[0]/Q
                         net (fo=1, unplaced)         0.077     1.851    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/db[0]
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.337     0.790    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.432     1.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.259     1.481    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.534 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.259     2.159    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/clks
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/q_reg[0]/C
                         clock pessimism             -0.381     1.778    
                         FDRE (Hold_fdre_C_D)         0.070     1.848    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sync_clk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         16.000      14.001               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/PSCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000               endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000                endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000                endpoint_inst/mmcm1_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693                endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074              endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        5.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 9.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 19.924 - 16.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.646     1.568    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.757     2.325 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.584     2.909    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.986 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.646     3.632    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.081     3.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.584     4.297    endpoint_inst/ep_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.311     2.986 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646     3.632    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.081     3.713 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.646     4.358    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/mclk
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.032     6.390 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.390    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     7.828 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.828    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     9.266 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.266    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    10.704 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000    10.704    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    12.142 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000    12.142    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.438    13.580 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__4/PCOUT[0]
                         net (fo=1, unplaced)         0.000    13.580    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__4_n_153
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.613    17.496    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.726    18.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.439    18.661    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.734 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.613    19.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.077    19.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.439    19.863    endpoint_inst/ep_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.129    18.734 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    19.347    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.077    19.424 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.501    19.924    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/mclk
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/CLK
                         clock pessimism              0.289    20.213    
                         clock uncertainty           -0.097    20.116    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.174    18.942    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  5.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/CLK
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.320     0.738    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.271     1.009 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.114     1.123    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.114     1.633    endpoint_inst/ep_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.460     1.173 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.192     1.711    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/mclk
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.043 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/Q31
                         net (fo=1, unplaced)         0.000     2.043    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/afe_dly96_i_0
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.337     0.790    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.432     1.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.259     1.481    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.534 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.259     2.159    endpoint_inst/ep_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.625     1.534 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.337     2.237    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/mclk
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/CLK
                         clock pessimism             -0.381     1.856    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.973    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         16.000      12.728               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360              endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146                core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146                core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408               endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000               endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735                core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841               core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679                core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679                core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910                core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841               core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/sela_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.451ns (21.210%)  route 5.390ns (78.790%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 10.650 - 8.318 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.584     1.311    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.388 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.033    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, unplaced)       0.584     2.698    core_inst/st40_sender_inst/CLK
                         FDRE                                         r  core_inst/st40_sender_inst/sela_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 f  core_inst/st40_sender_inst/sela_reg[0]/Q
                         net (fo=10, unplaced)        0.642     3.719    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/sela__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.232     3.951 f  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[0].stc_inst/genfifo[3].fifo_inst_i_11__34/O
                         net (fo=13, unplaced)        0.397     4.348    core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[1].stc_inst/genfifo[0].fifo_inst_0
                         LUT6 (Prop_lut6_I3_O)        0.105     4.453 r  core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[1].stc_inst/genfifo[3].fifo_inst_i_1__8/O
                         net (fo=42, unplaced)        0.660     5.113    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/gen_rden_a[4].gen_rden_c[1].fifo_rden_reg[4]_271
                         LUT6 (Prop_lut6_I3_O)        0.105     5.218 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[5]_i_13/O
                         net (fo=1, unplaced)         0.938     6.156    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[5]_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.261 f  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[5]_i_9/O
                         net (fo=1, unplaced)         0.528     6.789    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[5]_i_9_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.894 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[5]_i_4/O
                         net (fo=1, unplaced)         0.347     7.241    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/dout_reg_reg[5]_0
                         LUT5 (Prop_lut5_I4_O)        0.105     7.346 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/dout_reg[5]_i_1/O
                         net (fo=2, unplaced)         0.593     7.939    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/D[3]
                         LUT4 (Prop_lut4_I1_O)        0.105     8.044 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[4].stc_inst/FSM_sequential_state[1]_i_12/O
                         net (fo=1, unplaced)         0.938     8.982    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/FSM_sequential_state_reg[1]_5
                         LUT6 (Prop_lut6_I1_O)        0.105     9.087 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=1, unplaced)         0.347     9.434    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/FSM_sequential_state[1]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.105     9.539 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/FSM_sequential_state[1]_i_1__90/O
                         net (fo=1, unplaced)         0.000     9.539    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst_n_94
                         FDRE                                         r  core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
                         GTPE2_CHANNEL                0.000     8.318 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613     8.931    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.077     9.008 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.439     9.447    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.520 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.134    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.077    10.211 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, unplaced)       0.439    10.650    core_inst/st40_sender_inst/CLK
                         FDRE                                         r  core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.222    10.871    
                         clock uncertainty           -0.062    10.809    
                         FDRE (Setup_fdre_C_D)        0.029    10.838    core_inst/st40_sender_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.838    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
                            (rising edge-triggered cell SRLC32E clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/D
                            (rising edge-triggered cell SRLC32E clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.460    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.510 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.830    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, unplaced)       0.114     0.970    core_inst/sender0_spy_hi_inst/CLK
                         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.302 r  core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/Q31
                         net (fo=1, unplaced)         0.000     1.302    core_inst/sender0_spy_hi_inst/dia_q_0
                         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.625    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.678 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.015    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, unplaced)       0.259     1.303    core_inst/sender0_spy_hi_inst/CLK
                         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
                         clock pessimism             -0.188     1.115    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.232    core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258                core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042              core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305                core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305                core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.821ns (29.416%)  route 1.970ns (70.584%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 6.491 - 4.159 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.584     1.311    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.388 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646     2.033    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, unplaced)       0.584     2.698    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 f  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, unplaced)         0.610     3.687    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.919 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, unplaced)         0.582     4.501    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.105     4.606 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, unplaced)         0.358     4.964    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.069 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, unplaced)        0.420     5.489    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
                         GTPE2_CHANNEL                0.000     4.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613     4.772    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.077     4.849 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.439     5.288    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.361 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     5.975    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.077     6.052 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, unplaced)       0.439     6.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.222     6.712    
                         clock uncertainty           -0.056     6.656    
                         FDRE (Setup_fdre_C_CE)      -0.165     6.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.491    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  1.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.114     0.460    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.510 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     0.830    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, unplaced)       0.114     0.970    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, unplaced)         0.077     1.188    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, unplaced)         0.259     0.625    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.678 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.015    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, unplaced)       0.259     1.303    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.188     1.115    
                         FDRE (Hold_fdre_C_D)         0.070     1.185    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129                core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201              core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580                core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579                core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.682 - 8.317 ) 
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    1.119ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, unplaced)         0.584     2.939    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
                         BUFH (Prop_bufh_I_O)         0.106     3.045 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, unplaced)         0.584     3.629    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
                         SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     4.974 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, unplaced)         0.000     4.974    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     8.317    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, unplaced)         0.439    10.174    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
                         BUFH (Prop_bufh_I_O)         0.069    10.243 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, unplaced)         0.439    10.682    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.119    11.801    
                         clock uncertainty           -0.035    11.766    
                         FDRE (Setup_fdre_C_D)        0.043    11.809    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  6.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, unplaced)         0.114     0.555    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
                         BUFH (Prop_bufh_I_O)         0.020     0.575 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, unplaced)         0.114     0.689    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
                         SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.021 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, unplaced)         0.000     1.021    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
                         SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, unplaced)         0.259     0.991    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
                         BUFH (Prop_bufh_I_O)         0.043     1.034 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, unplaced)         0.259     1.293    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
                         SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.459     0.834    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.951    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFH/I       n/a            1.592         8.317       6.725                core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.158       3.304                core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305                core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.630ns (32.565%)  route 1.305ns (67.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.373 - 8.000 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.584     2.939    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.081     3.020 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.584     3.604    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     3.983 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/Q
                         net (fo=20, unplaced)        0.659     4.642    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[5]
                         LUT4 (Prop_lut4_I1_O)        0.251     4.893 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtpe2_i_i_19/O
                         net (fo=1, unplaced)         0.646     5.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i_n_17
                         GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.439     9.857    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.077     9.934 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.439    10.373    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
                         GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                         clock pessimism              1.086    11.459    
                         clock uncertainty           -0.035    11.424    
                         GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[0])
                                                     -0.350    11.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         11.074    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.114     0.555    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.581 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.114     0.695    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
                         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.027 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, unplaced)         0.000     1.027    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
                         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.259     0.991    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.029     1.020 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.259     1.279    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
                         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.439     0.840    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.957    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286                phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146                phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146                phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         16.000      13.576               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000               phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000                phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000                phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751               phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000               phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.346ns (20.627%)  route 5.180ns (79.373%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 10.332 - 8.000 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.584     1.311    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.388 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.033    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.584     2.698    oeiclk
                         FDRE                                         r  rx_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 f  rx_addr_reg_reg[18]/Q
                         net (fo=50, unplaced)        0.681     3.758    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_829_0[18]
                         LUT3 (Prop_lut3_I0_O)        0.232     3.990 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_497/O
                         net (fo=4, unplaced)         0.606     4.596    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_497_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     4.701 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_493/O
                         net (fo=5, unplaced)         0.375     5.076    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_493_n_0
                         LUT6 (Prop_lut6_I2_O)        0.105     5.181 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_238/O
                         net (fo=39, unplaced)        0.423     5.604    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[13]_1
                         LUT4 (Prop_lut4_I2_O)        0.105     5.709 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_806/O
                         net (fo=1, unplaced)         0.938     6.647    spi_inst/res_fifo_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_382_0
                         LUT6 (Prop_lut6_I1_O)        0.105     6.752 r  spi_inst/res_fifo_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_649/O
                         net (fo=1, unplaced)         0.347     7.099    fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_198_1
                         LUT6 (Prop_lut6_I1_O)        0.105     7.204 r  fe_inst/gen_afe[0].afe_inst/auto_fsm_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_382/O
                         net (fo=1, unplaced)         0.582     7.786    gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_5
                         LUT6 (Prop_lut6_I3_O)        0.105     7.891 r  gen_spy_afe[4].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_198/O
                         net (fo=1, unplaced)         0.582     8.473    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_31
                         LUT6 (Prop_lut6_I3_O)        0.105     8.578 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_60/O
                         net (fo=1, unplaced)         0.646     9.224    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[6]
                         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
                         GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613     8.613    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.077     8.690 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.439     9.129    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.202 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613     9.816    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.077     9.893 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.439    10.332    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
                         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.222    10.553    
                         clock uncertainty           -0.077    10.477    
                         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[6])
                                                     -0.641     9.836    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.114     0.460    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.510 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.830    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.114     0.970    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.111 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/Q
                         net (fo=1, unplaced)         0.077     1.188    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_PIPE
                         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.259     0.625    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.678 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.015    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.259     1.303    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
                         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.188     1.115    
                         FDPE (Hold_fdpe_C_D)         0.070     1.185    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830                BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146                eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146                eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       12.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.821ns (29.395%)  route 1.972ns (70.605%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 18.332 - 16.000 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.584     1.311    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.388 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646     2.033    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.584     2.698    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, unplaced)         0.610     3.687    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.919 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, unplaced)         0.582     4.501    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     4.606 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, unplaced)         0.358     4.964    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     5.069 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, unplaced)        0.422     5.491    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
                         GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613    16.613    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.077    16.690 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.439    17.129    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.202 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    17.816    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.077    17.893 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.439    18.332    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.222    18.553    
                         clock uncertainty           -0.085    18.468    
                         FDRE (Setup_fdre_C_CE)      -0.165    18.303    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                 12.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.621%)  route 0.127ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.114     0.460    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.510 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     0.830    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.114     0.970    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, unplaced)         0.127     1.238    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s2
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.259     0.625    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.678 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.015    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.259     1.303    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.188     1.115    
                         FDRE (Hold_fdre_C_D)        -0.017     1.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360              phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         8.000       7.500                phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         8.000       7.500                phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408               endpoint_inst/mmcm0_clk0_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       16.000      84.000               endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000                endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000                endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693                endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074              endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        5.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 9.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 13.895 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.616ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.584     1.491    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.479    -2.988 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.342    endpoint_inst/mmcm0_clkout0
                         BUFG (Prop_bufg_I_O)         0.081    -2.261 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, unplaced)         0.584    -1.677    endpoint_inst/local_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.311    -2.988 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.342    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.081    -2.261 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.646    -1.616    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/mclk
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.032     0.416 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10/PCOUT[47]
                         net (fo=1, unplaced)         0.000     0.416    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     1.854 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     1.854    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     3.292 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     3.292    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     4.730 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     4.730    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__2_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438     6.168 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.168    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.438     7.606 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__4/PCOUT[0]
                         net (fo=1, unplaced)         0.000     7.606    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult10__4_n_153
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.439    17.306    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.601    12.704 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    13.318    endpoint_inst/mmcm0_clkout0
                         BUFG (Prop_bufg_I_O)         0.077    13.395 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, unplaced)         0.439    13.834    endpoint_inst/local_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.129    12.704 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    13.318    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.077    13.395 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.501    13.895    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/mclk
                         DSP48E1                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg/CLK
                         clock pessimism              0.344    14.239    
                         clock uncertainty           -0.097    14.142    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.174    12.968    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_sumamult1_reg
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  5.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/CLK
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/D
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.114     0.516    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.840    -1.324 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.004    endpoint_inst/mmcm0_clkout0
                         BUFG (Prop_bufg_I_O)         0.026    -0.978 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, unplaced)         0.114    -0.864    endpoint_inst/local_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -0.460    -1.324 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.004    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.026    -0.978 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.192    -0.786    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/mclk
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.454 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_2_inst/Q31
                         net (fo=1, unplaced)         0.000    -0.454    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/afe_dly96_i_0
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.259     0.696    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.478    -1.782 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.445    endpoint_inst/mmcm0_clkout0
                         BUFG (Prop_bufg_I_O)         0.029    -1.416 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, unplaced)         0.259    -1.157    endpoint_inst/local_clk62p5
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -0.625    -1.782 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.445    endpoint_inst/mmcm1_clkout1
                         BUFG (Prop_bufg_I_O)         0.029    -1.416 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=24458, unplaced)     0.337    -1.079    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/mclk
                         SRLC32E                                      r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst/CLK
                         clock pessimism              0.438    -0.641    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.524    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_3_inst
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         16.000      12.728               core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/trig_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360              endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146                core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146                core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408               endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000               endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408                endpoint_inst/mmcm0_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               endpoint_inst/mmcm0_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.716ns (25.599%)  route 2.081ns (74.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 7.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.584     1.491    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.479    -2.988 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, unplaced)         0.646    -2.342    endpoint_inst/mmcm0_clkout2
                         BUFG (Prop_bufg_I_O)         0.081    -2.261 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, unplaced)       0.584    -1.677    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379    -1.298 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[6]/Q
                         net (fo=2, unplaced)         0.790    -0.508    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sctr_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.232    -0.276 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_4/O
                         net (fo=2, unplaced)         0.593     0.317    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     0.422 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1/O
                         net (fo=16, unplaced)        0.698     1.120    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1_n_0
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.439    11.306    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.601     6.704 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, unplaced)         0.613     7.318    endpoint_inst/mmcm0_clkout2
                         BUFG (Prop_bufg_I_O)         0.077     7.395 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, unplaced)       0.439     7.834    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/C
                         clock pessimism              0.344     8.178    
                         clock uncertainty           -0.074     8.104    
                         FDRE (Setup_fdre_C_R)       -0.355     7.749    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  6.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.114     0.516    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.840    -1.324 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, unplaced)         0.320    -1.004    endpoint_inst/mmcm0_clkout2
                         BUFG (Prop_bufg_I_O)         0.026    -0.978 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, unplaced)       0.114    -0.864    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, unplaced)         0.077    -0.646    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync1
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.259     0.696    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.478    -1.782 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.445    endpoint_inst/mmcm0_clkout2
                         BUFG (Prop_bufg_I_O)         0.029    -1.416 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, unplaced)       0.259    -1.157    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/sysclk_in
                         FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.438    -0.719    
                         FDRE (Hold_fdre_C_D)         0.070    -0.649    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK  n/a            5.714         10.000      4.286                core_inst/core_mgt4_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2   n/a            213.360       10.000      203.360              endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C               n/a            0.500         5.000       4.500                core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         5.000       4.500                core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.821ns (23.811%)  route 2.627ns (76.189%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 2.834 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.584     1.491    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.479    -2.988 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.342    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.081    -2.261 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.584    -1.677    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379    -1.298 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, unplaced)         0.617    -0.681    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
                         LUT4 (Prop_lut4_I1_O)        0.232    -0.449 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, unplaced)         0.938     0.489    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     0.594 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, unplaced)         0.358     0.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.105     1.057 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, unplaced)        0.714     1.771    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.439     6.306    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.601     1.704 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     2.318    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.077     2.395 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.439     2.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/C
                         clock pessimism              0.344     3.178    
                         clock uncertainty           -0.067     3.111    
                         FDRE (Setup_fdre_C_R)       -0.355     2.756    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.756    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                  0.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.719%)  route 0.077ns (35.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.114     0.516    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.840    -1.324 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.004    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.026    -0.978 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.114    -0.864    phy_inst/U0/core_resets_i/independent_clock_bufg
                         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141    -0.723 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, unplaced)         0.077    -0.646    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
                         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.259     0.696    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.478    -1.782 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.445    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.029    -1.416 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.259    -1.157    phy_inst/U0/core_resets_i/independent_clock_bufg
                         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.438    -0.719    
                         FDPE (Hold_fdpe_C_D)         0.070    -0.649    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                fe_inst/IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000                count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000                count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.972ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.144ns,  Total Violation       -0.516ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.716ns (41.920%)  route 0.992ns (58.080%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 7.924 - 4.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.646     1.568    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.757     2.325 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.584     2.909    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.986 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.646     3.632    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.081     3.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.584     4.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
                         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.379     4.676 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[2]/Q
                         net (fo=11, unplaced)        0.645     5.321    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr[2]
                         LUT4 (Prop_lut4_I1_O)        0.232     5.553 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, unplaced)         0.347     5.900    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.105     6.005 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, unplaced)         0.000     6.005    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.613     5.496    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.726     6.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.439     6.661    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.734 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.613     7.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.077     7.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.501     7.924    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.253     8.177    
                         clock uncertainty           -0.229     7.948    
                         FDRE (Setup_fdre_C_D)        0.029     7.977    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                          7.977    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.239ns (57.106%)  route 0.180ns (42.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.320     0.738    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.271     1.009 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.114     1.123    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.114     1.633    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/Q
                         net (fo=1, unplaced)         0.180     1.954    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q
                         LUT3 (Prop_lut3_I1_O)        0.098     2.052 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0/O
                         net (fo=1, unplaced)         0.000     2.052    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0_n_0
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.337     0.790    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.432     1.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.259     1.481    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.534 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.337     2.237    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/C
                         clock pessimism             -0.361     1.876    
                         clock uncertainty            0.229     2.105    
                         FDRE (Hold_fdre_C_D)         0.091     2.196    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                 -0.144    





---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        2.541ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.003ns,  Total Violation       -0.003ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk62p5 rise@16.000ns - ep_clk2x rise@12.000ns)
  Data Path Delay:        0.695ns  (logic 0.379ns (54.532%)  route 0.316ns (45.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 19.863 - 16.000 ) 
    Source Clock Delay      (SCD):    4.358ns = ( 16.358 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                     12.000    12.000 r  
    AC3                                               0.000    12.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    12.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923    12.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.646    13.568    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.757    14.325 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.584    14.909    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.986 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.646    15.632    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.081    15.713 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.646    16.358    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379    16.737 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, unplaced)        0.316    17.053    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.613    17.496    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.726    18.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.439    18.661    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.734 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.613    19.347    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.077    19.424 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.439    19.863    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/C
                         clock pessimism              0.253    20.115    
                         clock uncertainty           -0.229    19.886    
                         FDRE (Setup_fdre_C_CE)      -0.292    19.594    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.594    
                         arrival time                         -17.053    
  -------------------------------------------------------------------
                         slack                                  2.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.600%)  route 0.155ns (52.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.320     0.738    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.271     1.009 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.114     1.123    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, unplaced)         0.320     1.493    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
                         BUFG (Prop_bufg_I_O)         0.026     1.519 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, unplaced)         0.192     1.711    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.852 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, unplaced)        0.155     2.007    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, unplaced)         0.337     0.790    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
                         BUFR (Prop_bufr_I_O)         0.432     1.222 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=2, unplaced)         0.259     1.481    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.534 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.871    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
                         BUFG (Prop_bufg_I_O)         0.029     1.900 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, unplaced)       0.259     2.159    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
                         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/C
                         clock pessimism             -0.361     1.798    
                         clock uncertainty            0.229     2.027    
                         FDRE (Hold_fdre_C_D)        -0.017     2.010    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                 -0.003    





---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        6.807ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -0.085ns,  Total Violation       -2.371ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.685%)  route 0.256ns (40.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 10.332 - 8.000 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.584     1.311    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.388 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646     2.033    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.584     2.698    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, unplaced)         0.256     3.333    phy_inst/U0/pcs_pma_block_i/transceiver_inst/p_0_in
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
                         GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613     8.613    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.077     8.690 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.439     9.129    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.202 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613     9.816    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.077     9.893 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.439    10.332    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.185    10.517    
                         clock uncertainty           -0.205    10.312    
                         FDRE (Setup_fdre_C_D)       -0.172    10.140    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  6.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.621%)  route 0.127ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.114     0.460    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.510 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     0.830    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.114     0.970    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, unplaced)         0.127     1.238    phy_inst/U0/pcs_pma_block_i/transceiver_inst/p_0_in
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.259     0.625    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.678 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.015    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.259     1.303    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism             -0.168     1.135    
                         clock uncertainty            0.205     1.340    
                         FDRE (Hold_fdre_C_D)        -0.017     1.323    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                 -0.085    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.085ns,  Total Violation       -2.032ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.025ns  (logic 0.379ns (36.991%)  route 0.646ns (63.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 18.332 - 16.000 ) 
    Source Clock Delay      (SCD):    2.698ns = ( 10.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
                         GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     8.646    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.081     8.727 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.584     9.311    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     9.388 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    10.033    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.081    10.114 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.584    10.698    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
                         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379    11.077 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, unplaced)         0.646    11.723    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
                         GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
                         GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613    16.613    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.077    16.690 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.439    17.129    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.202 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    17.816    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.077    17.893 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.439    18.332    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
                         GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.185    18.517    
                         clock uncertainty           -0.205    18.312    
                         GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.709    17.603    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         17.603    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.621%)  route 0.127ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.114     0.460    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.510 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.830    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.114     0.970    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_double_reg/Q
                         net (fo=1, unplaced)         0.127     1.238    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_double
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.259     0.625    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.678 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     1.015    phy_inst/U0/core_clocking_i/clkout1
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=116, unplaced)       0.259     1.303    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
                         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism             -0.168     1.135    
                         clock uncertainty            0.205     1.340    
                         FDRE (Hold_fdre_C_D)        -0.017     1.323    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                 -0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.156%)  route 0.334ns (46.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.373 - 8.000 ) 
    Source Clock Delay      (SCD):    3.604ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.584     2.939    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.081     3.020 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.584     3.604    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
                         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379     3.983 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, unplaced)        0.334     4.317    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
                         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.439     9.857    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.077     9.934 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.439    10.373    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              1.086    11.459    
                         clock uncertainty           -0.035    11.424    
                         FDCE (Recov_fdce_C_CLR)     -0.461    10.963    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  6.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.679%)  route 0.143ns (50.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.114     0.555    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.581 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.114     0.695    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.836 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, unplaced)         0.143     0.979    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
                         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
                         IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, unplaced)         0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
                         IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, unplaced)         0.259     0.991    phy_inst/U0/core_clocking_i/gtrefclk_out
                         BUFG (Prop_bufg_I_O)         0.029     1.020 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, unplaced)        0.259     1.279    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.439     0.840    
                         FDCE (Remov_fdce_C_CLR)     -0.147     0.693    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        3.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.611ns (34.744%)  route 1.148ns (65.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 10.332 - 8.000 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.646     0.646    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.584     1.311    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.388 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.033    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.081     2.114 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.584     2.698    eth_int_inst/reset_mgr/userclk2_out
                         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     3.077 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1140, unplaced)      0.502     3.579    eth_int_inst/reset_mgr/reset_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.232     3.811 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, unplaced)         0.646     4.457    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
                         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
                         GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.613     8.613    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.077     8.690 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.439     9.129    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.202 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613     9.816    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.077     9.893 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.439    10.332    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
                         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.222    10.553    
                         clock uncertainty           -0.077    10.477    
                         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.409    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  3.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.307%)  route 0.200ns (58.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.320     0.320    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.114     0.460    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.510 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.830    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.856 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.114     0.970    eth_int_inst/reset_mgr/userclk2_out
                         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.111 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1140, unplaced)      0.200     1.312    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]_0
                         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
                         GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, unplaced)         0.337     0.337    phy_inst/U0/core_clocking_i/txoutclk
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, unplaced)         0.259     0.625    phy_inst/U0/core_clocking_i/txoutclk_bufg
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.678 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.015    phy_inst/U0/core_clocking_i/clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.044 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2789, unplaced)      0.259     1.303    eth_int_inst/ec_wrapper/crcChk/userclk2_out
                         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/C
                         clock pessimism             -0.188     1.115    
                         FDPE (Remov_fdpe_C_PRE)     -0.150     0.965    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.204%)  route 0.347ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 2.834 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.677ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.584     1.491    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.479    -2.988 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.342    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.081    -2.261 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.584    -1.677    phy_inst/U0/core_resets_i/independent_clock_bufg
                         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.379    -1.298 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=51, unplaced)        0.347    -0.951    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
                         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.439     6.306    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.601     1.704 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     2.318    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.077     2.395 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.439     2.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.344     3.178    
                         clock uncertainty           -0.067     3.111    
                         FDCE (Recov_fdce_C_CLR)     -0.461     2.650    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.650    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  3.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.114     0.516    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.840    -1.324 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.004    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.026    -0.978 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.114    -0.864    phy_inst/U0/core_resets_i/independent_clock_bufg
                         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141    -0.723 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=51, unplaced)        0.172    -0.551    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
                         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, unplaced)         0.259     0.696    endpoint_inst/sysclk_ibuf
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.478    -1.782 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -1.445    endpoint_inst/mmcm0_clkout1
                         BUFG (Prop_bufg_I_O)         0.029    -1.416 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=328, unplaced)       0.259    -1.157    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
                         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.438    -0.719    
                         FDCE (Remov_fdce_C_CLR)     -0.147    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.315    





