Line 512: tTxLogs::: PC_UpPCH max_tx_pwr[%d] min_tx_pwr[%d] Ptotal0[%d]
Line 513: tTxLogs::: PC_UpPCH PRXuppch[%d] Pathloss[%d] PWRramp[%d] numTx[%d]
Line 531: tTxLogs::: PC_PRACH PRXprach[%d] Pathloss[%d] PWRramp[%d] numTx[%d] Pprach[%d]
Line 647: tTxLogs::: PC_EPUCH_open PRXepuch[%d] Pathloss[%d] EpuchTpcStepSize[%d] beacon_pl[%d],Pepuch[%d],pc_gap[%d]
Line 651: tTxLogs::: PC_EPUCH_closed Pathloss[%d] tpc_sum[%d] gain[%d], EpuchTpcStepSize[%d]
Line 652: tTxLogs::: PC_EPUCH_closed Pepuch[%d] tpc_on_eagch[%d] tpc_on_ehich[%d],  EDCH_MPR[%d] tx_pow_max[%d]
Line 653: tTxLogs::: PD_EPUCH_closed Pebase[%d], tpc_sum_pebase[%d] gainMin[%d]
Line 730: tTxLogs::: PC_HSSICH_open PRXhssich[%d] Pathloss[%d] pc_gap[%d] pathloss_switch[%d] Phssich[%d], HssichTpcStepSize[%d]
Line 734: tTxLogs::: PC_HSSICH_closed Pathloss[%d] tpc_on_hsscch[%d] Phssich[%d], HssichTpcStepSize[%d]
Line 1039: tTxLogs::: OLPC PHY1, single code [pdpch_olpcParam1 %d] [dpch_weight1[i] %d] [prx %d]
Line 1046: tTxLogs::: OLPC PHY1, multi code [dpch_weight1[i] %d] [prx %d]
Line 1107: tTxLogs::: OLPC PHY2, single code [pdpch_olpcParam2 %d] [dpch_weight2[i] %d] [prx %d]
Line 1113: tTxLogs::: OLPC PHY2, multi code [dpch_weight2[i] %d] [prx %d]
Line 1193: tTxLogs::: tx_pow_max[%d]
Line 1198: tTxLogs::: PC_DPCH_open PRXdpch0[%d] Pathloss[%d] Pathloss_target[%d] gain_factor0[%d]
Line 1199: tTxLogs::: PC_DPCH_open Pdpch1Ts1[%d] Pdpch1Ts2[%d] Pdpch1Ts3[%d] Pdpch2Ts1[%d] Pdpch2Ts2[%d] Pdpch2Ts3[%d]
Line 1201: tTxLogs::: PC_DPCH_open PprachParam[%d] TS1Phy1OlpcParam [%d] TS2Phy1OlpcParam [%d] TS3Phy1OlpcParam [%d] TS1Phy2OlpcParam [%d] TS2Phy2OlpcParam [%d] TS3Phy2OlpcParam [%d]
Line 1207: tTxLogs::: PC_DPCH_closed Pdpch1Ts1[%d] Pdpch1Ts2[%d] Pdpch1Ts3[%d] gain_factor0[%d] Pdpch2Ts1[%d] Pdpch2Ts2[%d] Pdpch2Ts3[%d]
Line 1343: tTxLogs::: Total power calc_phch1 - DigitalGain1[%d]=%d, DigitalGain2[%d]=%d
Line 1404: tTxLogs::: Total power calc_phch2 - DigitalGain1[%d]=%d, DigitalGain2[%d]=%d MPR_QPSK=%d MPR_DPA=%d
Line 1405: tTxLogs::: Total power calc_phch2 - P1=%d, P2=%d, Ptotal[%d]=%d MPR=%d tx_pow_max=%d
Line 1433: tTxLogs::: slot_num [%d] ul_subframe_3bit [%d] Vcc_control [%d] MultiCodeSameMidFlag [%d]
Line 1503: tTxLogs::: SC_DPCH dpch_ss_dl_num[%d] dpch_ss_value0[%d] dpch_ss_value1[%d]
Line 1793: tTx_Logs:: tpc_dch1[1]=0x%x, tpc_dch1[2]=0x%x, tpc_dch1[3]=0x%x, tpc_dch2[1]=0x%x, tpc_dch2[2]=0x%x, tpc_dch2[3]=0x%x
Line 2528: tTxLogs::: ISR_A2D: [SbfCnt=%4d] TX_CONFIG [ipc_message=0x%X]
Line 2610: tTxLogs::: WARNING ISR_A2D: [SbfCnt=%4d] TX_CONFIG [Undefined ipc Comming 0x%08X]
Line 2641: tTxLog::: [SbfCnt=%4d] TX_UE_STATE: uppch_en %d, prach_en %d, dpch_en %d, epuch_en %d, erucch_en %d, hssich_en %d
Line 2722: tTxLogs::: RACH_Main UpPCHPos[%d]
Line 2742: tTxLogs::: DSCH CRC Update[Frame %d, Subframe %d, Slot %d], DSCH_DONE_ISR_POS %d, en_sich_num %d, crc_result %d,, 
Line 2752: tTxLogs::: SICH_Main- [DSCH_CRC=%d] [DSCH_CRC_forTx=%d]
Line 2760: tTxLogs::: SICH_Main [Frame %d, Subframe %d, Slot %d], crc result %d, en_sich_num %d
Line 2879: tTxLogs::: Invalid UpPCH Position (%d)
Line 2917: tTxLogs::: SHM DBG [subframe %d] [slot %d] [LTxReset %d] [UTxReset %d]
Line 2992: tTxLogs::: UL_Frame[%d][%d], ul_slot[%d], DL subframe[%d]
Line 3096: tTxLogs::: Ptotal[0]=%d,Ptotal[1]=%d,Ptotal[2]=%d,Ptotal[3]=%d,Ptotal[4]=%d,Ptotal[5]=%d,Ptotal[6]=%d
Line 3097: tTxLogs::: max_pwr_flag[1]=%d,max_pwr_flg[2]=%d,max_pwr_flg[3]=%d,min_pwr_flag[1]=%d,min_pwr_flg[2]=%d,min_pwr_flg[3]=%d
Line 3161: tTxLogs::: Tadv modification from CPU, Tadv_prev %d, Tadv_modify %d
Line 3184: tTxLogs::: DPLC Rearrangement - dpch_tpc_num[%d] dpch_tpc[%d %d %d %d]
Line 3199: tTxLogs::: UL TD_DPCH DPLC - UL num [%d] tpc index[%d] tpc_value[%d %d]
Line 3289: tTxLogs::: TD_Pd_Interpolate - i [%d], iPD_flag [%d], pre_iPD stage [%d], post_iPD stage [%d], num_cal [%d]
Line 3306: tTxLogs::: PD_READ_func - PD_mode [%d], pre_iPD stage [%d], post_iPD stage [%d] AIT_PD_bypass [%d]
Line 3326: [TD_PD_READ] [FBRX] fbrx_flag %d, fbrx_value %d, fbrx_linear %d, pdValAvg %d, pdPowerAvg %d, readTiming %d uppch_flag=%d
Line 3360: [TD_PD_READ] [FBRX] fbrx_value %d, fbrx_linear %d, pdValAvg %d
Line 3450: [tTxGen1ISR] ul_slot=%d rPD_EN=%d SwitchPosition=%d  rPD_value=%d rPD_result=%d PD_op_flag_current_slot=%d
Line 3452: [tTxGen1ISR] ul_slot=%d rPD_EN=%d SwitchPosition=%d  rPD_value=%d rPD_result=%d PD_op_flag_current_slot=%d
Line 3453: [tTxGen1ISR] uppch_position=%d UpPCHenable %d PD_op_flag_next_slot=%d DSP_switch_pos %d
Line 3476: tTx_Logs:: ts_en_bitmap_dsp=%d, SCR_Code_ID=%d
Line 3478: tTx_Logs:: T1Gain1=%d, T1Gain2=%d, T2Gain1=%d, T2Gain2=%d, Tadv0=%d, Tadv1=%d, Tadv2=%d
Line 3482: tTx_Logs:: Tadv3=%d, Phy1_SlotFormat[1]=%d, Phy1_SlotFormat[2]=%d, Phy1_SlotFormat[3]=%d, Phy2_SlotFormat[1]=%d, Phy2_SlotFormat[2]=%d, Phy2_SlotFormat[3]=%d
Line 3485: tTx_Logs:: Phy1_ovsfid[1]=%d, Phy1_ovsfid[2]=%d, Phy1_ovsfid[3]=%d, Phy2_ovsfid[1]=%d, Phy2_ovsfid[2]=%d, Phy2_ovsfid[3]=%d
Line 3566: tTxLogs:::HSSICH_pcmode_open latestSFN[%d] currentSFN[%d] pcGap[%d]
Line 3570: tTxLogs:::HSSICH_pcmode_closed latestSFN[%d] currentSFN[%d] pcGap[%d]
Line 3600: [VSWR] Check Condition [slot %d] [thPower %d] [Power %d]
Line 3848: tTxLogs::: pre-synchronized HO ObservedTimeDiff[%d]
Line 3860: tTxLogs::: BatonHandoverStep1[%d], BatonHandoverStep2[%d], ObseredTimeDiff[%d]
Line 3880: tTxLogs::: HardHandover step2 done UpPchPos[%d]
