#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 14 10:26:12 2016
# Process ID: 5944
# Current directory: U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8760 U:\Conor\CPE 233\VHDL Lab 2\RAT_Architecture\RAT_Architecture.xpr
# Log file: U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/vivado.log
# Journal file: U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.xpr}
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'RAT_Architecture.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 704.754 ; gain = 138.738
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/TPointer_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TPointer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TPointer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.srcs/sim_1/new/TPointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TPointer
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto f25a2dae491447638503c6bd72cd0583 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TPointer_behav xil_defaultlib.TPointer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tstk_dtfl of entity xil_defaultlib.tpointer
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/TPointer_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/TPointer_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-99] Step results log file:'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 704.754 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/TPointer_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TPointer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TPointer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.srcs/sim_1/new/TPointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TPointer
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto f25a2dae491447638503c6bd72cd0583 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TPointer_behav xil_defaultlib.TPointer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tstk_dtfl of entity xil_defaultlib.tpointer
Built simulation snapshot TPointer_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source U:/Conor/CPE -notrace
source 233/VHDL -notrace
couldn't read file "233/VHDL": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 14 10:27:26 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TPointer_behav -key {Behavioral:sim_1:Functional:TPointer} -tclbatch {TPointer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TPointer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TPointer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 711.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/TPointer_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TPointer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
"xvhdl -m64 --relax -prj TPointer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.srcs/sim_1/new/TPointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TPointer
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto f25a2dae491447638503c6bd72cd0583 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TPointer_behav xil_defaultlib.TPointer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture tstk_dtfl of entity xil_defaultlib.tpointer
Built simulation snapshot TPointer_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source U:/Conor/CPE -notrace
source 233/VHDL -notrace
couldn't read file "233/VHDL": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 14 10:28:11 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Conor/CPE 233/VHDL Lab 2/RAT_Architecture/RAT_Architecture.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TPointer_behav -key {Behavioral:sim_1:Functional:TPointer} -tclbatch {TPointer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source TPointer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TPointer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 711.391 ; gain = 0.000
