//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__ortho_camera
.const .align 8 .b8 params[280];

.visible .entry __raygen__ortho_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<992>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f885, 0f3F000000;
	mov.f32 	%f886, %f885;
	@%p5 bra 	BB0_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f263, %r367;
	mov.f32 	%f264, 0f4B800000;
	div.approx.ftz.f32 	%f885, %f263, %f264;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f265, %r369;
	div.approx.ftz.f32 	%f886, %f265, %f264;

BB0_3:
	cvt.rn.f32.s32	%f272, %r110;
	add.ftz.f32 	%f273, %f272, %f885;
	cvt.rn.f32.s32	%f274, %r111;
	add.ftz.f32 	%f275, %f274, %f886;
	cvt.rn.f32.s32	%f276, %r108;
	div.approx.ftz.f32 	%f277, %f273, %f276;
	cvt.rn.f32.s32	%f278, %r109;
	div.approx.ftz.f32 	%f279, %f275, %f278;
	fma.rn.ftz.f32 	%f280, %f277, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f281, %f279, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f282, %f283}, [params+96];
	ld.const.f32 	%f286, [params+104];
	ld.const.v2.f32 	{%f287, %f288}, [params+80];
	fma.rn.ftz.f32 	%f291, %f282, %f280, %f287;
	fma.rn.ftz.f32 	%f292, %f280, %f283, %f288;
	ld.const.f32 	%f293, [params+88];
	fma.rn.ftz.f32 	%f294, %f280, %f286, %f293;
	ld.const.v2.f32 	{%f295, %f296}, [params+112];
	ld.const.f32 	%f299, [params+120];
	fma.rn.ftz.f32 	%f5, %f281, %f295, %f291;
	fma.rn.ftz.f32 	%f6, %f281, %f296, %f292;
	fma.rn.ftz.f32 	%f7, %f281, %f299, %f294;
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	ld.const.v2.f32 	{%f300, %f301}, [params+176];
	ld.const.f32 	%f302, [params+184];
	neg.ftz.f32 	%f10, %f302;
	mov.f32 	%f303, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f303, %f303};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	neg.ftz.f32 	%f304, %f301;
	neg.ftz.f32 	%f305, %f300;
	mov.f32 	%f306, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	mov.u32 	%r30, 285212672;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f303, %f303};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f907, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f303, %f303, %f303, %f907};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f907, %f907, %f907, %f303};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+244];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f908, %f907;
	mov.f32 	%f909, %f907;
	mov.f32 	%f910, %f907;
	mov.f32 	%f911, %f907;
	mov.f32 	%f912, %f907;
	@%p6 bra 	BB0_32;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f11, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+240];
	ld.const.v2.f32 	{%f316, %f317}, [params+224];
	mov.u32 	%r14, -1;
	mov.f32 	%f912, 0f00000000;
	ld.const.f32 	%f14, [params+232];
	mov.f32 	%f903, %f303;
	mov.f32 	%f902, %f303;
	mov.f32 	%f901, %f303;
	mov.f32 	%f911, %f912;
	mov.f32 	%f910, %f912;
	mov.f32 	%f909, %f912;
	mov.f32 	%f908, %f912;
	mov.f32 	%f907, %f912;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB0_5:
	ld.local.v4.f32 	{%f319, %f320, %f321, %f322}, [%rd2+100];
	neg.ftz.f32 	%f326, %f321;
	neg.ftz.f32 	%f327, %f320;
	neg.ftz.f32 	%f328, %f319;
	st.local.v2.f32 	[%rd2+84], {%f328, %f327};
	st.local.f32 	[%rd2+92], %f326;
	st.local.v2.f32 	[%rd2+132], {%f303, %f303};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f896, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB0_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r14, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f330, %f331, %f332, %f333}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f338, %f339, %f340, %f341}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f338, %f339, %f340, %f341};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r14, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f24, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f330, %f331, %f332, %f24};
	st.local.f32 	[%rd2+132], %f333;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB0_8;

	ld.local.f32 	%f346, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f346;

BB0_8:
	setp.leu.ftz.f32	%p9, %f24, 0f00000000;
	@%p9 bra 	BB0_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f348, %r386;
	mov.f32 	%f349, 0f4B800000;
	div.approx.ftz.f32 	%f350, %f348, %f349;
	lg2.approx.ftz.f32 	%f351, %f350;
	mul.ftz.f32 	%f352, %f351, 0fBF317218;
	mul.ftz.f32 	%f896, %f352, %f24;

BB0_10:
	ld.local.v4.f32 	{%f362, %f363, %f364, %f365}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f366, %f367, %f368, %f369}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r396, %rd33;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f361, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f362, %f363, %f364, %f366, %f367, %f368, %f11, %f896, %f361, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB0_12;

	ld.local.v4.f32 	{%f370, %f371, %f372, %f373}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f370;
	add.ftz.f32 	%f908, %f908, %f371;
	add.ftz.f32 	%f909, %f909, %f372;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB0_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB0_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	ld.local.f32 	%f896, [%rd2+80];
	bra.uni 	BB0_17;

BB0_14:
	st.local.f32 	[%rd2+80], %f896;
	ld.local.v4.f32 	{%f377, %f378, %f379, %f380}, [%rd2+100];
	ld.local.v4.f32 	{%f384, %f385, %f386, %f387}, [%rd2+68];
	fma.rn.ftz.f32 	%f391, %f896, %f378, %f385;
	fma.rn.ftz.f32 	%f392, %f896, %f377, %f384;
	st.local.v2.f32 	[%rd2+68], {%f392, %f391};
	fma.rn.ftz.f32 	%f393, %f896, %f379, %f386;
	st.local.f32 	[%rd2+76], %f393;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB0_17;

	ld.local.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd18];
	add.ftz.f32 	%f401, %f317, %f395;
	add.ftz.f32 	%f402, %f316, %f394;
	st.local.v2.f32 	[%rd18], {%f402, %f401};
	add.ftz.f32 	%f403, %f14, %f396;
	st.local.f32 	[%rd2+-20], %f403;

BB0_17:
	ld.local.v4.f32 	{%f404, %f405, %f406, %f407}, [%rd2+36];
	add.ftz.f32 	%f411, %f404, 0f38D1B717;
	add.ftz.f32 	%f412, %f405, 0f38D1B717;
	add.ftz.f32 	%f413, %f406, 0f38D1B717;
	neg.ftz.f32 	%f414, %f896;
	div.approx.ftz.f32 	%f415, %f414, %f411;
	div.approx.ftz.f32 	%f416, %f414, %f412;
	div.approx.ftz.f32 	%f417, %f414, %f413;
	mul.ftz.f32 	%f418, %f415, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f35, %f418;
	mul.ftz.f32 	%f419, %f416, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f36, %f419;
	mul.ftz.f32 	%f420, %f417, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f37, %f420;
	mul.ftz.f32 	%f901, %f901, %f35;
	mul.ftz.f32 	%f902, %f902, %f36;
	mul.ftz.f32 	%f903, %f903, %f37;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB0_20;

	ld.local.v4.f32 	{%f421, %f422, %f423, %f424}, [%rd2+-12];
	mul.ftz.f32 	%f428, %f36, %f422;
	mul.ftz.f32 	%f429, %f35, %f421;
	st.local.v2.f32 	[%rd2+-12], {%f429, %f428};
	mul.ftz.f32 	%f430, %f37, %f423;
	st.local.f32 	[%rd2+-4], %f430;
	@%p12 bra 	BB0_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB0_20:
	ld.local.v4.f32 	{%f431, %f432, %f433, %f434}, [%rd18];
	fma.rn.ftz.f32 	%f910, %f901, %f431, %f910;
	fma.rn.ftz.f32 	%f911, %f902, %f432, %f911;
	fma.rn.ftz.f32 	%f912, %f903, %f433, %f912;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB0_32;

	ld.local.f32 	%f438, [%rd2+32];
	setp.le.ftz.f32	%p17, %f438, 0f00000000;
	@%p17 bra 	BB0_32;

	ld.local.v2.f32 	{%f439, %f440}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f439, 0f00000000;
	setp.neu.ftz.f32	%p19, %f440, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB0_24;

	ld.local.f32 	%f441, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f441, 0f00000000;
	@%p21 bra 	BB0_32;

BB0_24:
	mul.ftz.f32 	%f901, %f901, %f439;
	mul.ftz.f32 	%f902, %f902, %f440;
	ld.local.f32 	%f442, [%rd2+28];
	mul.ftz.f32 	%f903, %f903, %f442;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB0_27;

	max.ftz.f32 	%f443, %f901, %f902;
	max.ftz.f32 	%f52, %f443, %f903;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f444, %r407;
	mov.f32 	%f445, 0f4B800000;
	div.approx.ftz.f32 	%f446, %f444, %f445;
	setp.lt.ftz.f32	%p23, %f52, %f446;
	@%p23 bra 	BB0_32;

	rcp.approx.ftz.f32 	%f447, %f52;
	mul.ftz.f32 	%f901, %f901, %f447;
	mul.ftz.f32 	%f902, %f902, %f447;
	mul.ftz.f32 	%f903, %f903, %f447;

BB0_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB0_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB0_31;

BB0_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r14, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f448, %f449, %f450, %f451};
	ld.local.f32 	%f456, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f456;

BB0_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB0_5;

BB0_32:
	ld.local.v4.f32 	{%f971, %f972, %f973, %f460}, [%rd2+-12];
	ld.local.v4.f32 	{%f968, %f969, %f970, %f464}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB0_101;

	ld.local.f32 	%f939, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f939, 0f3F800000;
	@%p28 bra 	BB0_101;

	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f468, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f468, %f468};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	mov.u32 	%r62, 553648128;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f468, %f468};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f936, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f468, %f468, %f468, %f936};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f936, %f936, %f936, %f468};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB0_35;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f80, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+240];
	ld.const.v2.f32 	{%f478, %f479}, [params+224];
	mov.f32 	%f938, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 553648128;
	ld.const.f32 	%f83, [params+232];
	mov.f32 	%f937, %f938;
	mov.f32 	%f936, %f938;
	mov.f32 	%f929, %f468;
	mov.f32 	%f928, %f468;
	mov.f32 	%f927, %f468;

BB0_37:
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd2+100];
	neg.ftz.f32 	%f488, %f483;
	neg.ftz.f32 	%f489, %f482;
	neg.ftz.f32 	%f490, %f481;
	st.local.v2.f32 	[%rd2+84], {%f490, %f489};
	st.local.f32 	[%rd2+92], %f488;
	st.local.v2.f32 	[%rd2+132], {%f468, %f468};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f922, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB0_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r46, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f492, %f493, %f494, %f495}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f500, %f501, %f502, %f503}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f500, %f501, %f502, %f503};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r46, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f93, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f492, %f493, %f494, %f93};
	st.local.f32 	[%rd2+132], %f495;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB0_40;

	ld.local.f32 	%f508, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f508;

BB0_40:
	setp.leu.ftz.f32	%p32, %f93, 0f00000000;
	@%p32 bra 	BB0_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f510, %r434;
	mov.f32 	%f511, 0f4B800000;
	div.approx.ftz.f32 	%f512, %f510, %f511;
	lg2.approx.ftz.f32 	%f513, %f512;
	mul.ftz.f32 	%f514, %f513, 0fBF317218;
	mul.ftz.f32 	%f922, %f514, %f93;

BB0_42:
	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r444, %rd63;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f523, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f524, %f525, %f526, %f528, %f529, %f530, %f80, %f922, %f523, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB0_44;

	ld.local.v4.f32 	{%f532, %f533, %f534, %f535}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f532;
	add.ftz.f32 	%f908, %f908, %f533;
	add.ftz.f32 	%f909, %f909, %f534;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB0_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB0_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB0_48;
	bra.uni 	BB0_46;

BB0_48:
	ld.local.f32 	%f922, [%rd2+80];
	bra.uni 	BB0_49;

BB0_46:
	st.local.f32 	[%rd2+80], %f922;
	ld.local.v4.f32 	{%f539, %f540, %f541, %f542}, [%rd2+100];
	ld.local.v4.f32 	{%f546, %f547, %f548, %f549}, [%rd2+68];
	fma.rn.ftz.f32 	%f553, %f922, %f540, %f547;
	fma.rn.ftz.f32 	%f554, %f922, %f539, %f546;
	st.local.v2.f32 	[%rd2+68], {%f554, %f553};
	fma.rn.ftz.f32 	%f555, %f922, %f541, %f548;
	st.local.f32 	[%rd2+76], %f555;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB0_49;

	ld.local.v4.f32 	{%f556, %f557, %f558, %f559}, [%rd18];
	add.ftz.f32 	%f563, %f479, %f557;
	add.ftz.f32 	%f564, %f478, %f556;
	st.local.v2.f32 	[%rd18], {%f564, %f563};
	add.ftz.f32 	%f565, %f83, %f558;
	st.local.f32 	[%rd2+-20], %f565;

BB0_49:
	ld.local.v4.f32 	{%f566, %f567, %f568, %f569}, [%rd2+36];
	add.ftz.f32 	%f573, %f566, 0f38D1B717;
	add.ftz.f32 	%f574, %f567, 0f38D1B717;
	add.ftz.f32 	%f575, %f568, 0f38D1B717;
	neg.ftz.f32 	%f576, %f922;
	div.approx.ftz.f32 	%f577, %f576, %f573;
	div.approx.ftz.f32 	%f578, %f576, %f574;
	div.approx.ftz.f32 	%f579, %f576, %f575;
	mul.ftz.f32 	%f580, %f577, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f104, %f580;
	mul.ftz.f32 	%f581, %f578, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f105, %f581;
	mul.ftz.f32 	%f582, %f579, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f106, %f582;
	mul.ftz.f32 	%f927, %f927, %f104;
	mul.ftz.f32 	%f928, %f928, %f105;
	mul.ftz.f32 	%f929, %f929, %f106;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB0_52;

	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd2+-12];
	mul.ftz.f32 	%f590, %f105, %f584;
	mul.ftz.f32 	%f591, %f104, %f583;
	st.local.v2.f32 	[%rd2+-12], {%f591, %f590};
	mul.ftz.f32 	%f592, %f106, %f585;
	st.local.f32 	[%rd2+-4], %f592;
	@%p35 bra 	BB0_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB0_52:
	ld.local.v4.f32 	{%f593, %f594, %f595, %f596}, [%rd18];
	fma.rn.ftz.f32 	%f938, %f927, %f593, %f938;
	fma.rn.ftz.f32 	%f937, %f928, %f594, %f937;
	fma.rn.ftz.f32 	%f936, %f929, %f595, %f936;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB0_64;

	ld.local.f32 	%f600, [%rd2+32];
	setp.le.ftz.f32	%p40, %f600, 0f00000000;
	@%p40 bra 	BB0_64;

	ld.local.v2.f32 	{%f601, %f602}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f601, 0f00000000;
	setp.neu.ftz.f32	%p42, %f602, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB0_56;

	ld.local.f32 	%f603, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f603, 0f00000000;
	@%p44 bra 	BB0_64;

BB0_56:
	mul.ftz.f32 	%f927, %f927, %f601;
	mul.ftz.f32 	%f928, %f928, %f602;
	ld.local.f32 	%f604, [%rd2+28];
	mul.ftz.f32 	%f929, %f929, %f604;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB0_59;

	max.ftz.f32 	%f605, %f927, %f928;
	max.ftz.f32 	%f121, %f605, %f929;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f606, %r455;
	mov.f32 	%f607, 0f4B800000;
	div.approx.ftz.f32 	%f608, %f606, %f607;
	setp.lt.ftz.f32	%p46, %f121, %f608;
	@%p46 bra 	BB0_64;

	rcp.approx.ftz.f32 	%f609, %f121;
	mul.ftz.f32 	%f927, %f927, %f609;
	mul.ftz.f32 	%f928, %f928, %f609;
	mul.ftz.f32 	%f929, %f929, %f609;

BB0_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB0_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB0_62;
	bra.uni 	BB0_61;

BB0_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB0_63;

BB0_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r46, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f610, %f611, %f612, %f613};
	ld.local.f32 	%f618, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r46, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f618;

BB0_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB0_37;
	bra.uni 	BB0_64;

BB0_35:
	mov.f32 	%f937, %f936;
	mov.f32 	%f938, %f936;

BB0_64:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd2+-12];
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd2+4];
	ld.local.f32 	%f940, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f939, %f940;
	@%p50 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f939, %f939, 0f3F000000;
	bra.uni 	BB0_68;

BB0_65:
	setp.geu.ftz.f32	%p51, %f939, %f940;
	@%p51 bra 	BB0_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f940, %f940, 0f3F000000;

BB0_68:
	st.local.v2.f32 	[%rd2+68], {%f5, %f6};
	st.local.f32 	[%rd2+76], %f7;
	mov.f32 	%f630, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f630, %f630};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f305, %f304, %f10, %f306};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f630, %f630};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f964, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f630, %f630, %f630, %f964};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f964, %f964, %f964, %f630};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB0_69;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f147, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+240];
	ld.const.v2.f32 	{%f640, %f641}, [params+224];
	mov.f32 	%f966, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f150, [params+232];
	mov.f32 	%f965, %f966;
	mov.f32 	%f964, %f966;
	mov.f32 	%f957, %f630;
	mov.f32 	%f956, %f630;
	mov.f32 	%f955, %f630;

BB0_71:
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd2+100];
	neg.ftz.f32 	%f650, %f645;
	neg.ftz.f32 	%f651, %f644;
	neg.ftz.f32 	%f652, %f643;
	st.local.v2.f32 	[%rd2+84], {%f652, %f651};
	st.local.f32 	[%rd2+92], %f650;
	st.local.v2.f32 	[%rd2+132], {%f630, %f630};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f950, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB0_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r80, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f662, %f663, %f664, %f665}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f662, %f663, %f664, %f665};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r80, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f160, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f654, %f655, %f656, %f160};
	st.local.f32 	[%rd2+132], %f657;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB0_74;

	ld.local.f32 	%f670, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f670;

BB0_74:
	setp.leu.ftz.f32	%p55, %f160, 0f00000000;
	@%p55 bra 	BB0_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f672, %r483;
	mov.f32 	%f673, 0f4B800000;
	div.approx.ftz.f32 	%f674, %f672, %f673;
	lg2.approx.ftz.f32 	%f675, %f674;
	mul.ftz.f32 	%f676, %f675, 0fBF317218;
	mul.ftz.f32 	%f950, %f676, %f160;

BB0_76:
	ld.local.v4.f32 	{%f686, %f687, %f688, %f689}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f690, %f691, %f692, %f693}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r493, %rd93;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f685, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f686, %f687, %f688, %f690, %f691, %f692, %f147, %f950, %f685, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB0_78;

	ld.local.v4.f32 	{%f694, %f695, %f696, %f697}, [%rd2+68];
	add.ftz.f32 	%f907, %f907, %f694;
	add.ftz.f32 	%f908, %f908, %f695;
	add.ftz.f32 	%f909, %f909, %f696;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB0_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB0_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB0_82;
	bra.uni 	BB0_80;

BB0_82:
	ld.local.f32 	%f950, [%rd2+80];
	bra.uni 	BB0_83;

BB0_80:
	st.local.f32 	[%rd2+80], %f950;
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd2+100];
	ld.local.v4.f32 	{%f708, %f709, %f710, %f711}, [%rd2+68];
	fma.rn.ftz.f32 	%f715, %f950, %f702, %f709;
	fma.rn.ftz.f32 	%f716, %f950, %f701, %f708;
	st.local.v2.f32 	[%rd2+68], {%f716, %f715};
	fma.rn.ftz.f32 	%f717, %f950, %f703, %f710;
	st.local.f32 	[%rd2+76], %f717;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB0_83;

	ld.local.v4.f32 	{%f718, %f719, %f720, %f721}, [%rd18];
	add.ftz.f32 	%f725, %f641, %f719;
	add.ftz.f32 	%f726, %f640, %f718;
	st.local.v2.f32 	[%rd18], {%f726, %f725};
	add.ftz.f32 	%f727, %f150, %f720;
	st.local.f32 	[%rd2+-20], %f727;

BB0_83:
	ld.local.v4.f32 	{%f728, %f729, %f730, %f731}, [%rd2+36];
	add.ftz.f32 	%f735, %f728, 0f38D1B717;
	add.ftz.f32 	%f736, %f729, 0f38D1B717;
	add.ftz.f32 	%f737, %f730, 0f38D1B717;
	neg.ftz.f32 	%f738, %f950;
	div.approx.ftz.f32 	%f739, %f738, %f735;
	div.approx.ftz.f32 	%f740, %f738, %f736;
	div.approx.ftz.f32 	%f741, %f738, %f737;
	mul.ftz.f32 	%f742, %f739, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f171, %f742;
	mul.ftz.f32 	%f743, %f740, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f172, %f743;
	mul.ftz.f32 	%f744, %f741, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f173, %f744;
	mul.ftz.f32 	%f955, %f955, %f171;
	mul.ftz.f32 	%f956, %f956, %f172;
	mul.ftz.f32 	%f957, %f957, %f173;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB0_86;

	ld.local.v4.f32 	{%f745, %f746, %f747, %f748}, [%rd2+-12];
	mul.ftz.f32 	%f752, %f172, %f746;
	mul.ftz.f32 	%f753, %f171, %f745;
	st.local.v2.f32 	[%rd2+-12], {%f753, %f752};
	mul.ftz.f32 	%f754, %f173, %f747;
	st.local.f32 	[%rd2+-4], %f754;
	@%p58 bra 	BB0_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB0_86:
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd18];
	fma.rn.ftz.f32 	%f966, %f955, %f755, %f966;
	fma.rn.ftz.f32 	%f965, %f956, %f756, %f965;
	fma.rn.ftz.f32 	%f964, %f957, %f757, %f964;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB0_98;

	ld.local.f32 	%f762, [%rd2+32];
	setp.le.ftz.f32	%p63, %f762, 0f00000000;
	@%p63 bra 	BB0_98;

	ld.local.v2.f32 	{%f763, %f764}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f763, 0f00000000;
	setp.neu.ftz.f32	%p65, %f764, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB0_90;

	ld.local.f32 	%f765, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f765, 0f00000000;
	@%p67 bra 	BB0_98;

BB0_90:
	mul.ftz.f32 	%f955, %f955, %f763;
	mul.ftz.f32 	%f956, %f956, %f764;
	ld.local.f32 	%f766, [%rd2+28];
	mul.ftz.f32 	%f957, %f957, %f766;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB0_93;

	max.ftz.f32 	%f767, %f955, %f956;
	max.ftz.f32 	%f188, %f767, %f957;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f768, %r504;
	mov.f32 	%f769, 0f4B800000;
	div.approx.ftz.f32 	%f770, %f768, %f769;
	setp.lt.ftz.f32	%p69, %f188, %f770;
	@%p69 bra 	BB0_98;

	rcp.approx.ftz.f32 	%f771, %f188;
	mul.ftz.f32 	%f955, %f955, %f771;
	mul.ftz.f32 	%f956, %f956, %f771;
	mul.ftz.f32 	%f957, %f957, %f771;

BB0_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB0_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB0_97;

BB0_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r80, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f772, %f773, %f774, %f775}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f772, %f773, %f774, %f775};
	ld.local.f32 	%f780, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r80, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f780;

BB0_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB0_71;
	bra.uni 	BB0_98;

BB0_69:
	mov.f32 	%f965, %f964;
	mov.f32 	%f966, %f964;

BB0_98:
	ld.local.f32 	%f967, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f939, %f940;
	@%p73 bra 	BB0_100;

	mul.ftz.f32 	%f967, %f967, 0f3F000000;
	st.local.f32 	[%rd2+96], %f967;

BB0_100:
	add.ftz.f32 	%f781, %f939, %f940;
	add.ftz.f32 	%f782, %f781, %f967;
	rcp.approx.ftz.f32 	%f783, %f782;
	mul.ftz.f32 	%f784, %f938, %f940;
	fma.rn.ftz.f32 	%f785, %f910, %f939, %f784;
	mul.ftz.f32 	%f786, %f937, %f940;
	fma.rn.ftz.f32 	%f787, %f911, %f939, %f786;
	mul.ftz.f32 	%f788, %f936, %f940;
	fma.rn.ftz.f32 	%f789, %f912, %f939, %f788;
	fma.rn.ftz.f32 	%f790, %f966, %f967, %f785;
	fma.rn.ftz.f32 	%f791, %f965, %f967, %f787;
	fma.rn.ftz.f32 	%f792, %f964, %f967, %f789;
	mul.ftz.f32 	%f910, %f783, %f790;
	mul.ftz.f32 	%f911, %f783, %f791;
	mul.ftz.f32 	%f912, %f783, %f792;
	mul.ftz.f32 	%f793, %f619, %f940;
	mul.ftz.f32 	%f794, %f620, %f940;
	mul.ftz.f32 	%f795, %f621, %f940;
	fma.rn.ftz.f32 	%f796, %f971, %f939, %f793;
	fma.rn.ftz.f32 	%f797, %f972, %f939, %f794;
	fma.rn.ftz.f32 	%f798, %f973, %f939, %f795;
	ld.local.v4.f32 	{%f799, %f800, %f801, %f802}, [%rd2+-12];
	fma.rn.ftz.f32 	%f806, %f967, %f799, %f796;
	fma.rn.ftz.f32 	%f807, %f967, %f800, %f797;
	fma.rn.ftz.f32 	%f808, %f967, %f801, %f798;
	mul.ftz.f32 	%f971, %f783, %f806;
	mul.ftz.f32 	%f972, %f783, %f807;
	mul.ftz.f32 	%f973, %f783, %f808;
	mul.ftz.f32 	%f809, %f623, %f940;
	mul.ftz.f32 	%f810, %f624, %f940;
	mul.ftz.f32 	%f811, %f625, %f940;
	fma.rn.ftz.f32 	%f812, %f968, %f939, %f809;
	fma.rn.ftz.f32 	%f813, %f969, %f939, %f810;
	fma.rn.ftz.f32 	%f814, %f970, %f939, %f811;
	ld.local.v4.f32 	{%f815, %f816, %f817, %f818}, [%rd2+4];
	fma.rn.ftz.f32 	%f822, %f967, %f815, %f812;
	fma.rn.ftz.f32 	%f823, %f967, %f816, %f813;
	fma.rn.ftz.f32 	%f824, %f967, %f817, %f814;
	mul.ftz.f32 	%f968, %f783, %f822;
	mul.ftz.f32 	%f969, %f783, %f823;
	mul.ftz.f32 	%f970, %f783, %f824;
	mul.ftz.f32 	%f907, %f907, 0f3EAAAAAB;
	mul.ftz.f32 	%f908, %f908, 0f3EAAAAAB;
	mul.ftz.f32 	%f909, %f909, 0f3EAAAAAB;

BB0_101:
	mul.ftz.f32 	%f829, %f969, %f969;
	fma.rn.ftz.f32 	%f830, %f968, %f968, %f829;
	fma.rn.ftz.f32 	%f831, %f970, %f970, %f830;
	rsqrt.approx.ftz.f32 	%f832, %f831;
	mul.ftz.f32 	%f228, %f968, %f832;
	mul.ftz.f32 	%f229, %f969, %f832;
	mul.ftz.f32 	%f230, %f970, %f832;
	abs.ftz.f32 	%f833, %f910;
	setp.gtu.ftz.f32	%p74, %f833, 0f7F800000;
	abs.ftz.f32 	%f834, %f911;
	setp.gtu.ftz.f32	%p75, %f834, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f835, %f912;
	setp.gtu.ftz.f32	%p77, %f835, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f833, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f834, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f835, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f980, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f981, %f980;
	mov.f32 	%f982, %f980;
	mov.f32 	%f983, %f980;
	@%p84 bra 	BB0_103;

	cvt.u64.u32	%rd135, %r105;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f980, %f981, %f982, %f983}, [%rd111];

BB0_103:
	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f840, 0f00000000, %f910, %p1;
	selp.f32	%f841, 0f00000000, %f911, %p1;
	selp.f32	%f842, 0f00000000, %f912, %p1;
	selp.f32	%f843, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f844, %f843, %f983;
	add.ftz.f32 	%f845, %f842, %f982;
	add.ftz.f32 	%f846, %f841, %f981;
	add.ftz.f32 	%f847, %f840, %f980;
	st.global.v4.f32 	[%rd114], {%f847, %f846, %f845, %f844};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB0_107;

	abs.ftz.f32 	%f852, %f971;
	setp.gtu.ftz.f32	%p87, %f852, 0f7F800000;
	abs.ftz.f32 	%f853, %f972;
	setp.gtu.ftz.f32	%p88, %f853, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f854, %f973;
	setp.gtu.ftz.f32	%p90, %f854, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f852, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f853, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f854, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f239, 0f00000000, %f971, %p97;
	selp.f32	%f240, 0f00000000, %f972, %p97;
	selp.f32	%f241, 0f00000000, %f973, %p97;
	mov.f32 	%f984, 0f00000000;
	mov.f32 	%f985, %f984;
	mov.f32 	%f986, %f984;
	mov.f32 	%f987, %f984;
	@%p84 bra 	BB0_106;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f984, %f985, %f986, %f858}, [%rd117];
	add.ftz.f32 	%f987, %f858, 0f00000000;

BB0_106:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f860, %f241, %f986;
	add.ftz.f32 	%f861, %f240, %f985;
	add.ftz.f32 	%f862, %f239, %f984;
	st.global.v4.f32 	[%rd120], {%f862, %f861, %f860, %f987};

BB0_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB0_111;

	abs.ftz.f32 	%f867, %f228;
	setp.gtu.ftz.f32	%p100, %f867, 0f7F800000;
	abs.ftz.f32 	%f868, %f229;
	setp.gtu.ftz.f32	%p101, %f868, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f869, %f230;
	setp.gtu.ftz.f32	%p103, %f869, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f867, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f868, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f869, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f250, 0f00000000, %f228, %p110;
	selp.f32	%f251, 0f00000000, %f229, %p110;
	selp.f32	%f252, 0f00000000, %f230, %p110;
	mov.f32 	%f988, 0f00000000;
	mov.f32 	%f989, %f988;
	mov.f32 	%f990, %f988;
	mov.f32 	%f991, %f988;
	@%p84 bra 	BB0_110;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f988, %f989, %f990, %f873}, [%rd123];
	add.ftz.f32 	%f991, %f873, 0f00000000;

BB0_110:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f875, %f252, %f990;
	add.ftz.f32 	%f876, %f251, %f989;
	add.ftz.f32 	%f877, %f250, %f988;
	st.global.v4.f32 	[%rd126], {%f877, %f876, %f875, %f991};

BB0_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB0_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	sub.ftz.f32 	%f878, %f907, %f5;
	sub.ftz.f32 	%f879, %f908, %f6;
	mul.ftz.f32 	%f880, %f879, %f879;
	fma.rn.ftz.f32 	%f881, %f878, %f878, %f880;
	sub.ftz.f32 	%f882, %f909, %f7;
	fma.rn.ftz.f32 	%f883, %f882, %f882, %f881;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r521, 16;
	add.s64 	%rd130, %rd128, %rd129;
	sqrt.approx.ftz.f32 	%f884, %f883;
	st.global.v4.f32 	[%rd130], {%f907, %f908, %f909, %f884};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r521, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r532, %r533};

BB0_113:
	ret;
}

	// .globl	__raygen__pinhole_camera
.visible .entry __raygen__pinhole_camera(

)
{
	.local .align 16 .b8 	__local_depot1[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<1012>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB1_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f905, 0f3F000000;
	mov.f32 	%f906, %f905;
	@%p5 bra 	BB1_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f263, %r367;
	mov.f32 	%f264, 0f4B800000;
	div.approx.ftz.f32 	%f905, %f263, %f264;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f265, %r369;
	div.approx.ftz.f32 	%f906, %f265, %f264;

BB1_3:
	cvt.rn.f32.s32	%f272, %r110;
	add.ftz.f32 	%f273, %f272, %f905;
	cvt.rn.f32.s32	%f274, %r111;
	add.ftz.f32 	%f275, %f274, %f906;
	cvt.rn.f32.s32	%f276, %r108;
	div.approx.ftz.f32 	%f277, %f273, %f276;
	cvt.rn.f32.s32	%f278, %r109;
	div.approx.ftz.f32 	%f279, %f275, %f278;
	fma.rn.ftz.f32 	%f280, %f277, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f281, %f279, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f282, %f283}, [params+96];
	ld.const.f32 	%f286, [params+104];
	ld.const.v2.f32 	{%f287, %f288}, [params+112];
	mul.ftz.f32 	%f291, %f281, %f287;
	mul.ftz.f32 	%f292, %f281, %f288;
	ld.const.f32 	%f293, [params+120];
	mul.ftz.f32 	%f294, %f281, %f293;
	fma.rn.ftz.f32 	%f295, %f282, %f280, %f291;
	fma.rn.ftz.f32 	%f296, %f280, %f283, %f292;
	fma.rn.ftz.f32 	%f297, %f280, %f286, %f294;
	ld.const.v2.f32 	{%f298, %f299}, [params+128];
	add.ftz.f32 	%f302, %f295, %f298;
	add.ftz.f32 	%f303, %f296, %f299;
	ld.const.f32 	%f304, [params+136];
	add.ftz.f32 	%f305, %f297, %f304;
	mul.ftz.f32 	%f306, %f303, %f303;
	fma.rn.ftz.f32 	%f307, %f302, %f302, %f306;
	fma.rn.ftz.f32 	%f308, %f305, %f305, %f307;
	rsqrt.approx.ftz.f32 	%f309, %f308;
	mul.ftz.f32 	%f5, %f302, %f309;
	mul.ftz.f32 	%f6, %f303, %f309;
	mul.ftz.f32 	%f7, %f305, %f309;
	ld.const.v2.f32 	{%f310, %f311}, [params+80];
	ld.const.f32 	%f10, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f310, %f311};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f312, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f312, %f312};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f313, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f313};
	mov.u32 	%r30, 285212672;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f312, %f312};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f927, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f312, %f312, %f312, %f927};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f927, %f927, %f927, %f312};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+244];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f928, %f927;
	mov.f32 	%f929, %f927;
	mov.f32 	%f930, %f927;
	mov.f32 	%f931, %f927;
	mov.f32 	%f932, %f927;
	@%p6 bra 	BB1_32;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f11, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+240];
	ld.const.v2.f32 	{%f323, %f324}, [params+224];
	mov.u32 	%r14, -1;
	mov.f32 	%f932, 0f00000000;
	ld.const.f32 	%f14, [params+232];
	mov.f32 	%f923, %f312;
	mov.f32 	%f922, %f312;
	mov.f32 	%f921, %f312;
	mov.f32 	%f931, %f932;
	mov.f32 	%f930, %f932;
	mov.f32 	%f929, %f932;
	mov.f32 	%f928, %f932;
	mov.f32 	%f927, %f932;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB1_5:
	ld.local.v4.f32 	{%f326, %f327, %f328, %f329}, [%rd2+100];
	neg.ftz.f32 	%f333, %f328;
	neg.ftz.f32 	%f334, %f327;
	neg.ftz.f32 	%f335, %f326;
	st.local.v2.f32 	[%rd2+84], {%f335, %f334};
	st.local.f32 	[%rd2+92], %f333;
	st.local.v2.f32 	[%rd2+132], {%f312, %f312};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f916, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB1_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r14, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f337, %f338, %f339, %f340}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f345, %f346, %f347, %f348}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f345, %f346, %f347, %f348};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r14, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f24, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f337, %f338, %f339, %f24};
	st.local.f32 	[%rd2+132], %f340;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB1_8;

	ld.local.f32 	%f353, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f353;

BB1_8:
	setp.leu.ftz.f32	%p9, %f24, 0f00000000;
	@%p9 bra 	BB1_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f355, %r386;
	mov.f32 	%f356, 0f4B800000;
	div.approx.ftz.f32 	%f357, %f355, %f356;
	lg2.approx.ftz.f32 	%f358, %f357;
	mul.ftz.f32 	%f359, %f358, 0fBF317218;
	mul.ftz.f32 	%f916, %f359, %f24;

BB1_10:
	ld.local.v4.f32 	{%f369, %f370, %f371, %f372}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f373, %f374, %f375, %f376}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r396, %rd33;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f368, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f369, %f370, %f371, %f373, %f374, %f375, %f11, %f916, %f368, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB1_12;

	ld.local.v4.f32 	{%f377, %f378, %f379, %f380}, [%rd2+68];
	add.ftz.f32 	%f927, %f927, %f377;
	add.ftz.f32 	%f928, %f928, %f378;
	add.ftz.f32 	%f929, %f929, %f379;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB1_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB1_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB1_16;
	bra.uni 	BB1_14;

BB1_16:
	ld.local.f32 	%f916, [%rd2+80];
	bra.uni 	BB1_17;

BB1_14:
	st.local.f32 	[%rd2+80], %f916;
	ld.local.v4.f32 	{%f384, %f385, %f386, %f387}, [%rd2+100];
	ld.local.v4.f32 	{%f391, %f392, %f393, %f394}, [%rd2+68];
	fma.rn.ftz.f32 	%f398, %f916, %f385, %f392;
	fma.rn.ftz.f32 	%f399, %f916, %f384, %f391;
	st.local.v2.f32 	[%rd2+68], {%f399, %f398};
	fma.rn.ftz.f32 	%f400, %f916, %f386, %f393;
	st.local.f32 	[%rd2+76], %f400;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB1_17;

	ld.local.v4.f32 	{%f401, %f402, %f403, %f404}, [%rd18];
	add.ftz.f32 	%f408, %f324, %f402;
	add.ftz.f32 	%f409, %f323, %f401;
	st.local.v2.f32 	[%rd18], {%f409, %f408};
	add.ftz.f32 	%f410, %f14, %f403;
	st.local.f32 	[%rd2+-20], %f410;

BB1_17:
	ld.local.v4.f32 	{%f411, %f412, %f413, %f414}, [%rd2+36];
	add.ftz.f32 	%f418, %f411, 0f38D1B717;
	add.ftz.f32 	%f419, %f412, 0f38D1B717;
	add.ftz.f32 	%f420, %f413, 0f38D1B717;
	neg.ftz.f32 	%f421, %f916;
	div.approx.ftz.f32 	%f422, %f421, %f418;
	div.approx.ftz.f32 	%f423, %f421, %f419;
	div.approx.ftz.f32 	%f424, %f421, %f420;
	mul.ftz.f32 	%f425, %f422, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f35, %f425;
	mul.ftz.f32 	%f426, %f423, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f36, %f426;
	mul.ftz.f32 	%f427, %f424, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f37, %f427;
	mul.ftz.f32 	%f921, %f921, %f35;
	mul.ftz.f32 	%f922, %f922, %f36;
	mul.ftz.f32 	%f923, %f923, %f37;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB1_20;

	ld.local.v4.f32 	{%f428, %f429, %f430, %f431}, [%rd2+-12];
	mul.ftz.f32 	%f435, %f36, %f429;
	mul.ftz.f32 	%f436, %f35, %f428;
	st.local.v2.f32 	[%rd2+-12], {%f436, %f435};
	mul.ftz.f32 	%f437, %f37, %f430;
	st.local.f32 	[%rd2+-4], %f437;
	@%p12 bra 	BB1_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB1_20:
	ld.local.v4.f32 	{%f438, %f439, %f440, %f441}, [%rd18];
	fma.rn.ftz.f32 	%f930, %f921, %f438, %f930;
	fma.rn.ftz.f32 	%f931, %f922, %f439, %f931;
	fma.rn.ftz.f32 	%f932, %f923, %f440, %f932;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB1_32;

	ld.local.f32 	%f445, [%rd2+32];
	setp.le.ftz.f32	%p17, %f445, 0f00000000;
	@%p17 bra 	BB1_32;

	ld.local.v2.f32 	{%f446, %f447}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f446, 0f00000000;
	setp.neu.ftz.f32	%p19, %f447, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB1_24;

	ld.local.f32 	%f448, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f448, 0f00000000;
	@%p21 bra 	BB1_32;

BB1_24:
	mul.ftz.f32 	%f921, %f921, %f446;
	mul.ftz.f32 	%f922, %f922, %f447;
	ld.local.f32 	%f449, [%rd2+28];
	mul.ftz.f32 	%f923, %f923, %f449;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB1_27;

	max.ftz.f32 	%f450, %f921, %f922;
	max.ftz.f32 	%f52, %f450, %f923;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f451, %r407;
	mov.f32 	%f452, 0f4B800000;
	div.approx.ftz.f32 	%f453, %f451, %f452;
	setp.lt.ftz.f32	%p23, %f52, %f453;
	@%p23 bra 	BB1_32;

	rcp.approx.ftz.f32 	%f454, %f52;
	mul.ftz.f32 	%f921, %f921, %f454;
	mul.ftz.f32 	%f922, %f922, %f454;
	mul.ftz.f32 	%f923, %f923, %f454;

BB1_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB1_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB1_30;
	bra.uni 	BB1_29;

BB1_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB1_31;

BB1_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r14, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f455, %f456, %f457, %f458}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f455, %f456, %f457, %f458};
	ld.local.f32 	%f463, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f463;

BB1_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB1_5;

BB1_32:
	ld.local.v4.f32 	{%f991, %f992, %f993, %f467}, [%rd2+-12];
	ld.local.v4.f32 	{%f988, %f989, %f990, %f471}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB1_101;

	ld.local.f32 	%f959, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f959, 0f3F800000;
	@%p28 bra 	BB1_101;

	st.local.v2.f32 	[%rd2+68], {%f310, %f311};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f475, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f475, %f475};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f313};
	mov.u32 	%r62, 553648128;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f475, %f475};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f956, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f475, %f475, %f475, %f956};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f956, %f956, %f956, %f475};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB1_35;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f80, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+240];
	ld.const.v2.f32 	{%f483, %f484}, [params+224];
	mov.f32 	%f958, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 553648128;
	ld.const.f32 	%f83, [params+232];
	mov.f32 	%f957, %f958;
	mov.f32 	%f956, %f958;
	mov.f32 	%f949, %f475;
	mov.f32 	%f948, %f475;
	mov.f32 	%f947, %f475;

BB1_37:
	ld.local.v4.f32 	{%f486, %f487, %f488, %f489}, [%rd2+100];
	neg.ftz.f32 	%f493, %f488;
	neg.ftz.f32 	%f494, %f487;
	neg.ftz.f32 	%f495, %f486;
	st.local.v2.f32 	[%rd2+84], {%f495, %f494};
	st.local.f32 	[%rd2+92], %f493;
	st.local.v2.f32 	[%rd2+132], {%f475, %f475};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f942, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB1_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r46, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f497, %f498, %f499, %f500}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f505, %f506, %f507, %f508}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f505, %f506, %f507, %f508};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r46, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f93, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f497, %f498, %f499, %f93};
	st.local.f32 	[%rd2+132], %f500;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB1_40;

	ld.local.f32 	%f513, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f513;

BB1_40:
	setp.leu.ftz.f32	%p32, %f93, 0f00000000;
	@%p32 bra 	BB1_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f515, %r434;
	mov.f32 	%f516, 0f4B800000;
	div.approx.ftz.f32 	%f517, %f515, %f516;
	lg2.approx.ftz.f32 	%f518, %f517;
	mul.ftz.f32 	%f519, %f518, 0fBF317218;
	mul.ftz.f32 	%f942, %f519, %f93;

BB1_42:
	ld.local.v4.f32 	{%f529, %f530, %f531, %f532}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f533, %f534, %f535, %f536}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r444, %rd63;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f528, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f529, %f530, %f531, %f533, %f534, %f535, %f80, %f942, %f528, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB1_44;

	ld.local.v4.f32 	{%f537, %f538, %f539, %f540}, [%rd2+68];
	add.ftz.f32 	%f927, %f927, %f537;
	add.ftz.f32 	%f928, %f928, %f538;
	add.ftz.f32 	%f929, %f929, %f539;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB1_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB1_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB1_48;
	bra.uni 	BB1_46;

BB1_48:
	ld.local.f32 	%f942, [%rd2+80];
	bra.uni 	BB1_49;

BB1_46:
	st.local.f32 	[%rd2+80], %f942;
	ld.local.v4.f32 	{%f544, %f545, %f546, %f547}, [%rd2+100];
	ld.local.v4.f32 	{%f551, %f552, %f553, %f554}, [%rd2+68];
	fma.rn.ftz.f32 	%f558, %f942, %f545, %f552;
	fma.rn.ftz.f32 	%f559, %f942, %f544, %f551;
	st.local.v2.f32 	[%rd2+68], {%f559, %f558};
	fma.rn.ftz.f32 	%f560, %f942, %f546, %f553;
	st.local.f32 	[%rd2+76], %f560;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB1_49;

	ld.local.v4.f32 	{%f561, %f562, %f563, %f564}, [%rd18];
	add.ftz.f32 	%f568, %f484, %f562;
	add.ftz.f32 	%f569, %f483, %f561;
	st.local.v2.f32 	[%rd18], {%f569, %f568};
	add.ftz.f32 	%f570, %f83, %f563;
	st.local.f32 	[%rd2+-20], %f570;

BB1_49:
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd2+36];
	add.ftz.f32 	%f578, %f571, 0f38D1B717;
	add.ftz.f32 	%f579, %f572, 0f38D1B717;
	add.ftz.f32 	%f580, %f573, 0f38D1B717;
	neg.ftz.f32 	%f581, %f942;
	div.approx.ftz.f32 	%f582, %f581, %f578;
	div.approx.ftz.f32 	%f583, %f581, %f579;
	div.approx.ftz.f32 	%f584, %f581, %f580;
	mul.ftz.f32 	%f585, %f582, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f104, %f585;
	mul.ftz.f32 	%f586, %f583, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f105, %f586;
	mul.ftz.f32 	%f587, %f584, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f106, %f587;
	mul.ftz.f32 	%f947, %f947, %f104;
	mul.ftz.f32 	%f948, %f948, %f105;
	mul.ftz.f32 	%f949, %f949, %f106;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB1_52;

	ld.local.v4.f32 	{%f588, %f589, %f590, %f591}, [%rd2+-12];
	mul.ftz.f32 	%f595, %f105, %f589;
	mul.ftz.f32 	%f596, %f104, %f588;
	st.local.v2.f32 	[%rd2+-12], {%f596, %f595};
	mul.ftz.f32 	%f597, %f106, %f590;
	st.local.f32 	[%rd2+-4], %f597;
	@%p35 bra 	BB1_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB1_52:
	ld.local.v4.f32 	{%f598, %f599, %f600, %f601}, [%rd18];
	fma.rn.ftz.f32 	%f958, %f947, %f598, %f958;
	fma.rn.ftz.f32 	%f957, %f948, %f599, %f957;
	fma.rn.ftz.f32 	%f956, %f949, %f600, %f956;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB1_64;

	ld.local.f32 	%f605, [%rd2+32];
	setp.le.ftz.f32	%p40, %f605, 0f00000000;
	@%p40 bra 	BB1_64;

	ld.local.v2.f32 	{%f606, %f607}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f606, 0f00000000;
	setp.neu.ftz.f32	%p42, %f607, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB1_56;

	ld.local.f32 	%f608, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f608, 0f00000000;
	@%p44 bra 	BB1_64;

BB1_56:
	mul.ftz.f32 	%f947, %f947, %f606;
	mul.ftz.f32 	%f948, %f948, %f607;
	ld.local.f32 	%f609, [%rd2+28];
	mul.ftz.f32 	%f949, %f949, %f609;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB1_59;

	max.ftz.f32 	%f610, %f947, %f948;
	max.ftz.f32 	%f121, %f610, %f949;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f611, %r455;
	mov.f32 	%f612, 0f4B800000;
	div.approx.ftz.f32 	%f613, %f611, %f612;
	setp.lt.ftz.f32	%p46, %f121, %f613;
	@%p46 bra 	BB1_64;

	rcp.approx.ftz.f32 	%f614, %f121;
	mul.ftz.f32 	%f947, %f947, %f614;
	mul.ftz.f32 	%f948, %f948, %f614;
	mul.ftz.f32 	%f949, %f949, %f614;

BB1_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB1_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB1_62;
	bra.uni 	BB1_61;

BB1_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB1_63;

BB1_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r46, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f615, %f616, %f617, %f618};
	ld.local.f32 	%f623, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r46, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f623;

BB1_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB1_37;
	bra.uni 	BB1_64;

BB1_35:
	mov.f32 	%f957, %f956;
	mov.f32 	%f958, %f956;

BB1_64:
	ld.local.v4.f32 	{%f624, %f625, %f626, %f627}, [%rd2+-12];
	ld.local.v4.f32 	{%f628, %f629, %f630, %f631}, [%rd2+4];
	ld.local.f32 	%f960, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f959, %f960;
	@%p50 bra 	BB1_67;
	bra.uni 	BB1_65;

BB1_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f959, %f959, 0f3F000000;
	bra.uni 	BB1_68;

BB1_65:
	setp.geu.ftz.f32	%p51, %f959, %f960;
	@%p51 bra 	BB1_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f960, %f960, 0f3F000000;

BB1_68:
	st.local.v2.f32 	[%rd2+68], {%f310, %f311};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f635, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f635, %f635};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f313};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f635, %f635};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f984, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f635, %f635, %f635, %f984};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f984, %f984, %f984, %f635};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB1_69;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f147, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+240];
	ld.const.v2.f32 	{%f643, %f644}, [params+224];
	mov.f32 	%f986, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f150, [params+232];
	mov.f32 	%f985, %f986;
	mov.f32 	%f984, %f986;
	mov.f32 	%f977, %f635;
	mov.f32 	%f976, %f635;
	mov.f32 	%f975, %f635;

BB1_71:
	ld.local.v4.f32 	{%f646, %f647, %f648, %f649}, [%rd2+100];
	neg.ftz.f32 	%f653, %f648;
	neg.ftz.f32 	%f654, %f647;
	neg.ftz.f32 	%f655, %f646;
	st.local.v2.f32 	[%rd2+84], {%f655, %f654};
	st.local.f32 	[%rd2+92], %f653;
	st.local.v2.f32 	[%rd2+132], {%f635, %f635};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f970, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB1_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r80, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f657, %f658, %f659, %f660}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f665, %f666, %f667, %f668}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f665, %f666, %f667, %f668};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r80, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f160, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f657, %f658, %f659, %f160};
	st.local.f32 	[%rd2+132], %f660;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB1_74;

	ld.local.f32 	%f673, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f673;

BB1_74:
	setp.leu.ftz.f32	%p55, %f160, 0f00000000;
	@%p55 bra 	BB1_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f675, %r483;
	mov.f32 	%f676, 0f4B800000;
	div.approx.ftz.f32 	%f677, %f675, %f676;
	lg2.approx.ftz.f32 	%f678, %f677;
	mul.ftz.f32 	%f679, %f678, 0fBF317218;
	mul.ftz.f32 	%f970, %f679, %f160;

BB1_76:
	ld.local.v4.f32 	{%f689, %f690, %f691, %f692}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f693, %f694, %f695, %f696}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r493, %rd93;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f688, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f689, %f690, %f691, %f693, %f694, %f695, %f147, %f970, %f688, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB1_78;

	ld.local.v4.f32 	{%f697, %f698, %f699, %f700}, [%rd2+68];
	add.ftz.f32 	%f927, %f927, %f697;
	add.ftz.f32 	%f928, %f928, %f698;
	add.ftz.f32 	%f929, %f929, %f699;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB1_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB1_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB1_82;
	bra.uni 	BB1_80;

BB1_82:
	ld.local.f32 	%f970, [%rd2+80];
	bra.uni 	BB1_83;

BB1_80:
	st.local.f32 	[%rd2+80], %f970;
	ld.local.v4.f32 	{%f704, %f705, %f706, %f707}, [%rd2+100];
	ld.local.v4.f32 	{%f711, %f712, %f713, %f714}, [%rd2+68];
	fma.rn.ftz.f32 	%f718, %f970, %f705, %f712;
	fma.rn.ftz.f32 	%f719, %f970, %f704, %f711;
	st.local.v2.f32 	[%rd2+68], {%f719, %f718};
	fma.rn.ftz.f32 	%f720, %f970, %f706, %f713;
	st.local.f32 	[%rd2+76], %f720;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB1_83;

	ld.local.v4.f32 	{%f721, %f722, %f723, %f724}, [%rd18];
	add.ftz.f32 	%f728, %f644, %f722;
	add.ftz.f32 	%f729, %f643, %f721;
	st.local.v2.f32 	[%rd18], {%f729, %f728};
	add.ftz.f32 	%f730, %f150, %f723;
	st.local.f32 	[%rd2+-20], %f730;

BB1_83:
	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd2+36];
	add.ftz.f32 	%f738, %f731, 0f38D1B717;
	add.ftz.f32 	%f739, %f732, 0f38D1B717;
	add.ftz.f32 	%f740, %f733, 0f38D1B717;
	neg.ftz.f32 	%f741, %f970;
	div.approx.ftz.f32 	%f742, %f741, %f738;
	div.approx.ftz.f32 	%f743, %f741, %f739;
	div.approx.ftz.f32 	%f744, %f741, %f740;
	mul.ftz.f32 	%f745, %f742, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f171, %f745;
	mul.ftz.f32 	%f746, %f743, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f172, %f746;
	mul.ftz.f32 	%f747, %f744, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f173, %f747;
	mul.ftz.f32 	%f975, %f975, %f171;
	mul.ftz.f32 	%f976, %f976, %f172;
	mul.ftz.f32 	%f977, %f977, %f173;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB1_86;

	ld.local.v4.f32 	{%f748, %f749, %f750, %f751}, [%rd2+-12];
	mul.ftz.f32 	%f755, %f172, %f749;
	mul.ftz.f32 	%f756, %f171, %f748;
	st.local.v2.f32 	[%rd2+-12], {%f756, %f755};
	mul.ftz.f32 	%f757, %f173, %f750;
	st.local.f32 	[%rd2+-4], %f757;
	@%p58 bra 	BB1_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB1_86:
	ld.local.v4.f32 	{%f758, %f759, %f760, %f761}, [%rd18];
	fma.rn.ftz.f32 	%f986, %f975, %f758, %f986;
	fma.rn.ftz.f32 	%f985, %f976, %f759, %f985;
	fma.rn.ftz.f32 	%f984, %f977, %f760, %f984;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB1_98;

	ld.local.f32 	%f765, [%rd2+32];
	setp.le.ftz.f32	%p63, %f765, 0f00000000;
	@%p63 bra 	BB1_98;

	ld.local.v2.f32 	{%f766, %f767}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f766, 0f00000000;
	setp.neu.ftz.f32	%p65, %f767, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB1_90;

	ld.local.f32 	%f768, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f768, 0f00000000;
	@%p67 bra 	BB1_98;

BB1_90:
	mul.ftz.f32 	%f975, %f975, %f766;
	mul.ftz.f32 	%f976, %f976, %f767;
	ld.local.f32 	%f769, [%rd2+28];
	mul.ftz.f32 	%f977, %f977, %f769;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB1_93;

	max.ftz.f32 	%f770, %f975, %f976;
	max.ftz.f32 	%f188, %f770, %f977;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f771, %r504;
	mov.f32 	%f772, 0f4B800000;
	div.approx.ftz.f32 	%f773, %f771, %f772;
	setp.lt.ftz.f32	%p69, %f188, %f773;
	@%p69 bra 	BB1_98;

	rcp.approx.ftz.f32 	%f774, %f188;
	mul.ftz.f32 	%f975, %f975, %f774;
	mul.ftz.f32 	%f976, %f976, %f774;
	mul.ftz.f32 	%f977, %f977, %f774;

BB1_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB1_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB1_96;
	bra.uni 	BB1_95;

BB1_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB1_97;

BB1_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r80, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f775, %f776, %f777, %f778};
	ld.local.f32 	%f783, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r80, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f783;

BB1_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB1_71;
	bra.uni 	BB1_98;

BB1_69:
	mov.f32 	%f985, %f984;
	mov.f32 	%f986, %f984;

BB1_98:
	ld.local.f32 	%f987, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f959, %f960;
	@%p73 bra 	BB1_100;

	mul.ftz.f32 	%f987, %f987, 0f3F000000;
	st.local.f32 	[%rd2+96], %f987;

BB1_100:
	add.ftz.f32 	%f784, %f959, %f960;
	add.ftz.f32 	%f785, %f784, %f987;
	rcp.approx.ftz.f32 	%f786, %f785;
	mul.ftz.f32 	%f787, %f958, %f960;
	fma.rn.ftz.f32 	%f788, %f930, %f959, %f787;
	mul.ftz.f32 	%f789, %f957, %f960;
	fma.rn.ftz.f32 	%f790, %f931, %f959, %f789;
	mul.ftz.f32 	%f791, %f956, %f960;
	fma.rn.ftz.f32 	%f792, %f932, %f959, %f791;
	fma.rn.ftz.f32 	%f793, %f986, %f987, %f788;
	fma.rn.ftz.f32 	%f794, %f985, %f987, %f790;
	fma.rn.ftz.f32 	%f795, %f984, %f987, %f792;
	mul.ftz.f32 	%f930, %f786, %f793;
	mul.ftz.f32 	%f931, %f786, %f794;
	mul.ftz.f32 	%f932, %f786, %f795;
	mul.ftz.f32 	%f796, %f624, %f960;
	mul.ftz.f32 	%f797, %f625, %f960;
	mul.ftz.f32 	%f798, %f626, %f960;
	fma.rn.ftz.f32 	%f799, %f991, %f959, %f796;
	fma.rn.ftz.f32 	%f800, %f992, %f959, %f797;
	fma.rn.ftz.f32 	%f801, %f993, %f959, %f798;
	ld.local.v4.f32 	{%f802, %f803, %f804, %f805}, [%rd2+-12];
	fma.rn.ftz.f32 	%f809, %f987, %f802, %f799;
	fma.rn.ftz.f32 	%f810, %f987, %f803, %f800;
	fma.rn.ftz.f32 	%f811, %f987, %f804, %f801;
	mul.ftz.f32 	%f991, %f786, %f809;
	mul.ftz.f32 	%f992, %f786, %f810;
	mul.ftz.f32 	%f993, %f786, %f811;
	mul.ftz.f32 	%f812, %f628, %f960;
	mul.ftz.f32 	%f813, %f629, %f960;
	mul.ftz.f32 	%f814, %f630, %f960;
	fma.rn.ftz.f32 	%f815, %f988, %f959, %f812;
	fma.rn.ftz.f32 	%f816, %f989, %f959, %f813;
	fma.rn.ftz.f32 	%f817, %f990, %f959, %f814;
	ld.local.v4.f32 	{%f818, %f819, %f820, %f821}, [%rd2+4];
	fma.rn.ftz.f32 	%f825, %f987, %f818, %f815;
	fma.rn.ftz.f32 	%f826, %f987, %f819, %f816;
	fma.rn.ftz.f32 	%f827, %f987, %f820, %f817;
	mul.ftz.f32 	%f988, %f786, %f825;
	mul.ftz.f32 	%f989, %f786, %f826;
	mul.ftz.f32 	%f990, %f786, %f827;
	mul.ftz.f32 	%f927, %f927, 0f3EAAAAAB;
	mul.ftz.f32 	%f928, %f928, 0f3EAAAAAB;
	mul.ftz.f32 	%f929, %f929, 0f3EAAAAAB;

BB1_101:
	mul.ftz.f32 	%f832, %f989, %f989;
	fma.rn.ftz.f32 	%f833, %f988, %f988, %f832;
	fma.rn.ftz.f32 	%f834, %f990, %f990, %f833;
	rsqrt.approx.ftz.f32 	%f835, %f834;
	mul.ftz.f32 	%f228, %f988, %f835;
	mul.ftz.f32 	%f229, %f989, %f835;
	mul.ftz.f32 	%f230, %f990, %f835;
	abs.ftz.f32 	%f836, %f930;
	setp.gtu.ftz.f32	%p74, %f836, 0f7F800000;
	abs.ftz.f32 	%f837, %f931;
	setp.gtu.ftz.f32	%p75, %f837, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f838, %f932;
	setp.gtu.ftz.f32	%p77, %f838, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f836, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f837, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f838, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f1000, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1001, %f1000;
	mov.f32 	%f1002, %f1000;
	mov.f32 	%f1003, %f1000;
	@%p84 bra 	BB1_103;

	cvt.u64.u32	%rd135, %r105;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1000, %f1001, %f1002, %f1003}, [%rd111];

BB1_103:
	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f843, 0f00000000, %f930, %p1;
	selp.f32	%f844, 0f00000000, %f931, %p1;
	selp.f32	%f845, 0f00000000, %f932, %p1;
	selp.f32	%f846, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f847, %f846, %f1003;
	add.ftz.f32 	%f848, %f845, %f1002;
	add.ftz.f32 	%f849, %f844, %f1001;
	add.ftz.f32 	%f850, %f843, %f1000;
	st.global.v4.f32 	[%rd114], {%f850, %f849, %f848, %f847};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB1_107;

	abs.ftz.f32 	%f855, %f991;
	setp.gtu.ftz.f32	%p87, %f855, 0f7F800000;
	abs.ftz.f32 	%f856, %f992;
	setp.gtu.ftz.f32	%p88, %f856, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f857, %f993;
	setp.gtu.ftz.f32	%p90, %f857, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f855, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f856, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f857, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f239, 0f00000000, %f991, %p97;
	selp.f32	%f240, 0f00000000, %f992, %p97;
	selp.f32	%f241, 0f00000000, %f993, %p97;
	mov.f32 	%f1004, 0f00000000;
	mov.f32 	%f1005, %f1004;
	mov.f32 	%f1006, %f1004;
	mov.f32 	%f1007, %f1004;
	@%p84 bra 	BB1_106;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1004, %f1005, %f1006, %f861}, [%rd117];
	add.ftz.f32 	%f1007, %f861, 0f00000000;

BB1_106:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f863, %f241, %f1006;
	add.ftz.f32 	%f864, %f240, %f1005;
	add.ftz.f32 	%f865, %f239, %f1004;
	st.global.v4.f32 	[%rd120], {%f865, %f864, %f863, %f1007};

BB1_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB1_111;

	abs.ftz.f32 	%f870, %f228;
	setp.gtu.ftz.f32	%p100, %f870, 0f7F800000;
	abs.ftz.f32 	%f871, %f229;
	setp.gtu.ftz.f32	%p101, %f871, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f872, %f230;
	setp.gtu.ftz.f32	%p103, %f872, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f870, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f871, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f872, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f250, 0f00000000, %f228, %p110;
	selp.f32	%f251, 0f00000000, %f229, %p110;
	selp.f32	%f252, 0f00000000, %f230, %p110;
	mov.f32 	%f1008, 0f00000000;
	mov.f32 	%f1009, %f1008;
	mov.f32 	%f1010, %f1008;
	mov.f32 	%f1011, %f1008;
	@%p84 bra 	BB1_110;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1008, %f1009, %f1010, %f876}, [%rd123];
	add.ftz.f32 	%f1011, %f876, 0f00000000;

BB1_110:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f878, %f252, %f1010;
	add.ftz.f32 	%f879, %f251, %f1009;
	add.ftz.f32 	%f880, %f250, %f1008;
	st.global.v4.f32 	[%rd126], {%f880, %f879, %f878, %f1011};

BB1_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB1_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	ld.const.v2.f32 	{%f881, %f882}, [params+80];
	sub.ftz.f32 	%f885, %f927, %f881;
	sub.ftz.f32 	%f886, %f928, %f882;
	ld.const.f32 	%f887, [params+88];
	sub.ftz.f32 	%f888, %f929, %f887;
	mul.ftz.f32 	%f889, %f886, %f886;
	fma.rn.ftz.f32 	%f890, %f885, %f885, %f889;
	fma.rn.ftz.f32 	%f891, %f888, %f888, %f890;
	sqrt.approx.ftz.f32 	%f892, %f891;
	ld.const.v2.f32 	{%f893, %f894}, [params+176];
	mul.ftz.f32 	%f897, %f5, %f893;
	mul.ftz.f32 	%f898, %f6, %f894;
	neg.ftz.f32 	%f899, %f898;
	sub.ftz.f32 	%f900, %f899, %f897;
	ld.const.f32 	%f901, [params+184];
	mul.ftz.f32 	%f902, %f7, %f901;
	sub.ftz.f32 	%f903, %f900, %f902;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r521, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f904, %f892, %f903;
	st.global.v4.f32 	[%rd130], {%f927, %f928, %f929, %f904};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r521, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r532, %r533};

BB1_113:
	ret;
}

	// .globl	__raygen__panoramic_camera
.visible .entry __raygen__panoramic_camera(

)
{
	.local .align 16 .b8 	__local_depot2[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<1015>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB2_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f908, 0f3F000000;
	mov.f32 	%f909, %f908;
	@%p5 bra 	BB2_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f263, %r367;
	mov.f32 	%f264, 0f4B800000;
	div.approx.ftz.f32 	%f908, %f263, %f264;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f265, %r369;
	div.approx.ftz.f32 	%f909, %f265, %f264;

BB2_3:
	cvt.rn.f32.s32	%f272, %r110;
	add.ftz.f32 	%f273, %f272, %f908;
	cvt.rn.f32.s32	%f274, %r111;
	add.ftz.f32 	%f275, %f274, %f909;
	cvt.rn.f32.s32	%f276, %r108;
	div.approx.ftz.f32 	%f277, %f273, %f276;
	cvt.rn.f32.s32	%f278, %r109;
	div.approx.ftz.f32 	%f279, %f275, %f278;
	mul.ftz.f32 	%f280, %f277, 0f40C90FDB;
	cos.approx.ftz.f32 	%f281, %f280;
	ld.const.v2.f32 	{%f282, %f283}, [params+176];
	mul.ftz.f32 	%f286, %f281, %f282;
	mul.ftz.f32 	%f287, %f281, %f283;
	ld.const.f32 	%f288, [params+184];
	mul.ftz.f32 	%f289, %f281, %f288;
	sin.approx.ftz.f32 	%f290, %f280;
	ld.const.v2.f32 	{%f291, %f292}, [params+144];
	mul.ftz.f32 	%f295, %f290, %f291;
	mul.ftz.f32 	%f296, %f290, %f292;
	ld.const.f32 	%f297, [params+152];
	mul.ftz.f32 	%f298, %f290, %f297;
	sub.ftz.f32 	%f299, %f286, %f295;
	sub.ftz.f32 	%f300, %f287, %f296;
	sub.ftz.f32 	%f301, %f289, %f298;
	add.ftz.f32 	%f302, %f279, 0fBF000000;
	mul.ftz.f32 	%f303, %f302, 0f40490FDB;
	sin.approx.ftz.f32 	%f304, %f303;
	ld.const.v2.f32 	{%f305, %f306}, [params+160];
	mul.ftz.f32 	%f309, %f305, %f304;
	mul.ftz.f32 	%f310, %f306, %f304;
	ld.const.f32 	%f311, [params+168];
	mul.ftz.f32 	%f312, %f311, %f304;
	mul.ftz.f32 	%f313, %f279, 0f40490FDB;
	sin.approx.ftz.f32 	%f314, %f313;
	mul.ftz.f32 	%f315, %f299, %f314;
	mul.ftz.f32 	%f316, %f300, %f314;
	mul.ftz.f32 	%f317, %f301, %f314;
	sub.ftz.f32 	%f318, %f315, %f309;
	sub.ftz.f32 	%f319, %f316, %f310;
	sub.ftz.f32 	%f320, %f317, %f312;
	mul.ftz.f32 	%f321, %f319, %f319;
	fma.rn.ftz.f32 	%f322, %f318, %f318, %f321;
	fma.rn.ftz.f32 	%f323, %f320, %f320, %f322;
	rsqrt.approx.ftz.f32 	%f324, %f323;
	mul.ftz.f32 	%f5, %f318, %f324;
	mul.ftz.f32 	%f6, %f319, %f324;
	mul.ftz.f32 	%f7, %f320, %f324;
	ld.const.v2.f32 	{%f325, %f326}, [params+80];
	ld.const.f32 	%f10, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f325, %f326};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f327, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f327, %f327};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f328, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f328};
	mov.u32 	%r30, 285212672;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f327, %f327};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f930, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f327, %f327, %f327, %f930};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f930, %f930, %f930, %f327};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+244];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f931, %f930;
	mov.f32 	%f932, %f930;
	mov.f32 	%f933, %f930;
	mov.f32 	%f934, %f930;
	mov.f32 	%f935, %f930;
	@%p6 bra 	BB2_32;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f11, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+240];
	ld.const.v2.f32 	{%f338, %f339}, [params+224];
	mov.u32 	%r14, -1;
	mov.f32 	%f935, 0f00000000;
	ld.const.f32 	%f14, [params+232];
	mov.f32 	%f926, %f327;
	mov.f32 	%f925, %f327;
	mov.f32 	%f924, %f327;
	mov.f32 	%f934, %f935;
	mov.f32 	%f933, %f935;
	mov.f32 	%f932, %f935;
	mov.f32 	%f931, %f935;
	mov.f32 	%f930, %f935;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB2_5:
	ld.local.v4.f32 	{%f341, %f342, %f343, %f344}, [%rd2+100];
	neg.ftz.f32 	%f348, %f343;
	neg.ftz.f32 	%f349, %f342;
	neg.ftz.f32 	%f350, %f341;
	st.local.v2.f32 	[%rd2+84], {%f350, %f349};
	st.local.f32 	[%rd2+92], %f348;
	st.local.v2.f32 	[%rd2+132], {%f327, %f327};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f919, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB2_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r14, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f360, %f361, %f362, %f363}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f360, %f361, %f362, %f363};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r14, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f24, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f352, %f353, %f354, %f24};
	st.local.f32 	[%rd2+132], %f355;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB2_8;

	ld.local.f32 	%f368, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f368;

BB2_8:
	setp.leu.ftz.f32	%p9, %f24, 0f00000000;
	@%p9 bra 	BB2_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f370, %r386;
	mov.f32 	%f371, 0f4B800000;
	div.approx.ftz.f32 	%f372, %f370, %f371;
	lg2.approx.ftz.f32 	%f373, %f372;
	mul.ftz.f32 	%f374, %f373, 0fBF317218;
	mul.ftz.f32 	%f919, %f374, %f24;

BB2_10:
	ld.local.v4.f32 	{%f384, %f385, %f386, %f387}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f388, %f389, %f390, %f391}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r396, %rd33;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f383, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f384, %f385, %f386, %f388, %f389, %f390, %f11, %f919, %f383, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB2_12;

	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd2+68];
	add.ftz.f32 	%f930, %f930, %f392;
	add.ftz.f32 	%f931, %f931, %f393;
	add.ftz.f32 	%f932, %f932, %f394;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB2_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB2_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB2_16;
	bra.uni 	BB2_14;

BB2_16:
	ld.local.f32 	%f919, [%rd2+80];
	bra.uni 	BB2_17;

BB2_14:
	st.local.f32 	[%rd2+80], %f919;
	ld.local.v4.f32 	{%f399, %f400, %f401, %f402}, [%rd2+100];
	ld.local.v4.f32 	{%f406, %f407, %f408, %f409}, [%rd2+68];
	fma.rn.ftz.f32 	%f413, %f919, %f400, %f407;
	fma.rn.ftz.f32 	%f414, %f919, %f399, %f406;
	st.local.v2.f32 	[%rd2+68], {%f414, %f413};
	fma.rn.ftz.f32 	%f415, %f919, %f401, %f408;
	st.local.f32 	[%rd2+76], %f415;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB2_17;

	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd18];
	add.ftz.f32 	%f423, %f339, %f417;
	add.ftz.f32 	%f424, %f338, %f416;
	st.local.v2.f32 	[%rd18], {%f424, %f423};
	add.ftz.f32 	%f425, %f14, %f418;
	st.local.f32 	[%rd2+-20], %f425;

BB2_17:
	ld.local.v4.f32 	{%f426, %f427, %f428, %f429}, [%rd2+36];
	add.ftz.f32 	%f433, %f426, 0f38D1B717;
	add.ftz.f32 	%f434, %f427, 0f38D1B717;
	add.ftz.f32 	%f435, %f428, 0f38D1B717;
	neg.ftz.f32 	%f436, %f919;
	div.approx.ftz.f32 	%f437, %f436, %f433;
	div.approx.ftz.f32 	%f438, %f436, %f434;
	div.approx.ftz.f32 	%f439, %f436, %f435;
	mul.ftz.f32 	%f440, %f437, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f35, %f440;
	mul.ftz.f32 	%f441, %f438, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f36, %f441;
	mul.ftz.f32 	%f442, %f439, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f37, %f442;
	mul.ftz.f32 	%f924, %f924, %f35;
	mul.ftz.f32 	%f925, %f925, %f36;
	mul.ftz.f32 	%f926, %f926, %f37;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB2_20;

	ld.local.v4.f32 	{%f443, %f444, %f445, %f446}, [%rd2+-12];
	mul.ftz.f32 	%f450, %f36, %f444;
	mul.ftz.f32 	%f451, %f35, %f443;
	st.local.v2.f32 	[%rd2+-12], {%f451, %f450};
	mul.ftz.f32 	%f452, %f37, %f445;
	st.local.f32 	[%rd2+-4], %f452;
	@%p12 bra 	BB2_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB2_20:
	ld.local.v4.f32 	{%f453, %f454, %f455, %f456}, [%rd18];
	fma.rn.ftz.f32 	%f933, %f924, %f453, %f933;
	fma.rn.ftz.f32 	%f934, %f925, %f454, %f934;
	fma.rn.ftz.f32 	%f935, %f926, %f455, %f935;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB2_32;

	ld.local.f32 	%f460, [%rd2+32];
	setp.le.ftz.f32	%p17, %f460, 0f00000000;
	@%p17 bra 	BB2_32;

	ld.local.v2.f32 	{%f461, %f462}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f461, 0f00000000;
	setp.neu.ftz.f32	%p19, %f462, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB2_24;

	ld.local.f32 	%f463, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f463, 0f00000000;
	@%p21 bra 	BB2_32;

BB2_24:
	mul.ftz.f32 	%f924, %f924, %f461;
	mul.ftz.f32 	%f925, %f925, %f462;
	ld.local.f32 	%f464, [%rd2+28];
	mul.ftz.f32 	%f926, %f926, %f464;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB2_27;

	max.ftz.f32 	%f465, %f924, %f925;
	max.ftz.f32 	%f52, %f465, %f926;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f466, %r407;
	mov.f32 	%f467, 0f4B800000;
	div.approx.ftz.f32 	%f468, %f466, %f467;
	setp.lt.ftz.f32	%p23, %f52, %f468;
	@%p23 bra 	BB2_32;

	rcp.approx.ftz.f32 	%f469, %f52;
	mul.ftz.f32 	%f924, %f924, %f469;
	mul.ftz.f32 	%f925, %f925, %f469;
	mul.ftz.f32 	%f926, %f926, %f469;

BB2_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB2_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB2_30;
	bra.uni 	BB2_29;

BB2_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB2_31;

BB2_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r14, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f470, %f471, %f472, %f473}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f470, %f471, %f472, %f473};
	ld.local.f32 	%f478, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r14, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f478;

BB2_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB2_5;

BB2_32:
	ld.local.v4.f32 	{%f994, %f995, %f996, %f482}, [%rd2+-12];
	ld.local.v4.f32 	{%f991, %f992, %f993, %f486}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB2_101;

	ld.local.f32 	%f962, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f962, 0f3F800000;
	@%p28 bra 	BB2_101;

	st.local.v2.f32 	[%rd2+68], {%f325, %f326};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f490, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f490, %f490};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f328};
	mov.u32 	%r62, 553648128;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f490, %f490};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f959, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f490, %f490, %f490, %f959};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f959, %f959, %f959, %f490};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB2_35;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f80, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+240];
	ld.const.v2.f32 	{%f498, %f499}, [params+224];
	mov.f32 	%f961, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 553648128;
	ld.const.f32 	%f83, [params+232];
	mov.f32 	%f960, %f961;
	mov.f32 	%f959, %f961;
	mov.f32 	%f952, %f490;
	mov.f32 	%f951, %f490;
	mov.f32 	%f950, %f490;

BB2_37:
	ld.local.v4.f32 	{%f501, %f502, %f503, %f504}, [%rd2+100];
	neg.ftz.f32 	%f508, %f503;
	neg.ftz.f32 	%f509, %f502;
	neg.ftz.f32 	%f510, %f501;
	st.local.v2.f32 	[%rd2+84], {%f510, %f509};
	st.local.f32 	[%rd2+92], %f508;
	st.local.v2.f32 	[%rd2+132], {%f490, %f490};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f945, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB2_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r46, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f512, %f513, %f514, %f515}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f520, %f521, %f522, %f523}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f520, %f521, %f522, %f523};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r46, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f93, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f512, %f513, %f514, %f93};
	st.local.f32 	[%rd2+132], %f515;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB2_40;

	ld.local.f32 	%f528, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f528;

BB2_40:
	setp.leu.ftz.f32	%p32, %f93, 0f00000000;
	@%p32 bra 	BB2_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f530, %r434;
	mov.f32 	%f531, 0f4B800000;
	div.approx.ftz.f32 	%f532, %f530, %f531;
	lg2.approx.ftz.f32 	%f533, %f532;
	mul.ftz.f32 	%f534, %f533, 0fBF317218;
	mul.ftz.f32 	%f945, %f534, %f93;

BB2_42:
	ld.local.v4.f32 	{%f544, %f545, %f546, %f547}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f548, %f549, %f550, %f551}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r444, %rd63;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f543, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f544, %f545, %f546, %f548, %f549, %f550, %f80, %f945, %f543, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB2_44;

	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd2+68];
	add.ftz.f32 	%f930, %f930, %f552;
	add.ftz.f32 	%f931, %f931, %f553;
	add.ftz.f32 	%f932, %f932, %f554;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB2_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB2_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB2_48;
	bra.uni 	BB2_46;

BB2_48:
	ld.local.f32 	%f945, [%rd2+80];
	bra.uni 	BB2_49;

BB2_46:
	st.local.f32 	[%rd2+80], %f945;
	ld.local.v4.f32 	{%f559, %f560, %f561, %f562}, [%rd2+100];
	ld.local.v4.f32 	{%f566, %f567, %f568, %f569}, [%rd2+68];
	fma.rn.ftz.f32 	%f573, %f945, %f560, %f567;
	fma.rn.ftz.f32 	%f574, %f945, %f559, %f566;
	st.local.v2.f32 	[%rd2+68], {%f574, %f573};
	fma.rn.ftz.f32 	%f575, %f945, %f561, %f568;
	st.local.f32 	[%rd2+76], %f575;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB2_49;

	ld.local.v4.f32 	{%f576, %f577, %f578, %f579}, [%rd18];
	add.ftz.f32 	%f583, %f499, %f577;
	add.ftz.f32 	%f584, %f498, %f576;
	st.local.v2.f32 	[%rd18], {%f584, %f583};
	add.ftz.f32 	%f585, %f83, %f578;
	st.local.f32 	[%rd2+-20], %f585;

BB2_49:
	ld.local.v4.f32 	{%f586, %f587, %f588, %f589}, [%rd2+36];
	add.ftz.f32 	%f593, %f586, 0f38D1B717;
	add.ftz.f32 	%f594, %f587, 0f38D1B717;
	add.ftz.f32 	%f595, %f588, 0f38D1B717;
	neg.ftz.f32 	%f596, %f945;
	div.approx.ftz.f32 	%f597, %f596, %f593;
	div.approx.ftz.f32 	%f598, %f596, %f594;
	div.approx.ftz.f32 	%f599, %f596, %f595;
	mul.ftz.f32 	%f600, %f597, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f104, %f600;
	mul.ftz.f32 	%f601, %f598, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f105, %f601;
	mul.ftz.f32 	%f602, %f599, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f106, %f602;
	mul.ftz.f32 	%f950, %f950, %f104;
	mul.ftz.f32 	%f951, %f951, %f105;
	mul.ftz.f32 	%f952, %f952, %f106;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB2_52;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd2+-12];
	mul.ftz.f32 	%f610, %f105, %f604;
	mul.ftz.f32 	%f611, %f104, %f603;
	st.local.v2.f32 	[%rd2+-12], {%f611, %f610};
	mul.ftz.f32 	%f612, %f106, %f605;
	st.local.f32 	[%rd2+-4], %f612;
	@%p35 bra 	BB2_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB2_52:
	ld.local.v4.f32 	{%f613, %f614, %f615, %f616}, [%rd18];
	fma.rn.ftz.f32 	%f961, %f950, %f613, %f961;
	fma.rn.ftz.f32 	%f960, %f951, %f614, %f960;
	fma.rn.ftz.f32 	%f959, %f952, %f615, %f959;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB2_64;

	ld.local.f32 	%f620, [%rd2+32];
	setp.le.ftz.f32	%p40, %f620, 0f00000000;
	@%p40 bra 	BB2_64;

	ld.local.v2.f32 	{%f621, %f622}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f621, 0f00000000;
	setp.neu.ftz.f32	%p42, %f622, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB2_56;

	ld.local.f32 	%f623, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f623, 0f00000000;
	@%p44 bra 	BB2_64;

BB2_56:
	mul.ftz.f32 	%f950, %f950, %f621;
	mul.ftz.f32 	%f951, %f951, %f622;
	ld.local.f32 	%f624, [%rd2+28];
	mul.ftz.f32 	%f952, %f952, %f624;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB2_59;

	max.ftz.f32 	%f625, %f950, %f951;
	max.ftz.f32 	%f121, %f625, %f952;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f626, %r455;
	mov.f32 	%f627, 0f4B800000;
	div.approx.ftz.f32 	%f628, %f626, %f627;
	setp.lt.ftz.f32	%p46, %f121, %f628;
	@%p46 bra 	BB2_64;

	rcp.approx.ftz.f32 	%f629, %f121;
	mul.ftz.f32 	%f950, %f950, %f629;
	mul.ftz.f32 	%f951, %f951, %f629;
	mul.ftz.f32 	%f952, %f952, %f629;

BB2_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB2_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB2_62;
	bra.uni 	BB2_61;

BB2_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB2_63;

BB2_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r46, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f630, %f631, %f632, %f633};
	ld.local.f32 	%f638, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r46, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f638;

BB2_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB2_37;
	bra.uni 	BB2_64;

BB2_35:
	mov.f32 	%f960, %f959;
	mov.f32 	%f961, %f959;

BB2_64:
	ld.local.v4.f32 	{%f639, %f640, %f641, %f642}, [%rd2+-12];
	ld.local.v4.f32 	{%f643, %f644, %f645, %f646}, [%rd2+4];
	ld.local.f32 	%f963, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f962, %f963;
	@%p50 bra 	BB2_67;
	bra.uni 	BB2_65;

BB2_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f962, %f962, 0f3F000000;
	bra.uni 	BB2_68;

BB2_65:
	setp.geu.ftz.f32	%p51, %f962, %f963;
	@%p51 bra 	BB2_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f963, %f963, 0f3F000000;

BB2_68:
	st.local.v2.f32 	[%rd2+68], {%f325, %f326};
	st.local.f32 	[%rd2+76], %f10;
	mov.f32 	%f650, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f650, %f650};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f5, %f6, %f7, %f328};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f650, %f650};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f987, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f650, %f650, %f650, %f987};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f987, %f987, %f987, %f650};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB2_69;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f147, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+240];
	ld.const.v2.f32 	{%f658, %f659}, [params+224];
	mov.f32 	%f989, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f150, [params+232];
	mov.f32 	%f988, %f989;
	mov.f32 	%f987, %f989;
	mov.f32 	%f980, %f650;
	mov.f32 	%f979, %f650;
	mov.f32 	%f978, %f650;

BB2_71:
	ld.local.v4.f32 	{%f661, %f662, %f663, %f664}, [%rd2+100];
	neg.ftz.f32 	%f668, %f663;
	neg.ftz.f32 	%f669, %f662;
	neg.ftz.f32 	%f670, %f661;
	st.local.v2.f32 	[%rd2+84], {%f670, %f669};
	st.local.f32 	[%rd2+92], %f668;
	st.local.v2.f32 	[%rd2+132], {%f650, %f650};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f973, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB2_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r80, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f672, %f673, %f674, %f675}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f680, %f681, %f682, %f683}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f680, %f681, %f682, %f683};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r80, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f160, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f672, %f673, %f674, %f160};
	st.local.f32 	[%rd2+132], %f675;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB2_74;

	ld.local.f32 	%f688, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f688;

BB2_74:
	setp.leu.ftz.f32	%p55, %f160, 0f00000000;
	@%p55 bra 	BB2_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f690, %r483;
	mov.f32 	%f691, 0f4B800000;
	div.approx.ftz.f32 	%f692, %f690, %f691;
	lg2.approx.ftz.f32 	%f693, %f692;
	mul.ftz.f32 	%f694, %f693, 0fBF317218;
	mul.ftz.f32 	%f973, %f694, %f160;

BB2_76:
	ld.local.v4.f32 	{%f704, %f705, %f706, %f707}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f708, %f709, %f710, %f711}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r493, %rd93;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f703, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f704, %f705, %f706, %f708, %f709, %f710, %f147, %f973, %f703, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB2_78;

	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd2+68];
	add.ftz.f32 	%f930, %f930, %f712;
	add.ftz.f32 	%f931, %f931, %f713;
	add.ftz.f32 	%f932, %f932, %f714;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB2_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB2_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB2_82;
	bra.uni 	BB2_80;

BB2_82:
	ld.local.f32 	%f973, [%rd2+80];
	bra.uni 	BB2_83;

BB2_80:
	st.local.f32 	[%rd2+80], %f973;
	ld.local.v4.f32 	{%f719, %f720, %f721, %f722}, [%rd2+100];
	ld.local.v4.f32 	{%f726, %f727, %f728, %f729}, [%rd2+68];
	fma.rn.ftz.f32 	%f733, %f973, %f720, %f727;
	fma.rn.ftz.f32 	%f734, %f973, %f719, %f726;
	st.local.v2.f32 	[%rd2+68], {%f734, %f733};
	fma.rn.ftz.f32 	%f735, %f973, %f721, %f728;
	st.local.f32 	[%rd2+76], %f735;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB2_83;

	ld.local.v4.f32 	{%f736, %f737, %f738, %f739}, [%rd18];
	add.ftz.f32 	%f743, %f659, %f737;
	add.ftz.f32 	%f744, %f658, %f736;
	st.local.v2.f32 	[%rd18], {%f744, %f743};
	add.ftz.f32 	%f745, %f150, %f738;
	st.local.f32 	[%rd2+-20], %f745;

BB2_83:
	ld.local.v4.f32 	{%f746, %f747, %f748, %f749}, [%rd2+36];
	add.ftz.f32 	%f753, %f746, 0f38D1B717;
	add.ftz.f32 	%f754, %f747, 0f38D1B717;
	add.ftz.f32 	%f755, %f748, 0f38D1B717;
	neg.ftz.f32 	%f756, %f973;
	div.approx.ftz.f32 	%f757, %f756, %f753;
	div.approx.ftz.f32 	%f758, %f756, %f754;
	div.approx.ftz.f32 	%f759, %f756, %f755;
	mul.ftz.f32 	%f760, %f757, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f171, %f760;
	mul.ftz.f32 	%f761, %f758, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f172, %f761;
	mul.ftz.f32 	%f762, %f759, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f173, %f762;
	mul.ftz.f32 	%f978, %f978, %f171;
	mul.ftz.f32 	%f979, %f979, %f172;
	mul.ftz.f32 	%f980, %f980, %f173;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB2_86;

	ld.local.v4.f32 	{%f763, %f764, %f765, %f766}, [%rd2+-12];
	mul.ftz.f32 	%f770, %f172, %f764;
	mul.ftz.f32 	%f771, %f171, %f763;
	st.local.v2.f32 	[%rd2+-12], {%f771, %f770};
	mul.ftz.f32 	%f772, %f173, %f765;
	st.local.f32 	[%rd2+-4], %f772;
	@%p58 bra 	BB2_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB2_86:
	ld.local.v4.f32 	{%f773, %f774, %f775, %f776}, [%rd18];
	fma.rn.ftz.f32 	%f989, %f978, %f773, %f989;
	fma.rn.ftz.f32 	%f988, %f979, %f774, %f988;
	fma.rn.ftz.f32 	%f987, %f980, %f775, %f987;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB2_98;

	ld.local.f32 	%f780, [%rd2+32];
	setp.le.ftz.f32	%p63, %f780, 0f00000000;
	@%p63 bra 	BB2_98;

	ld.local.v2.f32 	{%f781, %f782}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f781, 0f00000000;
	setp.neu.ftz.f32	%p65, %f782, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB2_90;

	ld.local.f32 	%f783, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f783, 0f00000000;
	@%p67 bra 	BB2_98;

BB2_90:
	mul.ftz.f32 	%f978, %f978, %f781;
	mul.ftz.f32 	%f979, %f979, %f782;
	ld.local.f32 	%f784, [%rd2+28];
	mul.ftz.f32 	%f980, %f980, %f784;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB2_93;

	max.ftz.f32 	%f785, %f978, %f979;
	max.ftz.f32 	%f188, %f785, %f980;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f786, %r504;
	mov.f32 	%f787, 0f4B800000;
	div.approx.ftz.f32 	%f788, %f786, %f787;
	setp.lt.ftz.f32	%p69, %f188, %f788;
	@%p69 bra 	BB2_98;

	rcp.approx.ftz.f32 	%f789, %f188;
	mul.ftz.f32 	%f978, %f978, %f789;
	mul.ftz.f32 	%f979, %f979, %f789;
	mul.ftz.f32 	%f980, %f980, %f789;

BB2_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB2_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB2_96;
	bra.uni 	BB2_95;

BB2_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB2_97;

BB2_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r80, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f790, %f791, %f792, %f793}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f790, %f791, %f792, %f793};
	ld.local.f32 	%f798, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r80, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f798;

BB2_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB2_71;
	bra.uni 	BB2_98;

BB2_69:
	mov.f32 	%f988, %f987;
	mov.f32 	%f989, %f987;

BB2_98:
	ld.local.f32 	%f990, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f962, %f963;
	@%p73 bra 	BB2_100;

	mul.ftz.f32 	%f990, %f990, 0f3F000000;
	st.local.f32 	[%rd2+96], %f990;

BB2_100:
	add.ftz.f32 	%f799, %f962, %f963;
	add.ftz.f32 	%f800, %f799, %f990;
	rcp.approx.ftz.f32 	%f801, %f800;
	mul.ftz.f32 	%f802, %f961, %f963;
	fma.rn.ftz.f32 	%f803, %f933, %f962, %f802;
	mul.ftz.f32 	%f804, %f960, %f963;
	fma.rn.ftz.f32 	%f805, %f934, %f962, %f804;
	mul.ftz.f32 	%f806, %f959, %f963;
	fma.rn.ftz.f32 	%f807, %f935, %f962, %f806;
	fma.rn.ftz.f32 	%f808, %f989, %f990, %f803;
	fma.rn.ftz.f32 	%f809, %f988, %f990, %f805;
	fma.rn.ftz.f32 	%f810, %f987, %f990, %f807;
	mul.ftz.f32 	%f933, %f801, %f808;
	mul.ftz.f32 	%f934, %f801, %f809;
	mul.ftz.f32 	%f935, %f801, %f810;
	mul.ftz.f32 	%f811, %f639, %f963;
	mul.ftz.f32 	%f812, %f640, %f963;
	mul.ftz.f32 	%f813, %f641, %f963;
	fma.rn.ftz.f32 	%f814, %f994, %f962, %f811;
	fma.rn.ftz.f32 	%f815, %f995, %f962, %f812;
	fma.rn.ftz.f32 	%f816, %f996, %f962, %f813;
	ld.local.v4.f32 	{%f817, %f818, %f819, %f820}, [%rd2+-12];
	fma.rn.ftz.f32 	%f824, %f990, %f817, %f814;
	fma.rn.ftz.f32 	%f825, %f990, %f818, %f815;
	fma.rn.ftz.f32 	%f826, %f990, %f819, %f816;
	mul.ftz.f32 	%f994, %f801, %f824;
	mul.ftz.f32 	%f995, %f801, %f825;
	mul.ftz.f32 	%f996, %f801, %f826;
	mul.ftz.f32 	%f827, %f643, %f963;
	mul.ftz.f32 	%f828, %f644, %f963;
	mul.ftz.f32 	%f829, %f645, %f963;
	fma.rn.ftz.f32 	%f830, %f991, %f962, %f827;
	fma.rn.ftz.f32 	%f831, %f992, %f962, %f828;
	fma.rn.ftz.f32 	%f832, %f993, %f962, %f829;
	ld.local.v4.f32 	{%f833, %f834, %f835, %f836}, [%rd2+4];
	fma.rn.ftz.f32 	%f840, %f990, %f833, %f830;
	fma.rn.ftz.f32 	%f841, %f990, %f834, %f831;
	fma.rn.ftz.f32 	%f842, %f990, %f835, %f832;
	mul.ftz.f32 	%f991, %f801, %f840;
	mul.ftz.f32 	%f992, %f801, %f841;
	mul.ftz.f32 	%f993, %f801, %f842;
	mul.ftz.f32 	%f930, %f930, 0f3EAAAAAB;
	mul.ftz.f32 	%f931, %f931, 0f3EAAAAAB;
	mul.ftz.f32 	%f932, %f932, 0f3EAAAAAB;

BB2_101:
	mul.ftz.f32 	%f847, %f992, %f992;
	fma.rn.ftz.f32 	%f848, %f991, %f991, %f847;
	fma.rn.ftz.f32 	%f849, %f993, %f993, %f848;
	rsqrt.approx.ftz.f32 	%f850, %f849;
	mul.ftz.f32 	%f228, %f991, %f850;
	mul.ftz.f32 	%f229, %f992, %f850;
	mul.ftz.f32 	%f230, %f993, %f850;
	abs.ftz.f32 	%f851, %f933;
	setp.gtu.ftz.f32	%p74, %f851, 0f7F800000;
	abs.ftz.f32 	%f852, %f934;
	setp.gtu.ftz.f32	%p75, %f852, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f853, %f935;
	setp.gtu.ftz.f32	%p77, %f853, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f851, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f852, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f853, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f1003, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1004, %f1003;
	mov.f32 	%f1005, %f1003;
	mov.f32 	%f1006, %f1003;
	@%p84 bra 	BB2_103;

	cvt.u64.u32	%rd135, %r105;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1003, %f1004, %f1005, %f1006}, [%rd111];

BB2_103:
	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f858, 0f00000000, %f933, %p1;
	selp.f32	%f859, 0f00000000, %f934, %p1;
	selp.f32	%f860, 0f00000000, %f935, %p1;
	selp.f32	%f861, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f862, %f861, %f1006;
	add.ftz.f32 	%f863, %f860, %f1005;
	add.ftz.f32 	%f864, %f859, %f1004;
	add.ftz.f32 	%f865, %f858, %f1003;
	st.global.v4.f32 	[%rd114], {%f865, %f864, %f863, %f862};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB2_107;

	abs.ftz.f32 	%f870, %f994;
	setp.gtu.ftz.f32	%p87, %f870, 0f7F800000;
	abs.ftz.f32 	%f871, %f995;
	setp.gtu.ftz.f32	%p88, %f871, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f872, %f996;
	setp.gtu.ftz.f32	%p90, %f872, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f870, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f871, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f872, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f239, 0f00000000, %f994, %p97;
	selp.f32	%f240, 0f00000000, %f995, %p97;
	selp.f32	%f241, 0f00000000, %f996, %p97;
	mov.f32 	%f1007, 0f00000000;
	mov.f32 	%f1008, %f1007;
	mov.f32 	%f1009, %f1007;
	mov.f32 	%f1010, %f1007;
	@%p84 bra 	BB2_106;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1007, %f1008, %f1009, %f876}, [%rd117];
	add.ftz.f32 	%f1010, %f876, 0f00000000;

BB2_106:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f878, %f241, %f1009;
	add.ftz.f32 	%f879, %f240, %f1008;
	add.ftz.f32 	%f880, %f239, %f1007;
	st.global.v4.f32 	[%rd120], {%f880, %f879, %f878, %f1010};

BB2_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB2_111;

	abs.ftz.f32 	%f885, %f228;
	setp.gtu.ftz.f32	%p100, %f885, 0f7F800000;
	abs.ftz.f32 	%f886, %f229;
	setp.gtu.ftz.f32	%p101, %f886, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f887, %f230;
	setp.gtu.ftz.f32	%p103, %f887, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f885, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f886, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f887, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f250, 0f00000000, %f228, %p110;
	selp.f32	%f251, 0f00000000, %f229, %p110;
	selp.f32	%f252, 0f00000000, %f230, %p110;
	mov.f32 	%f1011, 0f00000000;
	mov.f32 	%f1012, %f1011;
	mov.f32 	%f1013, %f1011;
	mov.f32 	%f1014, %f1011;
	@%p84 bra 	BB2_110;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1011, %f1012, %f1013, %f891}, [%rd123];
	add.ftz.f32 	%f1014, %f891, 0f00000000;

BB2_110:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f893, %f252, %f1013;
	add.ftz.f32 	%f894, %f251, %f1012;
	add.ftz.f32 	%f895, %f250, %f1011;
	st.global.v4.f32 	[%rd126], {%f895, %f894, %f893, %f1014};

BB2_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB2_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	ld.const.v2.f32 	{%f896, %f897}, [params+80];
	sub.ftz.f32 	%f900, %f930, %f896;
	sub.ftz.f32 	%f901, %f931, %f897;
	ld.const.f32 	%f902, [params+88];
	sub.ftz.f32 	%f903, %f932, %f902;
	mul.ftz.f32 	%f904, %f901, %f901;
	fma.rn.ftz.f32 	%f905, %f900, %f900, %f904;
	fma.rn.ftz.f32 	%f906, %f903, %f903, %f905;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r521, 16;
	add.s64 	%rd130, %rd128, %rd129;
	sqrt.approx.ftz.f32 	%f907, %f906;
	st.global.v4.f32 	[%rd130], {%f930, %f931, %f932, %f907};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r521, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r532, %r533};

BB2_113:
	ret;
}

	// .globl	__raygen__dof_camera
.visible .entry __raygen__dof_camera(

)
{
	.local .align 16 .b8 	__local_depot3[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1084>;
	.reg .b32 	%r<565>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB3_124;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r527, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r527;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f971, 0f3F000000;
	@%p5 bra 	BB3_2;

	mad.lo.s32 	%r368, %r527, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f285, %r369;
	mov.f32 	%f286, 0f4B800000;
	div.approx.ftz.f32 	%f971, %f285, %f286;
	mad.lo.s32 	%r527, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r527;
	and.b32  	%r370, %r527, 16777215;
	cvt.rn.f32.u32	%f287, %r370;
	div.approx.ftz.f32 	%f972, %f287, %f286;
	bra.uni 	BB3_4;

BB3_2:
	mov.f32 	%f972, %f971;

BB3_4:
	cvt.rn.f32.s32	%f288, %r112;
	add.ftz.f32 	%f289, %f288, %f971;
	cvt.rn.f32.s32	%f290, %r113;
	add.ftz.f32 	%f291, %f290, %f972;
	cvt.rn.f32.s32	%f292, %r110;
	div.approx.ftz.f32 	%f293, %f289, %f292;
	cvt.rn.f32.s32	%f294, %r111;
	div.approx.ftz.f32 	%f295, %f291, %f294;
	fma.rn.ftz.f32 	%f296, %f293, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f297, %f295, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f298, %f299}, [params+80];
	ld.const.v2.f32 	{%f300, %f301}, [params+88];
	ld.const.v2.f32 	{%f303, %f304}, [params+96];
	ld.const.v2.f32 	{%f307, %f308}, [params+104];
	ld.const.v2.f32 	{%f309, %f310}, [params+112];
	mul.ftz.f32 	%f313, %f297, %f309;
	mul.ftz.f32 	%f314, %f297, %f310;
	ld.const.f32 	%f315, [params+120];
	mul.ftz.f32 	%f316, %f297, %f315;
	fma.rn.ftz.f32 	%f317, %f296, %f303, %f313;
	fma.rn.ftz.f32 	%f318, %f296, %f304, %f314;
	fma.rn.ftz.f32 	%f319, %f296, %f307, %f316;
	ld.const.v2.f32 	{%f320, %f321}, [params+128];
	add.ftz.f32 	%f324, %f317, %f320;
	add.ftz.f32 	%f325, %f318, %f321;
	ld.const.f32 	%f326, [params+136];
	add.ftz.f32 	%f327, %f319, %f326;
	fma.rn.ftz.f32 	%f10, %f324, %f301, %f298;
	fma.rn.ftz.f32 	%f11, %f325, %f301, %f299;
	fma.rn.ftz.f32 	%f12, %f327, %f301, %f300;
	mad.lo.s32 	%r371, %r527, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f328, %r372;
	mov.f32 	%f329, 0f4B800000;
	div.approx.ftz.f32 	%f330, %f328, %f329;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r373;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f331, %r374;
	div.approx.ftz.f32 	%f332, %f331, %f329;
	fma.rn.ftz.f32 	%f13, %f330, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f978, %f332, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f333, %f978;
	setp.gt.ftz.f32	%p6, %f13, %f333;
	@%p6 bra 	BB3_10;
	bra.uni 	BB3_5;

BB3_10:
	setp.gt.ftz.f32	%p9, %f13, %f978;
	@%p9 bra 	BB3_12;
	bra.uni 	BB3_11;

BB3_12:
	div.approx.ftz.f32 	%f975, %f978, %f13;
	mov.f32 	%f978, %f13;
	bra.uni 	BB3_13;

BB3_5:
	setp.lt.ftz.f32	%p7, %f13, %f978;
	@%p7 bra 	BB3_8;
	bra.uni 	BB3_6;

BB3_8:
	div.approx.ftz.f32 	%f338, %f978, %f13;
	add.ftz.f32 	%f339, %f338, 0f40800000;
	mul.ftz.f32 	%f973, %f339, 0f3F490FDB;
	mov.f32 	%f978, %f13;
	bra.uni 	BB3_9;

BB3_11:
	div.approx.ftz.f32 	%f340, %f13, %f978;
	mov.f32 	%f341, 0f40000000;
	sub.ftz.f32 	%f975, %f341, %f340;

BB3_13:
	mul.ftz.f32 	%f973, %f975, 0f3F490FDB;
	bra.uni 	BB3_14;

BB3_6:
	mov.f32 	%f973, 0f00000000;
	setp.eq.ftz.f32	%p8, %f978, 0f00000000;
	@%p8 bra 	BB3_9;

	div.approx.ftz.f32 	%f335, %f13, %f978;
	mov.f32 	%f336, 0f40C00000;
	sub.ftz.f32 	%f337, %f336, %f335;
	mul.ftz.f32 	%f973, %f337, 0f3F490FDB;

BB3_9:
	neg.ftz.f32 	%f978, %f978;

BB3_14:
	mov.f32 	%f348, 0f3F800000;
	sub.ftz.f32 	%f349, %f348, %f308;
	fma.rn.ftz.f32 	%f350, %f349, %f978, %f308;
	cos.approx.ftz.f32 	%f351, %f973;
	mul.ftz.f32 	%f352, %f351, %f350;
	sin.approx.ftz.f32 	%f353, %f973;
	mul.ftz.f32 	%f354, %f350, %f353;
	ld.const.v2.f32 	{%f355, %f356}, [params+144];
	ld.const.f32 	%f359, [params+152];
	ld.const.v2.f32 	{%f360, %f361}, [params+160];
	mul.ftz.f32 	%f364, %f354, %f360;
	mul.ftz.f32 	%f365, %f354, %f361;
	ld.const.f32 	%f366, [params+168];
	mul.ftz.f32 	%f367, %f354, %f366;
	fma.rn.ftz.f32 	%f368, %f352, %f355, %f364;
	fma.rn.ftz.f32 	%f369, %f352, %f356, %f365;
	fma.rn.ftz.f32 	%f370, %f352, %f359, %f367;
	ld.const.f32 	%f371, [params+124];
	fma.rn.ftz.f32 	%f27, %f371, %f368, %f298;
	fma.rn.ftz.f32 	%f28, %f371, %f369, %f299;
	fma.rn.ftz.f32 	%f29, %f371, %f370, %f300;
	sub.ftz.f32 	%f372, %f10, %f27;
	sub.ftz.f32 	%f373, %f11, %f28;
	sub.ftz.f32 	%f374, %f12, %f29;
	mul.ftz.f32 	%f375, %f373, %f373;
	fma.rn.ftz.f32 	%f376, %f372, %f372, %f375;
	fma.rn.ftz.f32 	%f377, %f374, %f374, %f376;
	rsqrt.approx.ftz.f32 	%f378, %f377;
	mul.ftz.f32 	%f30, %f378, %f372;
	mul.ftz.f32 	%f31, %f378, %f373;
	mul.ftz.f32 	%f32, %f378, %f374;
	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	st.local.v2.f32 	[%rd2+20], {%f348, %f348};
	mov.u32 	%r378, 1065353216;
	st.local.u32 	[%rd2+28], %r378;
	mov.f32 	%f379, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	mov.u32 	%r32, 285212672;
	mov.u32 	%r537, 0;
	st.local.v4.u32 	[%rd18], {%r537, %r537, %r537, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f348, %f348};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f999, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f348, %f348, %f348, %f999};
	st.local.u32 	[%rd2+48], %r537;
	st.local.v4.f32 	[%rd2+116], {%f999, %f999, %f999, %f348};
	st.local.v4.u32 	[%rd2+4], {%r537, %r537, %r378, %r537};
	st.local.u32 	[%rd2+96], %r378;
	ld.const.u32 	%r536, [params+244];
	setp.eq.s32	%p10, %r536, 0;
	mov.u32 	%r538, -1;
	mov.u32 	%r539, %r538;
	mov.f32 	%f1000, %f999;
	mov.f32 	%f1001, %f999;
	mov.f32 	%f1002, %f999;
	mov.f32 	%f1003, %f999;
	mov.f32 	%f1004, %f999;
	@%p10 bra 	BB3_43;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f33, [params+76];
	ld.const.v2.u32 	{%r384, %r536}, [params+240];
	ld.const.v2.f32 	{%f389, %f390}, [params+224];
	mov.u32 	%r16, -1;
	mov.f32 	%f1004, 0f00000000;
	ld.const.f32 	%f36, [params+232];
	mov.f32 	%f995, %f348;
	mov.f32 	%f994, %f348;
	mov.f32 	%f993, %f348;
	mov.f32 	%f1003, %f1004;
	mov.f32 	%f1002, %f1004;
	mov.f32 	%f1001, %f1004;
	mov.f32 	%f1000, %f1004;
	mov.f32 	%f999, %f1004;
	mov.u32 	%r539, %r16;
	mov.u32 	%r538, %r16;

BB3_16:
	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd2+100];
	neg.ftz.f32 	%f399, %f394;
	neg.ftz.f32 	%f400, %f393;
	neg.ftz.f32 	%f401, %f392;
	st.local.v2.f32 	[%rd2+84], {%f401, %f400};
	st.local.f32 	[%rd2+92], %f399;
	st.local.v2.f32 	[%rd2+132], {%f348, %f348};
	mov.u32 	%r386, 1510874058;
	st.local.u32 	[%rd2+80], %r386;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f988, 0f5A0E1BCA;
	setp.lt.s32	%p11, %r16, 0;
	@%p11 bra 	BB3_21;

	or.b32  	%r387, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r387;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f403, %f404, %f405, %f406}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f411, %f412, %f413, %f414}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f411, %f412, %f413, %f414};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f46, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f403, %f404, %f405, %f46};
	st.local.f32 	[%rd2+132], %f406;
	add.s32 	%r388, %r16, -1;
	setp.lt.s32	%p12, %r388, 0;
	@%p12 bra 	BB3_19;

	ld.local.f32 	%f419, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f419;

BB3_19:
	setp.leu.ftz.f32	%p13, %f46, 0f00000000;
	@%p13 bra 	BB3_21;

	ld.local.u32 	%r389, [%rd2];
	mad.lo.s32 	%r390, %r389, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r390;
	and.b32  	%r391, %r390, 16777215;
	cvt.rn.f32.u32	%f421, %r391;
	div.approx.ftz.f32 	%f423, %f421, %f329;
	lg2.approx.ftz.f32 	%f424, %f423;
	mul.ftz.f32 	%f425, %f424, 0fBF317218;
	mul.ftz.f32 	%f988, %f425, %f46;

BB3_21:
	ld.local.v4.f32 	{%f435, %f436, %f437, %f438}, [%rd2+68];
	mov.u32 	%r400, 0;
	mov.u32 	%r396, 1;
	mov.u32 	%r399, 2;
	ld.local.v4.f32 	{%f439, %f440, %f441, %f442}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r401, %rd33;
	cvt.u32.u64	%r402, %rd17;
	mov.u32 	%r404, -1;
	mov.f32 	%f434, 0f00000000;
	// inline asm
	call (%r392, %r393, %r394, %r395), _optix_trace_4, (%rd3, %f435, %f436, %f437, %f439, %f440, %f441, %f33, %f988, %f434, %r396, %r400, %r400, %r399, %r400, %r401, %r402, %r404, %r404);
	// inline asm
	ld.local.u32 	%r405, [%rd2+16];
	add.s32 	%r537, %r405, 1;
	st.local.u32 	[%rd2+16], %r537;
	setp.ne.s32	%p14, %r405, 0;
	@%p14 bra 	BB3_23;

	ld.local.v4.f32 	{%f443, %f444, %f445, %f446}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f443;
	add.ftz.f32 	%f1000, %f1000, %f444;
	add.ftz.f32 	%f1001, %f1001, %f445;
	mov.u32 	%r538, %r394;
	mov.u32 	%r539, %r395;

BB3_23:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r406, %r29, 4096;
	setp.eq.s32	%p15, %r406, 0;
	@%p15 bra 	BB3_31;

	and.b32  	%r407, %r29, 512;
	setp.eq.s32	%p16, %r407, 0;
	@%p16 bra 	BB3_27;
	bra.uni 	BB3_25;

BB3_27:
	ld.local.f32 	%f988, [%rd2+80];
	bra.uni 	BB3_28;

BB3_25:
	st.local.f32 	[%rd2+80], %f988;
	ld.local.v4.f32 	{%f450, %f451, %f452, %f453}, [%rd2+100];
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd2+68];
	fma.rn.ftz.f32 	%f464, %f988, %f451, %f458;
	fma.rn.ftz.f32 	%f465, %f988, %f450, %f457;
	st.local.v2.f32 	[%rd2+68], {%f465, %f464};
	fma.rn.ftz.f32 	%f466, %f988, %f452, %f459;
	st.local.f32 	[%rd2+76], %f466;
	setp.lt.u32	%p17, %r537, %r536;
	@%p17 bra 	BB3_28;

	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd18];
	add.ftz.f32 	%f474, %f390, %f468;
	add.ftz.f32 	%f475, %f389, %f467;
	st.local.v2.f32 	[%rd18], {%f475, %f474};
	add.ftz.f32 	%f476, %f36, %f469;
	st.local.f32 	[%rd2+-20], %f476;

BB3_28:
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd2+36];
	add.ftz.f32 	%f484, %f477, 0f38D1B717;
	add.ftz.f32 	%f485, %f478, 0f38D1B717;
	add.ftz.f32 	%f486, %f479, 0f38D1B717;
	neg.ftz.f32 	%f487, %f988;
	div.approx.ftz.f32 	%f488, %f487, %f484;
	div.approx.ftz.f32 	%f489, %f487, %f485;
	div.approx.ftz.f32 	%f490, %f487, %f486;
	mul.ftz.f32 	%f491, %f488, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f57, %f491;
	mul.ftz.f32 	%f492, %f489, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f58, %f492;
	mul.ftz.f32 	%f493, %f490, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f59, %f493;
	mul.ftz.f32 	%f993, %f993, %f57;
	mul.ftz.f32 	%f994, %f994, %f58;
	mul.ftz.f32 	%f995, %f995, %f59;
	and.b32  	%r408, %r29, 16777216;
	setp.eq.s32	%p18, %r408, 0;
	@%p18 bra 	BB3_31;

	ld.local.v4.f32 	{%f494, %f495, %f496, %f497}, [%rd2+-12];
	mul.ftz.f32 	%f501, %f58, %f495;
	mul.ftz.f32 	%f502, %f57, %f494;
	st.local.v2.f32 	[%rd2+-12], {%f502, %f501};
	mul.ftz.f32 	%f503, %f59, %f496;
	st.local.f32 	[%rd2+-4], %f503;
	@%p16 bra 	BB3_31;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB3_31:
	ld.local.v4.f32 	{%f504, %f505, %f506, %f507}, [%rd18];
	fma.rn.ftz.f32 	%f1002, %f993, %f504, %f1002;
	fma.rn.ftz.f32 	%f1003, %f994, %f505, %f1003;
	fma.rn.ftz.f32 	%f1004, %f995, %f506, %f1004;
	setp.lt.s32	%p20, %r32, 0;
	@%p20 bra 	BB3_43;

	ld.local.f32 	%f511, [%rd2+32];
	setp.le.ftz.f32	%p21, %f511, 0f00000000;
	@%p21 bra 	BB3_43;

	ld.local.v2.f32 	{%f512, %f513}, [%rd2+20];
	setp.neu.ftz.f32	%p22, %f512, 0f00000000;
	setp.neu.ftz.f32	%p23, %f513, 0f00000000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB3_35;

	ld.local.f32 	%f514, [%rd2+28];
	setp.eq.ftz.f32	%p25, %f514, 0f00000000;
	@%p25 bra 	BB3_43;

BB3_35:
	mul.ftz.f32 	%f993, %f993, %f512;
	mul.ftz.f32 	%f994, %f994, %f513;
	ld.local.f32 	%f515, [%rd2+28];
	mul.ftz.f32 	%f995, %f995, %f515;
	setp.ge.u32	%p26, %r384, %r537;
	@%p26 bra 	BB3_38;

	max.ftz.f32 	%f516, %f993, %f994;
	max.ftz.f32 	%f74, %f516, %f995;
	ld.local.u32 	%r410, [%rd2];
	mad.lo.s32 	%r411, %r410, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r411;
	and.b32  	%r412, %r411, 16777215;
	cvt.rn.f32.u32	%f517, %r412;
	div.approx.ftz.f32 	%f519, %f517, %f329;
	setp.lt.ftz.f32	%p27, %f74, %f519;
	@%p27 bra 	BB3_43;

	rcp.approx.ftz.f32 	%f520, %f74;
	mul.ftz.f32 	%f993, %f993, %f520;
	mul.ftz.f32 	%f994, %f994, %f520;
	mul.ftz.f32 	%f995, %f995, %f520;

BB3_38:
	and.b32  	%r413, %r32, 288;
	setp.ne.s32	%p28, %r413, 256;
	@%p28 bra 	BB3_42;

	and.b32  	%r414, %r32, 16;
	setp.eq.s32	%p29, %r414, 0;
	@%p29 bra 	BB3_41;
	bra.uni 	BB3_40;

BB3_41:
	add.s32 	%r425, %r16, -1;
	max.s32 	%r16, %r425, %r404;
	bra.uni 	BB3_42;

BB3_40:
	add.s32 	%r415, %r16, 1;
	mov.u32 	%r416, 3;
	min.s32 	%r16, %r415, %r416;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r417, %r418, %r419, %r420}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r417, %r418, %r419, %r420};
	ld.local.v4.f32 	{%f521, %f522, %f523, %f524}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f521, %f522, %f523, %f524};
	ld.local.f32 	%f529, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f529;

BB3_42:
	setp.lt.u32	%p30, %r537, %r536;
	@%p30 bra 	BB3_16;

BB3_43:
	ld.local.v4.f32 	{%f1063, %f1064, %f1065, %f533}, [%rd2+-12];
	ld.local.v4.f32 	{%f1060, %f1061, %f1062, %f537}, [%rd2+4];
	setp.lt.s32	%p31, %r537, 2;
	@%p31 bra 	BB3_112;

	ld.local.f32 	%f1031, [%rd2+96];
	setp.geu.ftz.f32	%p32, %f1031, 0f3F800000;
	@%p32 bra 	BB3_112;

	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	mov.f32 	%f541, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f541, %f541};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r429, 0;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f541, %f541};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1028, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f541, %f541, %f541, %f1028};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1028, %f1028, %f1028, %f541};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p33, %r536, 0;
	@%p33 bra 	BB3_46;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f102, [params+76];
	ld.const.v2.u32 	{%r432, %r536}, [params+240];
	ld.const.v2.f32 	{%f549, %f550}, [params+224];
	mov.f32 	%f1030, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f105, [params+232];
	mov.f32 	%f1029, %f1030;
	mov.f32 	%f1028, %f1030;
	mov.f32 	%f1021, %f541;
	mov.f32 	%f1020, %f541;
	mov.f32 	%f1019, %f541;

BB3_48:
	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd2+100];
	neg.ftz.f32 	%f559, %f554;
	neg.ftz.f32 	%f560, %f553;
	neg.ftz.f32 	%f561, %f552;
	st.local.v2.f32 	[%rd2+84], {%f561, %f560};
	st.local.f32 	[%rd2+92], %f559;
	st.local.v2.f32 	[%rd2+132], {%f541, %f541};
	mov.u32 	%r434, 1510874058;
	st.local.u32 	[%rd2+80], %r434;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1014, 0f5A0E1BCA;
	setp.lt.s32	%p34, %r48, 0;
	@%p34 bra 	BB3_53;

	or.b32  	%r435, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r435;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f563, %f564, %f565, %f566}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f571, %f572, %f573, %f574};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f115, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f563, %f564, %f565, %f115};
	st.local.f32 	[%rd2+132], %f566;
	add.s32 	%r436, %r48, -1;
	setp.lt.s32	%p35, %r436, 0;
	@%p35 bra 	BB3_51;

	ld.local.f32 	%f579, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f579;

BB3_51:
	setp.leu.ftz.f32	%p36, %f115, 0f00000000;
	@%p36 bra 	BB3_53;

	ld.local.u32 	%r437, [%rd2];
	mad.lo.s32 	%r438, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r438;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32	%f581, %r439;
	div.approx.ftz.f32 	%f583, %f581, %f329;
	lg2.approx.ftz.f32 	%f584, %f583;
	mul.ftz.f32 	%f585, %f584, 0fBF317218;
	mul.ftz.f32 	%f1014, %f585, %f115;

BB3_53:
	ld.local.v4.f32 	{%f595, %f596, %f597, %f598}, [%rd2+68];
	mov.u32 	%r444, 1;
	mov.u32 	%r447, 2;
	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r449, %rd63;
	cvt.u32.u64	%r450, %rd17;
	mov.u32 	%r452, -1;
	mov.f32 	%f594, 0f00000000;
	// inline asm
	call (%r440, %r441, %r442, %r443), _optix_trace_4, (%rd5, %f595, %f596, %f597, %f599, %f600, %f601, %f102, %f1014, %f594, %r444, %r429, %r429, %r447, %r429, %r449, %r450, %r452, %r452);
	// inline asm
	ld.local.u32 	%r453, [%rd2+16];
	add.s32 	%r56, %r453, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p37, %r453, 0;
	@%p37 bra 	BB3_55;

	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f603;
	add.ftz.f32 	%f1000, %f1000, %f604;
	add.ftz.f32 	%f1001, %f1001, %f605;
	mov.u32 	%r538, %r442;
	mov.u32 	%r539, %r443;

BB3_55:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r454, %r61, 4096;
	setp.eq.s32	%p38, %r454, 0;
	@%p38 bra 	BB3_63;

	and.b32  	%r455, %r61, 512;
	setp.eq.s32	%p39, %r455, 0;
	@%p39 bra 	BB3_59;
	bra.uni 	BB3_57;

BB3_59:
	ld.local.f32 	%f1014, [%rd2+80];
	bra.uni 	BB3_60;

BB3_57:
	st.local.f32 	[%rd2+80], %f1014;
	ld.local.v4.f32 	{%f610, %f611, %f612, %f613}, [%rd2+100];
	ld.local.v4.f32 	{%f617, %f618, %f619, %f620}, [%rd2+68];
	fma.rn.ftz.f32 	%f624, %f1014, %f611, %f618;
	fma.rn.ftz.f32 	%f625, %f1014, %f610, %f617;
	st.local.v2.f32 	[%rd2+68], {%f625, %f624};
	fma.rn.ftz.f32 	%f626, %f1014, %f612, %f619;
	st.local.f32 	[%rd2+76], %f626;
	setp.lt.u32	%p40, %r56, %r536;
	@%p40 bra 	BB3_60;

	ld.local.v4.f32 	{%f627, %f628, %f629, %f630}, [%rd18];
	add.ftz.f32 	%f634, %f550, %f628;
	add.ftz.f32 	%f635, %f549, %f627;
	st.local.v2.f32 	[%rd18], {%f635, %f634};
	add.ftz.f32 	%f636, %f105, %f629;
	st.local.f32 	[%rd2+-20], %f636;

BB3_60:
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd2+36];
	add.ftz.f32 	%f644, %f637, 0f38D1B717;
	add.ftz.f32 	%f645, %f638, 0f38D1B717;
	add.ftz.f32 	%f646, %f639, 0f38D1B717;
	neg.ftz.f32 	%f647, %f1014;
	div.approx.ftz.f32 	%f648, %f647, %f644;
	div.approx.ftz.f32 	%f649, %f647, %f645;
	div.approx.ftz.f32 	%f650, %f647, %f646;
	mul.ftz.f32 	%f651, %f648, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f126, %f651;
	mul.ftz.f32 	%f652, %f649, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f127, %f652;
	mul.ftz.f32 	%f653, %f650, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f128, %f653;
	mul.ftz.f32 	%f1019, %f1019, %f126;
	mul.ftz.f32 	%f1020, %f1020, %f127;
	mul.ftz.f32 	%f1021, %f1021, %f128;
	and.b32  	%r456, %r61, 16777216;
	setp.eq.s32	%p41, %r456, 0;
	@%p41 bra 	BB3_63;

	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd2+-12];
	mul.ftz.f32 	%f661, %f127, %f655;
	mul.ftz.f32 	%f662, %f126, %f654;
	st.local.v2.f32 	[%rd2+-12], {%f662, %f661};
	mul.ftz.f32 	%f663, %f128, %f656;
	st.local.f32 	[%rd2+-4], %f663;
	@%p39 bra 	BB3_63;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB3_63:
	ld.local.v4.f32 	{%f664, %f665, %f666, %f667}, [%rd18];
	fma.rn.ftz.f32 	%f1030, %f1019, %f664, %f1030;
	fma.rn.ftz.f32 	%f1029, %f1020, %f665, %f1029;
	fma.rn.ftz.f32 	%f1028, %f1021, %f666, %f1028;
	setp.lt.s32	%p43, %r64, 0;
	@%p43 bra 	BB3_75;

	ld.local.f32 	%f671, [%rd2+32];
	setp.le.ftz.f32	%p44, %f671, 0f00000000;
	@%p44 bra 	BB3_75;

	ld.local.v2.f32 	{%f672, %f673}, [%rd2+20];
	setp.neu.ftz.f32	%p45, %f672, 0f00000000;
	setp.neu.ftz.f32	%p46, %f673, 0f00000000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB3_67;

	ld.local.f32 	%f674, [%rd2+28];
	setp.eq.ftz.f32	%p48, %f674, 0f00000000;
	@%p48 bra 	BB3_75;

BB3_67:
	mul.ftz.f32 	%f1019, %f1019, %f672;
	mul.ftz.f32 	%f1020, %f1020, %f673;
	ld.local.f32 	%f675, [%rd2+28];
	mul.ftz.f32 	%f1021, %f1021, %f675;
	setp.ge.u32	%p49, %r432, %r56;
	@%p49 bra 	BB3_70;

	max.ftz.f32 	%f676, %f1019, %f1020;
	max.ftz.f32 	%f143, %f676, %f1021;
	ld.local.u32 	%r458, [%rd2];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32	%f677, %r460;
	div.approx.ftz.f32 	%f679, %f677, %f329;
	setp.lt.ftz.f32	%p50, %f143, %f679;
	@%p50 bra 	BB3_75;

	rcp.approx.ftz.f32 	%f680, %f143;
	mul.ftz.f32 	%f1019, %f1019, %f680;
	mul.ftz.f32 	%f1020, %f1020, %f680;
	mul.ftz.f32 	%f1021, %f1021, %f680;

BB3_70:
	and.b32  	%r461, %r64, 288;
	setp.ne.s32	%p51, %r461, 256;
	@%p51 bra 	BB3_74;

	and.b32  	%r462, %r64, 16;
	setp.eq.s32	%p52, %r462, 0;
	@%p52 bra 	BB3_73;
	bra.uni 	BB3_72;

BB3_73:
	add.s32 	%r473, %r48, -1;
	max.s32 	%r48, %r473, %r452;
	bra.uni 	BB3_74;

BB3_72:
	add.s32 	%r463, %r48, 1;
	mov.u32 	%r464, 3;
	min.s32 	%r48, %r463, %r464;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r465, %r466, %r467, %r468}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r465, %r466, %r467, %r468};
	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f681, %f682, %f683, %f684};
	ld.local.f32 	%f689, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f689;

BB3_74:
	setp.lt.u32	%p53, %r56, %r536;
	@%p53 bra 	BB3_48;
	bra.uni 	BB3_75;

BB3_46:
	mov.f32 	%f1029, %f1028;
	mov.f32 	%f1030, %f1028;

BB3_75:
	ld.local.v4.f32 	{%f690, %f691, %f692, %f693}, [%rd2+-12];
	ld.local.v4.f32 	{%f694, %f695, %f696, %f697}, [%rd2+4];
	ld.local.f32 	%f1032, [%rd2+96];
	setp.gt.ftz.f32	%p54, %f1031, %f1032;
	@%p54 bra 	BB3_78;
	bra.uni 	BB3_76;

BB3_78:
	mov.u32 	%r64, 268435456;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1031, %f1031, 0f3F000000;
	bra.uni 	BB3_79;

BB3_76:
	setp.geu.ftz.f32	%p55, %f1031, %f1032;
	@%p55 bra 	BB3_79;

	mov.u32 	%r64, 536870912;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1032, %f1032, 0f3F000000;

BB3_79:
	st.local.v2.f32 	[%rd2+68], {%f27, %f28};
	st.local.f32 	[%rd2+76], %f29;
	mov.f32 	%f701, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f701, %f701};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f30, %f31, %f32, %f379};
	and.b32  	%r478, %r64, 805306368;
	or.b32  	%r98, %r478, 16777216;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f701, %f701};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1056, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f701, %f701, %f701, %f1056};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1056, %f1056, %f1056, %f701};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p56, %r536, 0;
	@%p56 bra 	BB3_80;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f169, [params+76];
	ld.const.v2.u32 	{%r481, %r482}, [params+240];
	ld.const.v2.f32 	{%f709, %f710}, [params+224];
	mov.f32 	%f1058, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f172, [params+232];
	mov.f32 	%f1057, %f1058;
	mov.f32 	%f1056, %f1058;
	mov.f32 	%f1049, %f701;
	mov.f32 	%f1048, %f701;
	mov.f32 	%f1047, %f701;

BB3_82:
	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd2+100];
	neg.ftz.f32 	%f719, %f714;
	neg.ftz.f32 	%f720, %f713;
	neg.ftz.f32 	%f721, %f712;
	st.local.v2.f32 	[%rd2+84], {%f721, %f720};
	st.local.f32 	[%rd2+92], %f719;
	st.local.v2.f32 	[%rd2+132], {%f701, %f701};
	mov.u32 	%r483, 1510874058;
	st.local.u32 	[%rd2+80], %r483;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1042, 0f5A0E1BCA;
	setp.lt.s32	%p57, %r82, 0;
	@%p57 bra 	BB3_87;

	or.b32  	%r484, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r484;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f723, %f724, %f725, %f726}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f731, %f732, %f733, %f734};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f182, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f723, %f724, %f725, %f182};
	st.local.f32 	[%rd2+132], %f726;
	add.s32 	%r485, %r82, -1;
	setp.lt.s32	%p58, %r485, 0;
	@%p58 bra 	BB3_85;

	ld.local.f32 	%f739, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f739;

BB3_85:
	setp.leu.ftz.f32	%p59, %f182, 0f00000000;
	@%p59 bra 	BB3_87;

	ld.local.u32 	%r486, [%rd2];
	mad.lo.s32 	%r487, %r486, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r487;
	and.b32  	%r488, %r487, 16777215;
	cvt.rn.f32.u32	%f741, %r488;
	div.approx.ftz.f32 	%f743, %f741, %f329;
	lg2.approx.ftz.f32 	%f744, %f743;
	mul.ftz.f32 	%f745, %f744, 0fBF317218;
	mul.ftz.f32 	%f1042, %f745, %f182;

BB3_87:
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd2+68];
	mov.u32 	%r493, 1;
	mov.u32 	%r496, 2;
	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r498, %rd93;
	cvt.u32.u64	%r499, %rd17;
	mov.u32 	%r501, -1;
	mov.f32 	%f754, 0f00000000;
	// inline asm
	call (%r489, %r490, %r491, %r492), _optix_trace_4, (%rd7, %f755, %f756, %f757, %f759, %f760, %f761, %f169, %f1042, %f754, %r493, %r429, %r429, %r496, %r429, %r498, %r499, %r501, %r501);
	// inline asm
	ld.local.u32 	%r502, [%rd2+16];
	add.s32 	%r90, %r502, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p60, %r502, 0;
	@%p60 bra 	BB3_89;

	ld.local.v4.f32 	{%f763, %f764, %f765, %f766}, [%rd2+68];
	add.ftz.f32 	%f999, %f999, %f763;
	add.ftz.f32 	%f1000, %f1000, %f764;
	add.ftz.f32 	%f1001, %f1001, %f765;
	mov.u32 	%r538, %r491;
	mov.u32 	%r539, %r492;

BB3_89:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r503, %r95, 4096;
	setp.eq.s32	%p61, %r503, 0;
	@%p61 bra 	BB3_97;

	and.b32  	%r504, %r95, 512;
	setp.eq.s32	%p62, %r504, 0;
	@%p62 bra 	BB3_93;
	bra.uni 	BB3_91;

BB3_93:
	ld.local.f32 	%f1042, [%rd2+80];
	bra.uni 	BB3_94;

BB3_91:
	st.local.f32 	[%rd2+80], %f1042;
	ld.local.v4.f32 	{%f770, %f771, %f772, %f773}, [%rd2+100];
	ld.local.v4.f32 	{%f777, %f778, %f779, %f780}, [%rd2+68];
	fma.rn.ftz.f32 	%f784, %f1042, %f771, %f778;
	fma.rn.ftz.f32 	%f785, %f1042, %f770, %f777;
	st.local.v2.f32 	[%rd2+68], {%f785, %f784};
	fma.rn.ftz.f32 	%f786, %f1042, %f772, %f779;
	st.local.f32 	[%rd2+76], %f786;
	setp.lt.u32	%p63, %r90, %r482;
	@%p63 bra 	BB3_94;

	ld.local.v4.f32 	{%f787, %f788, %f789, %f790}, [%rd18];
	add.ftz.f32 	%f794, %f710, %f788;
	add.ftz.f32 	%f795, %f709, %f787;
	st.local.v2.f32 	[%rd18], {%f795, %f794};
	add.ftz.f32 	%f796, %f172, %f789;
	st.local.f32 	[%rd2+-20], %f796;

BB3_94:
	ld.local.v4.f32 	{%f797, %f798, %f799, %f800}, [%rd2+36];
	add.ftz.f32 	%f804, %f797, 0f38D1B717;
	add.ftz.f32 	%f805, %f798, 0f38D1B717;
	add.ftz.f32 	%f806, %f799, 0f38D1B717;
	neg.ftz.f32 	%f807, %f1042;
	div.approx.ftz.f32 	%f808, %f807, %f804;
	div.approx.ftz.f32 	%f809, %f807, %f805;
	div.approx.ftz.f32 	%f810, %f807, %f806;
	mul.ftz.f32 	%f811, %f808, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f193, %f811;
	mul.ftz.f32 	%f812, %f809, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f194, %f812;
	mul.ftz.f32 	%f813, %f810, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f195, %f813;
	mul.ftz.f32 	%f1047, %f1047, %f193;
	mul.ftz.f32 	%f1048, %f1048, %f194;
	mul.ftz.f32 	%f1049, %f1049, %f195;
	and.b32  	%r505, %r95, 16777216;
	setp.eq.s32	%p64, %r505, 0;
	@%p64 bra 	BB3_97;

	ld.local.v4.f32 	{%f814, %f815, %f816, %f817}, [%rd2+-12];
	mul.ftz.f32 	%f821, %f194, %f815;
	mul.ftz.f32 	%f822, %f193, %f814;
	st.local.v2.f32 	[%rd2+-12], {%f822, %f821};
	mul.ftz.f32 	%f823, %f195, %f816;
	st.local.f32 	[%rd2+-4], %f823;
	@%p62 bra 	BB3_97;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB3_97:
	ld.local.v4.f32 	{%f824, %f825, %f826, %f827}, [%rd18];
	fma.rn.ftz.f32 	%f1058, %f1047, %f824, %f1058;
	fma.rn.ftz.f32 	%f1057, %f1048, %f825, %f1057;
	fma.rn.ftz.f32 	%f1056, %f1049, %f826, %f1056;
	setp.lt.s32	%p66, %r98, 0;
	@%p66 bra 	BB3_109;

	ld.local.f32 	%f831, [%rd2+32];
	setp.le.ftz.f32	%p67, %f831, 0f00000000;
	@%p67 bra 	BB3_109;

	ld.local.v2.f32 	{%f832, %f833}, [%rd2+20];
	setp.neu.ftz.f32	%p68, %f832, 0f00000000;
	setp.neu.ftz.f32	%p69, %f833, 0f00000000;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB3_101;

	ld.local.f32 	%f834, [%rd2+28];
	setp.eq.ftz.f32	%p71, %f834, 0f00000000;
	@%p71 bra 	BB3_109;

BB3_101:
	mul.ftz.f32 	%f1047, %f1047, %f832;
	mul.ftz.f32 	%f1048, %f1048, %f833;
	ld.local.f32 	%f835, [%rd2+28];
	mul.ftz.f32 	%f1049, %f1049, %f835;
	setp.ge.u32	%p72, %r481, %r90;
	@%p72 bra 	BB3_104;

	max.ftz.f32 	%f836, %f1047, %f1048;
	max.ftz.f32 	%f210, %f836, %f1049;
	ld.local.u32 	%r507, [%rd2];
	mad.lo.s32 	%r508, %r507, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r508;
	and.b32  	%r509, %r508, 16777215;
	cvt.rn.f32.u32	%f837, %r509;
	div.approx.ftz.f32 	%f839, %f837, %f329;
	setp.lt.ftz.f32	%p73, %f210, %f839;
	@%p73 bra 	BB3_109;

	rcp.approx.ftz.f32 	%f840, %f210;
	mul.ftz.f32 	%f1047, %f1047, %f840;
	mul.ftz.f32 	%f1048, %f1048, %f840;
	mul.ftz.f32 	%f1049, %f1049, %f840;

BB3_104:
	and.b32  	%r510, %r98, 288;
	setp.ne.s32	%p74, %r510, 256;
	@%p74 bra 	BB3_108;

	and.b32  	%r511, %r98, 16;
	setp.eq.s32	%p75, %r511, 0;
	@%p75 bra 	BB3_107;
	bra.uni 	BB3_106;

BB3_107:
	add.s32 	%r522, %r82, -1;
	max.s32 	%r82, %r522, %r501;
	bra.uni 	BB3_108;

BB3_106:
	add.s32 	%r512, %r82, 1;
	mov.u32 	%r513, 3;
	min.s32 	%r82, %r512, %r513;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r514, %r515, %r516, %r517}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r514, %r515, %r516, %r517};
	ld.local.v4.f32 	{%f841, %f842, %f843, %f844}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f841, %f842, %f843, %f844};
	ld.local.f32 	%f849, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f849;

BB3_108:
	setp.lt.u32	%p76, %r90, %r482;
	@%p76 bra 	BB3_82;
	bra.uni 	BB3_109;

BB3_80:
	mov.f32 	%f1057, %f1056;
	mov.f32 	%f1058, %f1056;

BB3_109:
	ld.local.f32 	%f1059, [%rd2+96];
	setp.eq.ftz.f32	%p77, %f1031, %f1032;
	@%p77 bra 	BB3_111;

	mul.ftz.f32 	%f1059, %f1059, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1059;

BB3_111:
	add.ftz.f32 	%f850, %f1031, %f1032;
	add.ftz.f32 	%f851, %f850, %f1059;
	rcp.approx.ftz.f32 	%f852, %f851;
	mul.ftz.f32 	%f853, %f1030, %f1032;
	fma.rn.ftz.f32 	%f854, %f1002, %f1031, %f853;
	mul.ftz.f32 	%f855, %f1029, %f1032;
	fma.rn.ftz.f32 	%f856, %f1003, %f1031, %f855;
	mul.ftz.f32 	%f857, %f1028, %f1032;
	fma.rn.ftz.f32 	%f858, %f1004, %f1031, %f857;
	fma.rn.ftz.f32 	%f859, %f1058, %f1059, %f854;
	fma.rn.ftz.f32 	%f860, %f1057, %f1059, %f856;
	fma.rn.ftz.f32 	%f861, %f1056, %f1059, %f858;
	mul.ftz.f32 	%f1002, %f852, %f859;
	mul.ftz.f32 	%f1003, %f852, %f860;
	mul.ftz.f32 	%f1004, %f852, %f861;
	mul.ftz.f32 	%f862, %f690, %f1032;
	mul.ftz.f32 	%f863, %f691, %f1032;
	mul.ftz.f32 	%f864, %f692, %f1032;
	fma.rn.ftz.f32 	%f865, %f1063, %f1031, %f862;
	fma.rn.ftz.f32 	%f866, %f1064, %f1031, %f863;
	fma.rn.ftz.f32 	%f867, %f1065, %f1031, %f864;
	ld.local.v4.f32 	{%f868, %f869, %f870, %f871}, [%rd2+-12];
	fma.rn.ftz.f32 	%f875, %f1059, %f868, %f865;
	fma.rn.ftz.f32 	%f876, %f1059, %f869, %f866;
	fma.rn.ftz.f32 	%f877, %f1059, %f870, %f867;
	mul.ftz.f32 	%f1063, %f852, %f875;
	mul.ftz.f32 	%f1064, %f852, %f876;
	mul.ftz.f32 	%f1065, %f852, %f877;
	mul.ftz.f32 	%f878, %f694, %f1032;
	mul.ftz.f32 	%f879, %f695, %f1032;
	mul.ftz.f32 	%f880, %f696, %f1032;
	fma.rn.ftz.f32 	%f881, %f1060, %f1031, %f878;
	fma.rn.ftz.f32 	%f882, %f1061, %f1031, %f879;
	fma.rn.ftz.f32 	%f883, %f1062, %f1031, %f880;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd2+4];
	fma.rn.ftz.f32 	%f891, %f1059, %f884, %f881;
	fma.rn.ftz.f32 	%f892, %f1059, %f885, %f882;
	fma.rn.ftz.f32 	%f893, %f1059, %f886, %f883;
	mul.ftz.f32 	%f1060, %f852, %f891;
	mul.ftz.f32 	%f1061, %f852, %f892;
	mul.ftz.f32 	%f1062, %f852, %f893;
	mul.ftz.f32 	%f999, %f999, 0f3EAAAAAB;
	mul.ftz.f32 	%f1000, %f1000, 0f3EAAAAAB;
	mul.ftz.f32 	%f1001, %f1001, 0f3EAAAAAB;

BB3_112:
	mul.ftz.f32 	%f898, %f1061, %f1061;
	fma.rn.ftz.f32 	%f899, %f1060, %f1060, %f898;
	fma.rn.ftz.f32 	%f900, %f1062, %f1062, %f899;
	rsqrt.approx.ftz.f32 	%f901, %f900;
	mul.ftz.f32 	%f250, %f1060, %f901;
	mul.ftz.f32 	%f251, %f1061, %f901;
	mul.ftz.f32 	%f252, %f1062, %f901;
	abs.ftz.f32 	%f902, %f1002;
	setp.gtu.ftz.f32	%p78, %f902, 0f7F800000;
	abs.ftz.f32 	%f903, %f1003;
	setp.gtu.ftz.f32	%p79, %f903, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	abs.ftz.f32 	%f904, %f1004;
	setp.gtu.ftz.f32	%p81, %f904, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f902, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f903, 0f7F800000;
	or.pred  	%p86, %p84, %p85;
	setp.eq.ftz.f32	%p87, %f904, 0f7F800000;
	or.pred  	%p1, %p86, %p87;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p88, %r106, 0;
	mov.f32 	%f1072, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1073, %f1072;
	mov.f32 	%f1074, %f1072;
	mov.f32 	%f1075, %f1072;
	@%p88 bra 	BB3_114;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1072, %f1073, %f1074, %f1075}, [%rd111];

BB3_114:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f909, 0f00000000, %f1002, %p1;
	selp.f32	%f910, 0f00000000, %f1003, %p1;
	selp.f32	%f911, 0f00000000, %f1004, %p1;
	selp.f32	%f912, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f913, %f912, %f1075;
	add.ftz.f32 	%f914, %f911, %f1074;
	add.ftz.f32 	%f915, %f910, %f1073;
	add.ftz.f32 	%f916, %f909, %f1072;
	st.global.v4.f32 	[%rd114], {%f916, %f915, %f914, %f913};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p89, %rd11, 0;
	@%p89 bra 	BB3_118;

	abs.ftz.f32 	%f921, %f1063;
	setp.gtu.ftz.f32	%p91, %f921, 0f7F800000;
	abs.ftz.f32 	%f922, %f1064;
	setp.gtu.ftz.f32	%p92, %f922, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	abs.ftz.f32 	%f923, %f1065;
	setp.gtu.ftz.f32	%p94, %f923, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f921, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f922, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	setp.eq.ftz.f32	%p100, %f923, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	selp.f32	%f261, 0f00000000, %f1063, %p101;
	selp.f32	%f262, 0f00000000, %f1064, %p101;
	selp.f32	%f263, 0f00000000, %f1065, %p101;
	mov.f32 	%f1076, 0f00000000;
	mov.f32 	%f1077, %f1076;
	mov.f32 	%f1078, %f1076;
	mov.f32 	%f1079, %f1076;
	@%p88 bra 	BB3_117;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1076, %f1077, %f1078, %f927}, [%rd117];
	add.ftz.f32 	%f1079, %f927, 0f00000000;

BB3_117:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f929, %f263, %f1078;
	add.ftz.f32 	%f930, %f262, %f1077;
	add.ftz.f32 	%f931, %f261, %f1076;
	st.global.v4.f32 	[%rd120], {%f931, %f930, %f929, %f1079};

BB3_118:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p102, %rd12, 0;
	@%p102 bra 	BB3_122;

	abs.ftz.f32 	%f936, %f250;
	setp.gtu.ftz.f32	%p104, %f936, 0f7F800000;
	abs.ftz.f32 	%f937, %f251;
	setp.gtu.ftz.f32	%p105, %f937, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	abs.ftz.f32 	%f938, %f252;
	setp.gtu.ftz.f32	%p107, %f938, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f936, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f937, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	setp.eq.ftz.f32	%p113, %f938, 0f7F800000;
	or.pred  	%p114, %p112, %p113;
	selp.f32	%f272, 0f00000000, %f250, %p114;
	selp.f32	%f273, 0f00000000, %f251, %p114;
	selp.f32	%f274, 0f00000000, %f252, %p114;
	mov.f32 	%f1080, 0f00000000;
	mov.f32 	%f1081, %f1080;
	mov.f32 	%f1082, %f1080;
	mov.f32 	%f1083, %f1080;
	@%p88 bra 	BB3_121;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1080, %f1081, %f1082, %f942}, [%rd123];
	add.ftz.f32 	%f1083, %f942, 0f00000000;

BB3_121:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f944, %f274, %f1082;
	add.ftz.f32 	%f945, %f273, %f1081;
	add.ftz.f32 	%f946, %f272, %f1080;
	st.global.v4.f32 	[%rd126], {%f946, %f945, %f944, %f1083};

BB3_122:
	setp.lt.u64	%p115, %rd9, 4294967296;
	@%p115 bra 	BB3_124;

	not.b32 	%r524, %r113;
	add.s32 	%r525, %r111, %r524;
	mad.lo.s32 	%r526, %r525, %r110, %r112;
	ld.const.v2.f32 	{%f947, %f948}, [params+80];
	sub.ftz.f32 	%f951, %f999, %f947;
	sub.ftz.f32 	%f952, %f1000, %f948;
	ld.const.f32 	%f953, [params+88];
	sub.ftz.f32 	%f954, %f1001, %f953;
	mul.ftz.f32 	%f955, %f952, %f952;
	fma.rn.ftz.f32 	%f956, %f951, %f951, %f955;
	fma.rn.ftz.f32 	%f957, %f954, %f954, %f956;
	sqrt.approx.ftz.f32 	%f958, %f957;
	ld.const.v2.f32 	{%f959, %f960}, [params+176];
	mul.ftz.f32 	%f963, %f30, %f959;
	mul.ftz.f32 	%f964, %f31, %f960;
	neg.ftz.f32 	%f965, %f964;
	sub.ftz.f32 	%f966, %f965, %f963;
	ld.const.f32 	%f967, [params+184];
	mul.ftz.f32 	%f968, %f32, %f967;
	sub.ftz.f32 	%f969, %f966, %f968;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r526, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f970, %f958, %f969;
	st.global.v4.f32 	[%rd130], {%f999, %f1000, %f1001, %f970};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r526, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r538, %r539};

BB3_124:
	ret;
}

	// .globl	__raygen__thinlens_chroma_camera
.visible .entry __raygen__thinlens_chroma_camera(

)
{
	.local .align 16 .b8 	__local_depot4[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .f32 	%f<1103>;
	.reg .b32 	%r<568>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB4_128;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r530, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r530;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f987, 0f3F000000;
	@%p5 bra 	BB4_2;

	mad.lo.s32 	%r368, %r530, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f294, %r369;
	mov.f32 	%f295, 0f4B800000;
	div.approx.ftz.f32 	%f987, %f294, %f295;
	mad.lo.s32 	%r530, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r530;
	and.b32  	%r370, %r530, 16777215;
	cvt.rn.f32.u32	%f296, %r370;
	div.approx.ftz.f32 	%f988, %f296, %f295;
	bra.uni 	BB4_4;

BB4_2:
	mov.f32 	%f988, %f987;

BB4_4:
	cvt.rn.f32.s32	%f297, %r112;
	add.ftz.f32 	%f298, %f297, %f987;
	cvt.rn.f32.s32	%f299, %r113;
	add.ftz.f32 	%f300, %f299, %f988;
	mad.lo.s32 	%r371, %r530, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f301, %r372;
	mov.f32 	%f302, 0f4B800000;
	div.approx.ftz.f32 	%f303, %f301, %f302;
	add.ftz.f32 	%f5, %f303, %f303;
	add.ftz.f32 	%f6, %f5, 0fBF800000;
	ld.const.f32 	%f304, [params+188];
	mul.ftz.f32 	%f305, %f304, %f6;
	ld.const.f32 	%f306, [params+236];
	mul.ftz.f32 	%f307, %f306, %f6;
	mov.f32 	%f308, 0f3F800000;
	sub.ftz.f32 	%f309, %f308, %f305;
	sub.ftz.f32 	%f310, %f308, %f307;
	cvt.rn.f32.s32	%f311, %r110;
	div.approx.ftz.f32 	%f312, %f298, %f311;
	cvt.rn.f32.s32	%f313, %r111;
	div.approx.ftz.f32 	%f314, %f300, %f313;
	fma.rn.ftz.f32 	%f315, %f312, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f316, %f314, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f317, %f310, %f315;
	mul.ftz.f32 	%f318, %f310, %f316;
	ld.const.v2.f32 	{%f319, %f320}, [params+80];
	ld.const.v2.f32 	{%f321, %f322}, [params+88];
	ld.const.v2.f32 	{%f324, %f325}, [params+96];
	ld.const.v2.f32 	{%f328, %f329}, [params+104];
	ld.const.v2.f32 	{%f330, %f331}, [params+112];
	mul.ftz.f32 	%f334, %f318, %f330;
	mul.ftz.f32 	%f335, %f318, %f331;
	ld.const.f32 	%f336, [params+120];
	mul.ftz.f32 	%f337, %f318, %f336;
	fma.rn.ftz.f32 	%f338, %f324, %f317, %f334;
	fma.rn.ftz.f32 	%f339, %f317, %f325, %f335;
	fma.rn.ftz.f32 	%f340, %f317, %f328, %f337;
	ld.const.v2.f32 	{%f341, %f342}, [params+128];
	add.ftz.f32 	%f345, %f338, %f341;
	add.ftz.f32 	%f346, %f339, %f342;
	ld.const.f32 	%f347, [params+136];
	add.ftz.f32 	%f348, %f340, %f347;
	mul.ftz.f32 	%f349, %f309, %f322;
	fma.rn.ftz.f32 	%f12, %f345, %f349, %f319;
	fma.rn.ftz.f32 	%f13, %f346, %f349, %f320;
	fma.rn.ftz.f32 	%f14, %f348, %f349, %f321;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f350, %r374;
	div.approx.ftz.f32 	%f351, %f350, %f302;
	mad.lo.s32 	%r375, %r373, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r375;
	and.b32  	%r376, %r375, 16777215;
	cvt.rn.f32.u32	%f352, %r376;
	div.approx.ftz.f32 	%f353, %f352, %f302;
	fma.rn.ftz.f32 	%f15, %f351, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f994, %f353, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f354, %f994;
	setp.gt.ftz.f32	%p6, %f15, %f354;
	@%p6 bra 	BB4_10;
	bra.uni 	BB4_5;

BB4_10:
	setp.gt.ftz.f32	%p9, %f15, %f994;
	@%p9 bra 	BB4_12;
	bra.uni 	BB4_11;

BB4_12:
	div.approx.ftz.f32 	%f991, %f994, %f15;
	mov.f32 	%f994, %f15;
	bra.uni 	BB4_13;

BB4_5:
	setp.lt.ftz.f32	%p7, %f15, %f994;
	@%p7 bra 	BB4_8;
	bra.uni 	BB4_6;

BB4_8:
	div.approx.ftz.f32 	%f359, %f994, %f15;
	add.ftz.f32 	%f360, %f359, 0f40800000;
	mul.ftz.f32 	%f989, %f360, 0f3F490FDB;
	mov.f32 	%f994, %f15;
	bra.uni 	BB4_9;

BB4_11:
	div.approx.ftz.f32 	%f361, %f15, %f994;
	mov.f32 	%f362, 0f40000000;
	sub.ftz.f32 	%f991, %f362, %f361;

BB4_13:
	mul.ftz.f32 	%f989, %f991, 0f3F490FDB;
	bra.uni 	BB4_14;

BB4_6:
	mov.f32 	%f989, 0f00000000;
	setp.eq.ftz.f32	%p8, %f994, 0f00000000;
	@%p8 bra 	BB4_9;

	div.approx.ftz.f32 	%f356, %f15, %f994;
	mov.f32 	%f357, 0f40C00000;
	sub.ftz.f32 	%f358, %f357, %f356;
	mul.ftz.f32 	%f989, %f358, 0f3F490FDB;

BB4_9:
	neg.ftz.f32 	%f994, %f994;

BB4_14:
	sub.ftz.f32 	%f364, %f308, %f329;
	fma.rn.ftz.f32 	%f365, %f364, %f994, %f329;
	cos.approx.ftz.f32 	%f366, %f989;
	mul.ftz.f32 	%f367, %f366, %f365;
	sin.approx.ftz.f32 	%f368, %f989;
	mul.ftz.f32 	%f369, %f365, %f368;
	ld.const.v2.f32 	{%f370, %f371}, [params+144];
	ld.const.f32 	%f374, [params+152];
	ld.const.v2.f32 	{%f375, %f376}, [params+160];
	mul.ftz.f32 	%f379, %f369, %f375;
	mul.ftz.f32 	%f380, %f369, %f376;
	ld.const.f32 	%f381, [params+168];
	mul.ftz.f32 	%f382, %f369, %f381;
	fma.rn.ftz.f32 	%f383, %f367, %f370, %f379;
	fma.rn.ftz.f32 	%f384, %f367, %f371, %f380;
	fma.rn.ftz.f32 	%f385, %f367, %f374, %f382;
	ld.const.f32 	%f386, [params+124];
	fma.rn.ftz.f32 	%f29, %f386, %f383, %f319;
	fma.rn.ftz.f32 	%f30, %f386, %f384, %f320;
	fma.rn.ftz.f32 	%f31, %f386, %f385, %f321;
	sub.ftz.f32 	%f387, %f12, %f29;
	sub.ftz.f32 	%f388, %f13, %f30;
	sub.ftz.f32 	%f389, %f14, %f31;
	mul.ftz.f32 	%f390, %f388, %f388;
	fma.rn.ftz.f32 	%f391, %f387, %f387, %f390;
	fma.rn.ftz.f32 	%f392, %f389, %f389, %f391;
	rsqrt.approx.ftz.f32 	%f393, %f392;
	mul.ftz.f32 	%f32, %f393, %f387;
	mul.ftz.f32 	%f33, %f393, %f388;
	mul.ftz.f32 	%f34, %f393, %f389;
	mov.u32 	%r555, 268435456;
	st.local.u32 	[%rd2+-16], %r555;
	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+100], {%f32, %f33};
	st.local.f32 	[%rd2+108], %f34;
	setp.gt.ftz.f32	%p10, %f5, 0f3F800000;
	@%p10 bra 	BB4_16;
	bra.uni 	BB4_15;

BB4_16:
	add.ftz.f32 	%f398, %f6, %f6;
	mov.f32 	%f399, 0f40000000;
	sub.ftz.f32 	%f1067, %f399, %f398;
	add.ftz.f32 	%f1068, %f398, %f398;
	mov.f32 	%f1066, 0f00000000;
	bra.uni 	BB4_17;

BB4_15:
	add.ftz.f32 	%f1067, %f5, %f5;
	mov.f32 	%f395, 0f40000000;
	sub.ftz.f32 	%f396, %f395, %f1067;
	add.ftz.f32 	%f1066, %f396, %f396;
	mov.f32 	%f1068, 0f00000000;

BB4_17:
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.f32 	[%rd2+112], %f5;
	mov.u32 	%r32, 285212672;
	mov.u32 	%r540, 0;
	st.local.v4.u32 	[%rd18], {%r540, %r540, %r540, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	mov.u32 	%r382, 1065353216;
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1018, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1018};
	st.local.u32 	[%rd2+48], %r540;
	st.local.v4.f32 	[%rd2+116], {%f1018, %f1018, %f1018, %f308};
	st.local.v4.u32 	[%rd2+4], {%r540, %r540, %r382, %r540};
	st.local.u32 	[%rd2+96], %r382;
	ld.const.u32 	%r539, [params+244];
	setp.eq.s32	%p11, %r539, 0;
	mov.u32 	%r541, -1;
	mov.u32 	%r542, %r541;
	mov.f32 	%f1019, %f1018;
	mov.f32 	%f1020, %f1018;
	mov.f32 	%f1021, %f1018;
	mov.f32 	%f1022, %f1018;
	mov.f32 	%f1023, %f1018;
	@%p11 bra 	BB4_46;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f42, [params+76];
	ld.const.v2.u32 	{%r387, %r539}, [params+240];
	ld.const.v2.f32 	{%f413, %f414}, [params+224];
	mov.u32 	%r16, -1;
	mov.f32 	%f1023, 0f00000000;
	ld.const.f32 	%f45, [params+232];
	mov.f32 	%f1014, %f1068;
	mov.f32 	%f1013, %f1067;
	mov.f32 	%f1012, %f1066;
	mov.f32 	%f1022, %f1023;
	mov.f32 	%f1021, %f1023;
	mov.f32 	%f1020, %f1023;
	mov.f32 	%f1019, %f1023;
	mov.f32 	%f1018, %f1023;
	mov.u32 	%r542, %r16;
	mov.u32 	%r541, %r16;

BB4_19:
	ld.local.v4.f32 	{%f416, %f417, %f418, %f419}, [%rd2+100];
	neg.ftz.f32 	%f423, %f418;
	neg.ftz.f32 	%f424, %f417;
	neg.ftz.f32 	%f425, %f416;
	st.local.v2.f32 	[%rd2+84], {%f425, %f424};
	st.local.f32 	[%rd2+92], %f423;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r389, 1510874058;
	st.local.u32 	[%rd2+80], %r389;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f1007, 0f5A0E1BCA;
	setp.lt.s32	%p12, %r16, 0;
	@%p12 bra 	BB4_24;

	or.b32  	%r390, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r390;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f427, %f428, %f429, %f430}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f435, %f436, %f437, %f438}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f435, %f436, %f437, %f438};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f55, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f427, %f428, %f429, %f55};
	st.local.f32 	[%rd2+132], %f430;
	add.s32 	%r391, %r16, -1;
	setp.lt.s32	%p13, %r391, 0;
	@%p13 bra 	BB4_22;

	ld.local.f32 	%f443, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f443;

BB4_22:
	setp.leu.ftz.f32	%p14, %f55, 0f00000000;
	@%p14 bra 	BB4_24;

	ld.local.u32 	%r392, [%rd2];
	mad.lo.s32 	%r393, %r392, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r393;
	and.b32  	%r394, %r393, 16777215;
	cvt.rn.f32.u32	%f445, %r394;
	div.approx.ftz.f32 	%f447, %f445, %f302;
	lg2.approx.ftz.f32 	%f448, %f447;
	mul.ftz.f32 	%f449, %f448, 0fBF317218;
	mul.ftz.f32 	%f1007, %f449, %f55;

BB4_24:
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd2+68];
	mov.u32 	%r403, 0;
	mov.u32 	%r399, 1;
	mov.u32 	%r402, 2;
	ld.local.v4.f32 	{%f463, %f464, %f465, %f466}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r404, %rd33;
	cvt.u32.u64	%r405, %rd17;
	mov.u32 	%r407, -1;
	mov.f32 	%f458, 0f00000000;
	// inline asm
	call (%r395, %r396, %r397, %r398), _optix_trace_4, (%rd3, %f459, %f460, %f461, %f463, %f464, %f465, %f42, %f1007, %f458, %r399, %r403, %r403, %r402, %r403, %r404, %r405, %r407, %r407);
	// inline asm
	ld.local.u32 	%r408, [%rd2+16];
	add.s32 	%r540, %r408, 1;
	st.local.u32 	[%rd2+16], %r540;
	setp.ne.s32	%p15, %r408, 0;
	@%p15 bra 	BB4_26;

	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f467;
	add.ftz.f32 	%f1019, %f1019, %f468;
	add.ftz.f32 	%f1020, %f1020, %f469;
	mov.u32 	%r541, %r397;
	mov.u32 	%r542, %r398;

BB4_26:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r409, %r29, 4096;
	setp.eq.s32	%p16, %r409, 0;
	@%p16 bra 	BB4_34;

	and.b32  	%r410, %r29, 512;
	setp.eq.s32	%p17, %r410, 0;
	@%p17 bra 	BB4_30;
	bra.uni 	BB4_28;

BB4_30:
	ld.local.f32 	%f1007, [%rd2+80];
	bra.uni 	BB4_31;

BB4_28:
	st.local.f32 	[%rd2+80], %f1007;
	ld.local.v4.f32 	{%f474, %f475, %f476, %f477}, [%rd2+100];
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd2+68];
	fma.rn.ftz.f32 	%f488, %f1007, %f475, %f482;
	fma.rn.ftz.f32 	%f489, %f1007, %f474, %f481;
	st.local.v2.f32 	[%rd2+68], {%f489, %f488};
	fma.rn.ftz.f32 	%f490, %f1007, %f476, %f483;
	st.local.f32 	[%rd2+76], %f490;
	setp.lt.u32	%p18, %r540, %r539;
	@%p18 bra 	BB4_31;

	ld.local.v4.f32 	{%f491, %f492, %f493, %f494}, [%rd18];
	add.ftz.f32 	%f498, %f414, %f492;
	add.ftz.f32 	%f499, %f413, %f491;
	st.local.v2.f32 	[%rd18], {%f499, %f498};
	add.ftz.f32 	%f500, %f45, %f493;
	st.local.f32 	[%rd2+-20], %f500;

BB4_31:
	ld.local.v4.f32 	{%f501, %f502, %f503, %f504}, [%rd2+36];
	add.ftz.f32 	%f508, %f501, 0f38D1B717;
	add.ftz.f32 	%f509, %f502, 0f38D1B717;
	add.ftz.f32 	%f510, %f503, 0f38D1B717;
	neg.ftz.f32 	%f511, %f1007;
	div.approx.ftz.f32 	%f512, %f511, %f508;
	div.approx.ftz.f32 	%f513, %f511, %f509;
	div.approx.ftz.f32 	%f514, %f511, %f510;
	mul.ftz.f32 	%f515, %f512, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f66, %f515;
	mul.ftz.f32 	%f516, %f513, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f67, %f516;
	mul.ftz.f32 	%f517, %f514, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f68, %f517;
	mul.ftz.f32 	%f1012, %f1012, %f66;
	mul.ftz.f32 	%f1013, %f1013, %f67;
	mul.ftz.f32 	%f1014, %f1014, %f68;
	and.b32  	%r411, %r29, 16777216;
	setp.eq.s32	%p19, %r411, 0;
	@%p19 bra 	BB4_34;

	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd2+-12];
	mul.ftz.f32 	%f525, %f67, %f519;
	mul.ftz.f32 	%f526, %f66, %f518;
	st.local.v2.f32 	[%rd2+-12], {%f526, %f525};
	mul.ftz.f32 	%f527, %f68, %f520;
	st.local.f32 	[%rd2+-4], %f527;
	@%p17 bra 	BB4_34;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB4_34:
	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd18];
	fma.rn.ftz.f32 	%f1021, %f1012, %f528, %f1021;
	fma.rn.ftz.f32 	%f1022, %f1013, %f529, %f1022;
	fma.rn.ftz.f32 	%f1023, %f1014, %f530, %f1023;
	setp.lt.s32	%p21, %r32, 0;
	@%p21 bra 	BB4_46;

	ld.local.f32 	%f535, [%rd2+32];
	setp.le.ftz.f32	%p22, %f535, 0f00000000;
	@%p22 bra 	BB4_46;

	ld.local.v2.f32 	{%f536, %f537}, [%rd2+20];
	setp.neu.ftz.f32	%p23, %f536, 0f00000000;
	setp.neu.ftz.f32	%p24, %f537, 0f00000000;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	BB4_38;

	ld.local.f32 	%f538, [%rd2+28];
	setp.eq.ftz.f32	%p26, %f538, 0f00000000;
	@%p26 bra 	BB4_46;

BB4_38:
	mul.ftz.f32 	%f1012, %f1012, %f536;
	mul.ftz.f32 	%f1013, %f1013, %f537;
	ld.local.f32 	%f539, [%rd2+28];
	mul.ftz.f32 	%f1014, %f1014, %f539;
	setp.ge.u32	%p27, %r387, %r540;
	@%p27 bra 	BB4_41;

	max.ftz.f32 	%f540, %f1012, %f1013;
	max.ftz.f32 	%f83, %f540, %f1014;
	ld.local.u32 	%r413, [%rd2];
	mad.lo.s32 	%r414, %r413, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r414;
	and.b32  	%r415, %r414, 16777215;
	cvt.rn.f32.u32	%f541, %r415;
	div.approx.ftz.f32 	%f543, %f541, %f302;
	setp.lt.ftz.f32	%p28, %f83, %f543;
	@%p28 bra 	BB4_46;

	rcp.approx.ftz.f32 	%f544, %f83;
	mul.ftz.f32 	%f1012, %f1012, %f544;
	mul.ftz.f32 	%f1013, %f1013, %f544;
	mul.ftz.f32 	%f1014, %f1014, %f544;

BB4_41:
	and.b32  	%r416, %r32, 288;
	setp.ne.s32	%p29, %r416, 256;
	@%p29 bra 	BB4_45;

	and.b32  	%r417, %r32, 16;
	setp.eq.s32	%p30, %r417, 0;
	@%p30 bra 	BB4_44;
	bra.uni 	BB4_43;

BB4_44:
	add.s32 	%r428, %r16, -1;
	max.s32 	%r16, %r428, %r407;
	bra.uni 	BB4_45;

BB4_43:
	add.s32 	%r418, %r16, 1;
	mov.u32 	%r419, 3;
	min.s32 	%r16, %r418, %r419;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r420, %r421, %r422, %r423}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r420, %r421, %r422, %r423};
	ld.local.v4.f32 	{%f545, %f546, %f547, %f548}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f545, %f546, %f547, %f548};
	ld.local.f32 	%f553, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f553;

BB4_45:
	setp.lt.u32	%p31, %r540, %r539;
	@%p31 bra 	BB4_19;

BB4_46:
	ld.local.v4.f32 	{%f1082, %f1083, %f1084, %f557}, [%rd2+-12];
	ld.local.v4.f32 	{%f1079, %f1080, %f1081, %f561}, [%rd2+4];
	setp.lt.s32	%p32, %r540, 2;
	@%p32 bra 	BB4_116;

	ld.local.f32 	%f1050, [%rd2+96];
	setp.geu.ftz.f32	%p33, %f1050, 0f3F800000;
	@%p33 bra 	BB4_116;

	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.v4.f32 	[%rd2+100], {%f32, %f33, %f34, %f5};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r431, 0;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1047, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1047};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1047, %f1047, %f1047, %f308};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p34, %r539, 0;
	@%p34 bra 	BB4_49;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f111, [params+76];
	ld.const.v2.u32 	{%r435, %r539}, [params+240];
	ld.const.v2.f32 	{%f569, %f570}, [params+224];
	mov.f32 	%f1049, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f114, [params+232];
	mov.f32 	%f1048, %f1049;
	mov.f32 	%f1047, %f1049;
	mov.f32 	%f1040, %f1068;
	mov.f32 	%f1039, %f1067;
	mov.f32 	%f1038, %f1066;

BB4_51:
	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd2+100];
	neg.ftz.f32 	%f579, %f574;
	neg.ftz.f32 	%f580, %f573;
	neg.ftz.f32 	%f581, %f572;
	st.local.v2.f32 	[%rd2+84], {%f581, %f580};
	st.local.f32 	[%rd2+92], %f579;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r437, 1510874058;
	st.local.u32 	[%rd2+80], %r437;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1033, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r48, 0;
	@%p35 bra 	BB4_56;

	or.b32  	%r438, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r438;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f591, %f592, %f593, %f594};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f124, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f583, %f584, %f585, %f124};
	st.local.f32 	[%rd2+132], %f586;
	add.s32 	%r439, %r48, -1;
	setp.lt.s32	%p36, %r439, 0;
	@%p36 bra 	BB4_54;

	ld.local.f32 	%f599, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f599;

BB4_54:
	setp.leu.ftz.f32	%p37, %f124, 0f00000000;
	@%p37 bra 	BB4_56;

	ld.local.u32 	%r440, [%rd2];
	mad.lo.s32 	%r441, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r441;
	and.b32  	%r442, %r441, 16777215;
	cvt.rn.f32.u32	%f601, %r442;
	div.approx.ftz.f32 	%f603, %f601, %f302;
	lg2.approx.ftz.f32 	%f604, %f603;
	mul.ftz.f32 	%f605, %f604, 0fBF317218;
	mul.ftz.f32 	%f1033, %f605, %f124;

BB4_56:
	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd2+68];
	mov.u32 	%r447, 1;
	mov.u32 	%r450, 2;
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r452, %rd63;
	cvt.u32.u64	%r453, %rd17;
	mov.u32 	%r455, -1;
	mov.f32 	%f614, 0f00000000;
	// inline asm
	call (%r443, %r444, %r445, %r446), _optix_trace_4, (%rd5, %f615, %f616, %f617, %f619, %f620, %f621, %f111, %f1033, %f614, %r447, %r431, %r431, %r450, %r431, %r452, %r453, %r455, %r455);
	// inline asm
	ld.local.u32 	%r456, [%rd2+16];
	add.s32 	%r56, %r456, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p38, %r456, 0;
	@%p38 bra 	BB4_58;

	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f623;
	add.ftz.f32 	%f1019, %f1019, %f624;
	add.ftz.f32 	%f1020, %f1020, %f625;
	mov.u32 	%r541, %r445;
	mov.u32 	%r542, %r446;

BB4_58:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r457, %r61, 4096;
	setp.eq.s32	%p39, %r457, 0;
	@%p39 bra 	BB4_66;

	and.b32  	%r458, %r61, 512;
	setp.eq.s32	%p40, %r458, 0;
	@%p40 bra 	BB4_62;
	bra.uni 	BB4_60;

BB4_62:
	ld.local.f32 	%f1033, [%rd2+80];
	bra.uni 	BB4_63;

BB4_60:
	st.local.f32 	[%rd2+80], %f1033;
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd2+100];
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd2+68];
	fma.rn.ftz.f32 	%f644, %f1033, %f631, %f638;
	fma.rn.ftz.f32 	%f645, %f1033, %f630, %f637;
	st.local.v2.f32 	[%rd2+68], {%f645, %f644};
	fma.rn.ftz.f32 	%f646, %f1033, %f632, %f639;
	st.local.f32 	[%rd2+76], %f646;
	setp.lt.u32	%p41, %r56, %r539;
	@%p41 bra 	BB4_63;

	ld.local.v4.f32 	{%f647, %f648, %f649, %f650}, [%rd18];
	add.ftz.f32 	%f654, %f570, %f648;
	add.ftz.f32 	%f655, %f569, %f647;
	st.local.v2.f32 	[%rd18], {%f655, %f654};
	add.ftz.f32 	%f656, %f114, %f649;
	st.local.f32 	[%rd2+-20], %f656;

BB4_63:
	ld.local.v4.f32 	{%f657, %f658, %f659, %f660}, [%rd2+36];
	add.ftz.f32 	%f664, %f657, 0f38D1B717;
	add.ftz.f32 	%f665, %f658, 0f38D1B717;
	add.ftz.f32 	%f666, %f659, 0f38D1B717;
	neg.ftz.f32 	%f667, %f1033;
	div.approx.ftz.f32 	%f668, %f667, %f664;
	div.approx.ftz.f32 	%f669, %f667, %f665;
	div.approx.ftz.f32 	%f670, %f667, %f666;
	mul.ftz.f32 	%f671, %f668, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f135, %f671;
	mul.ftz.f32 	%f672, %f669, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f136, %f672;
	mul.ftz.f32 	%f673, %f670, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f137, %f673;
	mul.ftz.f32 	%f1038, %f1038, %f135;
	mul.ftz.f32 	%f1039, %f1039, %f136;
	mul.ftz.f32 	%f1040, %f1040, %f137;
	and.b32  	%r459, %r61, 16777216;
	setp.eq.s32	%p42, %r459, 0;
	@%p42 bra 	BB4_66;

	ld.local.v4.f32 	{%f674, %f675, %f676, %f677}, [%rd2+-12];
	mul.ftz.f32 	%f681, %f136, %f675;
	mul.ftz.f32 	%f682, %f135, %f674;
	st.local.v2.f32 	[%rd2+-12], {%f682, %f681};
	mul.ftz.f32 	%f683, %f137, %f676;
	st.local.f32 	[%rd2+-4], %f683;
	@%p40 bra 	BB4_66;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB4_66:
	ld.local.v4.f32 	{%f684, %f685, %f686, %f687}, [%rd18];
	fma.rn.ftz.f32 	%f1049, %f1038, %f684, %f1049;
	fma.rn.ftz.f32 	%f1048, %f1039, %f685, %f1048;
	fma.rn.ftz.f32 	%f1047, %f1040, %f686, %f1047;
	setp.lt.s32	%p44, %r64, 0;
	@%p44 bra 	BB4_78;

	ld.local.f32 	%f691, [%rd2+32];
	setp.le.ftz.f32	%p45, %f691, 0f00000000;
	@%p45 bra 	BB4_78;

	ld.local.v2.f32 	{%f692, %f693}, [%rd2+20];
	setp.neu.ftz.f32	%p46, %f692, 0f00000000;
	setp.neu.ftz.f32	%p47, %f693, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB4_70;

	ld.local.f32 	%f694, [%rd2+28];
	setp.eq.ftz.f32	%p49, %f694, 0f00000000;
	@%p49 bra 	BB4_78;

BB4_70:
	mul.ftz.f32 	%f1038, %f1038, %f692;
	mul.ftz.f32 	%f1039, %f1039, %f693;
	ld.local.f32 	%f695, [%rd2+28];
	mul.ftz.f32 	%f1040, %f1040, %f695;
	setp.ge.u32	%p50, %r435, %r56;
	@%p50 bra 	BB4_73;

	max.ftz.f32 	%f696, %f1038, %f1039;
	max.ftz.f32 	%f152, %f696, %f1040;
	ld.local.u32 	%r461, [%rd2];
	mad.lo.s32 	%r462, %r461, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r462;
	and.b32  	%r463, %r462, 16777215;
	cvt.rn.f32.u32	%f697, %r463;
	div.approx.ftz.f32 	%f699, %f697, %f302;
	setp.lt.ftz.f32	%p51, %f152, %f699;
	@%p51 bra 	BB4_78;

	rcp.approx.ftz.f32 	%f700, %f152;
	mul.ftz.f32 	%f1038, %f1038, %f700;
	mul.ftz.f32 	%f1039, %f1039, %f700;
	mul.ftz.f32 	%f1040, %f1040, %f700;

BB4_73:
	and.b32  	%r464, %r64, 288;
	setp.ne.s32	%p52, %r464, 256;
	@%p52 bra 	BB4_77;

	and.b32  	%r465, %r64, 16;
	setp.eq.s32	%p53, %r465, 0;
	@%p53 bra 	BB4_76;
	bra.uni 	BB4_75;

BB4_76:
	add.s32 	%r476, %r48, -1;
	max.s32 	%r48, %r476, %r455;
	bra.uni 	BB4_77;

BB4_75:
	add.s32 	%r466, %r48, 1;
	mov.u32 	%r467, 3;
	min.s32 	%r48, %r466, %r467;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r468, %r469, %r470, %r471}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r468, %r469, %r470, %r471};
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f701, %f702, %f703, %f704};
	ld.local.f32 	%f709, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f709;

BB4_77:
	setp.lt.u32	%p54, %r56, %r539;
	@%p54 bra 	BB4_51;
	bra.uni 	BB4_78;

BB4_49:
	mov.f32 	%f1048, %f1047;
	mov.f32 	%f1049, %f1047;

BB4_78:
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd2+-12];
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd2+4];
	ld.local.f32 	%f1051, [%rd2+96];
	setp.gt.ftz.f32	%p55, %f1050, %f1051;
	@%p55 bra 	BB4_82;
	bra.uni 	BB4_79;

BB4_82:
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1050, %f1050, 0f3F000000;
	bra.uni 	BB4_83;

BB4_79:
	setp.geu.ftz.f32	%p56, %f1050, %f1051;
	@%p56 bra 	BB4_80;

	mov.u32 	%r555, 536870912;
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1051, %f1051, 0f3F000000;
	bra.uni 	BB4_83;

BB4_80:
	mov.u32 	%r555, %r64;

BB4_83:
	st.local.v2.f32 	[%rd2+68], {%f29, %f30};
	st.local.f32 	[%rd2+76], %f31;
	st.local.v2.f32 	[%rd2+20], {%f1066, %f1067};
	st.local.f32 	[%rd2+28], %f1068;
	st.local.v4.f32 	[%rd2+100], {%f32, %f33, %f34, %f5};
	and.b32  	%r480, %r555, 805306368;
	or.b32  	%r98, %r480, 16777216;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f308, %f308};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1075, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f308, %f308, %f308, %f1075};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1075, %f1075, %f1075, %f308};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p57, %r539, 0;
	@%p57 bra 	BB4_84;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f178, [params+76];
	ld.const.v2.u32 	{%r484, %r485}, [params+240];
	ld.const.v2.f32 	{%f725, %f726}, [params+224];
	mov.f32 	%f1077, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f181, [params+232];
	mov.f32 	%f1076, %f1077;
	mov.f32 	%f1075, %f1077;

BB4_86:
	ld.local.v4.f32 	{%f728, %f729, %f730, %f731}, [%rd2+100];
	neg.ftz.f32 	%f735, %f730;
	neg.ftz.f32 	%f736, %f729;
	neg.ftz.f32 	%f737, %f728;
	st.local.v2.f32 	[%rd2+84], {%f737, %f736};
	st.local.f32 	[%rd2+92], %f735;
	st.local.v2.f32 	[%rd2+132], {%f308, %f308};
	mov.u32 	%r486, 1510874058;
	st.local.u32 	[%rd2+80], %r486;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1061, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r82, 0;
	@%p58 bra 	BB4_91;

	or.b32  	%r487, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r487;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f739, %f740, %f741, %f742}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f747, %f748, %f749, %f750}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f747, %f748, %f749, %f750};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f191, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f739, %f740, %f741, %f191};
	st.local.f32 	[%rd2+132], %f742;
	add.s32 	%r488, %r82, -1;
	setp.lt.s32	%p59, %r488, 0;
	@%p59 bra 	BB4_89;

	ld.local.f32 	%f755, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f755;

BB4_89:
	setp.leu.ftz.f32	%p60, %f191, 0f00000000;
	@%p60 bra 	BB4_91;

	ld.local.u32 	%r489, [%rd2];
	mad.lo.s32 	%r490, %r489, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r490;
	and.b32  	%r491, %r490, 16777215;
	cvt.rn.f32.u32	%f757, %r491;
	div.approx.ftz.f32 	%f759, %f757, %f302;
	lg2.approx.ftz.f32 	%f760, %f759;
	mul.ftz.f32 	%f761, %f760, 0fBF317218;
	mul.ftz.f32 	%f1061, %f761, %f191;

BB4_91:
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd2+68];
	mov.u32 	%r496, 1;
	mov.u32 	%r499, 2;
	ld.local.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r501, %rd93;
	cvt.u32.u64	%r502, %rd17;
	mov.u32 	%r504, -1;
	mov.f32 	%f770, 0f00000000;
	// inline asm
	call (%r492, %r493, %r494, %r495), _optix_trace_4, (%rd7, %f771, %f772, %f773, %f775, %f776, %f777, %f178, %f1061, %f770, %r496, %r431, %r431, %r499, %r431, %r501, %r502, %r504, %r504);
	// inline asm
	ld.local.u32 	%r505, [%rd2+16];
	add.s32 	%r90, %r505, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p61, %r505, 0;
	@%p61 bra 	BB4_93;

	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd2+68];
	add.ftz.f32 	%f1018, %f1018, %f779;
	add.ftz.f32 	%f1019, %f1019, %f780;
	add.ftz.f32 	%f1020, %f1020, %f781;
	mov.u32 	%r541, %r494;
	mov.u32 	%r542, %r495;

BB4_93:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r506, %r95, 4096;
	setp.eq.s32	%p62, %r506, 0;
	@%p62 bra 	BB4_101;

	and.b32  	%r507, %r95, 512;
	setp.eq.s32	%p63, %r507, 0;
	@%p63 bra 	BB4_97;
	bra.uni 	BB4_95;

BB4_97:
	ld.local.f32 	%f1061, [%rd2+80];
	bra.uni 	BB4_98;

BB4_95:
	st.local.f32 	[%rd2+80], %f1061;
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd2+100];
	ld.local.v4.f32 	{%f793, %f794, %f795, %f796}, [%rd2+68];
	fma.rn.ftz.f32 	%f800, %f1061, %f787, %f794;
	fma.rn.ftz.f32 	%f801, %f1061, %f786, %f793;
	st.local.v2.f32 	[%rd2+68], {%f801, %f800};
	fma.rn.ftz.f32 	%f802, %f1061, %f788, %f795;
	st.local.f32 	[%rd2+76], %f802;
	setp.lt.u32	%p64, %r90, %r485;
	@%p64 bra 	BB4_98;

	ld.local.v4.f32 	{%f803, %f804, %f805, %f806}, [%rd18];
	add.ftz.f32 	%f810, %f726, %f804;
	add.ftz.f32 	%f811, %f725, %f803;
	st.local.v2.f32 	[%rd18], {%f811, %f810};
	add.ftz.f32 	%f812, %f181, %f805;
	st.local.f32 	[%rd2+-20], %f812;

BB4_98:
	ld.local.v4.f32 	{%f813, %f814, %f815, %f816}, [%rd2+36];
	add.ftz.f32 	%f820, %f813, 0f38D1B717;
	add.ftz.f32 	%f821, %f814, 0f38D1B717;
	add.ftz.f32 	%f822, %f815, 0f38D1B717;
	neg.ftz.f32 	%f823, %f1061;
	div.approx.ftz.f32 	%f824, %f823, %f820;
	div.approx.ftz.f32 	%f825, %f823, %f821;
	div.approx.ftz.f32 	%f826, %f823, %f822;
	mul.ftz.f32 	%f827, %f824, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f202, %f827;
	mul.ftz.f32 	%f828, %f825, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f203, %f828;
	mul.ftz.f32 	%f829, %f826, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f204, %f829;
	mul.ftz.f32 	%f1066, %f1066, %f202;
	mul.ftz.f32 	%f1067, %f1067, %f203;
	mul.ftz.f32 	%f1068, %f1068, %f204;
	and.b32  	%r508, %r95, 16777216;
	setp.eq.s32	%p65, %r508, 0;
	@%p65 bra 	BB4_101;

	ld.local.v4.f32 	{%f830, %f831, %f832, %f833}, [%rd2+-12];
	mul.ftz.f32 	%f837, %f203, %f831;
	mul.ftz.f32 	%f838, %f202, %f830;
	st.local.v2.f32 	[%rd2+-12], {%f838, %f837};
	mul.ftz.f32 	%f839, %f204, %f832;
	st.local.f32 	[%rd2+-4], %f839;
	@%p63 bra 	BB4_101;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB4_101:
	ld.local.v4.f32 	{%f840, %f841, %f842, %f843}, [%rd18];
	fma.rn.ftz.f32 	%f1077, %f1066, %f840, %f1077;
	fma.rn.ftz.f32 	%f1076, %f1067, %f841, %f1076;
	fma.rn.ftz.f32 	%f1075, %f1068, %f842, %f1075;
	setp.lt.s32	%p67, %r98, 0;
	@%p67 bra 	BB4_113;

	ld.local.f32 	%f847, [%rd2+32];
	setp.le.ftz.f32	%p68, %f847, 0f00000000;
	@%p68 bra 	BB4_113;

	ld.local.v2.f32 	{%f848, %f849}, [%rd2+20];
	setp.neu.ftz.f32	%p69, %f848, 0f00000000;
	setp.neu.ftz.f32	%p70, %f849, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB4_105;

	ld.local.f32 	%f850, [%rd2+28];
	setp.eq.ftz.f32	%p72, %f850, 0f00000000;
	@%p72 bra 	BB4_113;

BB4_105:
	mul.ftz.f32 	%f1066, %f1066, %f848;
	mul.ftz.f32 	%f1067, %f1067, %f849;
	ld.local.f32 	%f851, [%rd2+28];
	mul.ftz.f32 	%f1068, %f1068, %f851;
	setp.ge.u32	%p73, %r484, %r90;
	@%p73 bra 	BB4_108;

	max.ftz.f32 	%f852, %f1066, %f1067;
	max.ftz.f32 	%f219, %f852, %f1068;
	ld.local.u32 	%r510, [%rd2];
	mad.lo.s32 	%r511, %r510, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r511;
	and.b32  	%r512, %r511, 16777215;
	cvt.rn.f32.u32	%f853, %r512;
	div.approx.ftz.f32 	%f855, %f853, %f302;
	setp.lt.ftz.f32	%p74, %f219, %f855;
	@%p74 bra 	BB4_113;

	rcp.approx.ftz.f32 	%f856, %f219;
	mul.ftz.f32 	%f1066, %f1066, %f856;
	mul.ftz.f32 	%f1067, %f1067, %f856;
	mul.ftz.f32 	%f1068, %f1068, %f856;

BB4_108:
	and.b32  	%r513, %r98, 288;
	setp.ne.s32	%p75, %r513, 256;
	@%p75 bra 	BB4_112;

	and.b32  	%r514, %r98, 16;
	setp.eq.s32	%p76, %r514, 0;
	@%p76 bra 	BB4_111;
	bra.uni 	BB4_110;

BB4_111:
	add.s32 	%r525, %r82, -1;
	max.s32 	%r82, %r525, %r504;
	bra.uni 	BB4_112;

BB4_110:
	add.s32 	%r515, %r82, 1;
	mov.u32 	%r516, 3;
	min.s32 	%r82, %r515, %r516;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r517, %r518, %r519, %r520}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r517, %r518, %r519, %r520};
	ld.local.v4.f32 	{%f857, %f858, %f859, %f860}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f857, %f858, %f859, %f860};
	ld.local.f32 	%f865, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f865;

BB4_112:
	setp.lt.u32	%p77, %r90, %r485;
	@%p77 bra 	BB4_86;
	bra.uni 	BB4_113;

BB4_84:
	mov.f32 	%f1076, %f1075;
	mov.f32 	%f1077, %f1075;

BB4_113:
	ld.local.f32 	%f1078, [%rd2+96];
	setp.eq.ftz.f32	%p78, %f1050, %f1051;
	@%p78 bra 	BB4_115;

	mul.ftz.f32 	%f1078, %f1078, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1078;

BB4_115:
	add.ftz.f32 	%f866, %f1050, %f1051;
	add.ftz.f32 	%f867, %f866, %f1078;
	rcp.approx.ftz.f32 	%f868, %f867;
	mul.ftz.f32 	%f869, %f1049, %f1051;
	fma.rn.ftz.f32 	%f870, %f1021, %f1050, %f869;
	mul.ftz.f32 	%f871, %f1048, %f1051;
	fma.rn.ftz.f32 	%f872, %f1022, %f1050, %f871;
	mul.ftz.f32 	%f873, %f1047, %f1051;
	fma.rn.ftz.f32 	%f874, %f1023, %f1050, %f873;
	fma.rn.ftz.f32 	%f875, %f1077, %f1078, %f870;
	fma.rn.ftz.f32 	%f876, %f1076, %f1078, %f872;
	fma.rn.ftz.f32 	%f877, %f1075, %f1078, %f874;
	mul.ftz.f32 	%f1021, %f868, %f875;
	mul.ftz.f32 	%f1022, %f868, %f876;
	mul.ftz.f32 	%f1023, %f868, %f877;
	mul.ftz.f32 	%f878, %f710, %f1051;
	mul.ftz.f32 	%f879, %f711, %f1051;
	mul.ftz.f32 	%f880, %f712, %f1051;
	fma.rn.ftz.f32 	%f881, %f1082, %f1050, %f878;
	fma.rn.ftz.f32 	%f882, %f1083, %f1050, %f879;
	fma.rn.ftz.f32 	%f883, %f1084, %f1050, %f880;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd2+-12];
	fma.rn.ftz.f32 	%f891, %f1078, %f884, %f881;
	fma.rn.ftz.f32 	%f892, %f1078, %f885, %f882;
	fma.rn.ftz.f32 	%f893, %f1078, %f886, %f883;
	mul.ftz.f32 	%f1082, %f868, %f891;
	mul.ftz.f32 	%f1083, %f868, %f892;
	mul.ftz.f32 	%f1084, %f868, %f893;
	mul.ftz.f32 	%f894, %f714, %f1051;
	mul.ftz.f32 	%f895, %f715, %f1051;
	mul.ftz.f32 	%f896, %f716, %f1051;
	fma.rn.ftz.f32 	%f897, %f1079, %f1050, %f894;
	fma.rn.ftz.f32 	%f898, %f1080, %f1050, %f895;
	fma.rn.ftz.f32 	%f899, %f1081, %f1050, %f896;
	ld.local.v4.f32 	{%f900, %f901, %f902, %f903}, [%rd2+4];
	fma.rn.ftz.f32 	%f907, %f1078, %f900, %f897;
	fma.rn.ftz.f32 	%f908, %f1078, %f901, %f898;
	fma.rn.ftz.f32 	%f909, %f1078, %f902, %f899;
	mul.ftz.f32 	%f1079, %f868, %f907;
	mul.ftz.f32 	%f1080, %f868, %f908;
	mul.ftz.f32 	%f1081, %f868, %f909;
	mul.ftz.f32 	%f1018, %f1018, 0f3EAAAAAB;
	mul.ftz.f32 	%f1019, %f1019, 0f3EAAAAAB;
	mul.ftz.f32 	%f1020, %f1020, 0f3EAAAAAB;

BB4_116:
	mul.ftz.f32 	%f914, %f1080, %f1080;
	fma.rn.ftz.f32 	%f915, %f1079, %f1079, %f914;
	fma.rn.ftz.f32 	%f916, %f1081, %f1081, %f915;
	rsqrt.approx.ftz.f32 	%f917, %f916;
	mul.ftz.f32 	%f259, %f1079, %f917;
	mul.ftz.f32 	%f260, %f1080, %f917;
	mul.ftz.f32 	%f261, %f1081, %f917;
	abs.ftz.f32 	%f918, %f1021;
	setp.gtu.ftz.f32	%p79, %f918, 0f7F800000;
	abs.ftz.f32 	%f919, %f1022;
	setp.gtu.ftz.f32	%p80, %f919, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f920, %f1023;
	setp.gtu.ftz.f32	%p82, %f920, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f918, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f919, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f920, 0f7F800000;
	or.pred  	%p1, %p87, %p88;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p89, %r106, 0;
	mov.f32 	%f1091, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1092, %f1091;
	mov.f32 	%f1093, %f1091;
	mov.f32 	%f1094, %f1091;
	@%p89 bra 	BB4_118;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1091, %f1092, %f1093, %f1094}, [%rd111];

BB4_118:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f925, 0f00000000, %f1021, %p1;
	selp.f32	%f926, 0f00000000, %f1022, %p1;
	selp.f32	%f927, 0f00000000, %f1023, %p1;
	selp.f32	%f928, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f929, %f928, %f1094;
	add.ftz.f32 	%f930, %f927, %f1093;
	add.ftz.f32 	%f931, %f926, %f1092;
	add.ftz.f32 	%f932, %f925, %f1091;
	st.global.v4.f32 	[%rd114], {%f932, %f931, %f930, %f929};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p90, %rd11, 0;
	@%p90 bra 	BB4_122;

	abs.ftz.f32 	%f937, %f1082;
	setp.gtu.ftz.f32	%p92, %f937, 0f7F800000;
	abs.ftz.f32 	%f938, %f1083;
	setp.gtu.ftz.f32	%p93, %f938, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	abs.ftz.f32 	%f939, %f1084;
	setp.gtu.ftz.f32	%p95, %f939, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f937, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f938, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	setp.eq.ftz.f32	%p101, %f939, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f270, 0f00000000, %f1082, %p102;
	selp.f32	%f271, 0f00000000, %f1083, %p102;
	selp.f32	%f272, 0f00000000, %f1084, %p102;
	mov.f32 	%f1095, 0f00000000;
	mov.f32 	%f1096, %f1095;
	mov.f32 	%f1097, %f1095;
	mov.f32 	%f1098, %f1095;
	@%p89 bra 	BB4_121;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1095, %f1096, %f1097, %f943}, [%rd117];
	add.ftz.f32 	%f1098, %f943, 0f00000000;

BB4_121:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f945, %f272, %f1097;
	add.ftz.f32 	%f946, %f271, %f1096;
	add.ftz.f32 	%f947, %f270, %f1095;
	st.global.v4.f32 	[%rd120], {%f947, %f946, %f945, %f1098};

BB4_122:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p103, %rd12, 0;
	@%p103 bra 	BB4_126;

	abs.ftz.f32 	%f952, %f259;
	setp.gtu.ftz.f32	%p105, %f952, 0f7F800000;
	abs.ftz.f32 	%f953, %f260;
	setp.gtu.ftz.f32	%p106, %f953, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	abs.ftz.f32 	%f954, %f261;
	setp.gtu.ftz.f32	%p108, %f954, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	setp.eq.ftz.f32	%p110, %f952, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	setp.eq.ftz.f32	%p112, %f953, 0f7F800000;
	or.pred  	%p113, %p111, %p112;
	setp.eq.ftz.f32	%p114, %f954, 0f7F800000;
	or.pred  	%p115, %p113, %p114;
	selp.f32	%f281, 0f00000000, %f259, %p115;
	selp.f32	%f282, 0f00000000, %f260, %p115;
	selp.f32	%f283, 0f00000000, %f261, %p115;
	mov.f32 	%f1099, 0f00000000;
	mov.f32 	%f1100, %f1099;
	mov.f32 	%f1101, %f1099;
	mov.f32 	%f1102, %f1099;
	@%p89 bra 	BB4_125;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1099, %f1100, %f1101, %f958}, [%rd123];
	add.ftz.f32 	%f1102, %f958, 0f00000000;

BB4_125:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f960, %f283, %f1101;
	add.ftz.f32 	%f961, %f282, %f1100;
	add.ftz.f32 	%f962, %f281, %f1099;
	st.global.v4.f32 	[%rd126], {%f962, %f961, %f960, %f1102};

BB4_126:
	setp.lt.u64	%p116, %rd9, 4294967296;
	@%p116 bra 	BB4_128;

	not.b32 	%r527, %r113;
	add.s32 	%r528, %r111, %r527;
	mad.lo.s32 	%r529, %r528, %r110, %r112;
	ld.const.v2.f32 	{%f963, %f964}, [params+80];
	sub.ftz.f32 	%f967, %f1018, %f963;
	sub.ftz.f32 	%f968, %f1019, %f964;
	ld.const.f32 	%f969, [params+88];
	sub.ftz.f32 	%f970, %f1020, %f969;
	mul.ftz.f32 	%f971, %f968, %f968;
	fma.rn.ftz.f32 	%f972, %f967, %f967, %f971;
	fma.rn.ftz.f32 	%f973, %f970, %f970, %f972;
	sqrt.approx.ftz.f32 	%f974, %f973;
	ld.const.v2.f32 	{%f975, %f976}, [params+176];
	mul.ftz.f32 	%f979, %f32, %f975;
	mul.ftz.f32 	%f980, %f33, %f976;
	neg.ftz.f32 	%f981, %f980;
	sub.ftz.f32 	%f982, %f981, %f979;
	ld.const.f32 	%f983, [params+184];
	mul.ftz.f32 	%f984, %f34, %f983;
	sub.ftz.f32 	%f985, %f982, %f984;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r529, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f986, %f974, %f985;
	st.global.v4.f32 	[%rd130], {%f1018, %f1019, %f1020, %f986};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r529, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r541, %r542};

BB4_128:
	ret;
}

	// .globl	__raygen__fisheye_camera
.visible .entry __raygen__fisheye_camera(

)
{
	.local .align 16 .b8 	__local_depot5[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<116>;
	.reg .f32 	%f<1110>;
	.reg .b32 	%r<565>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB5_124;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r527, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r527;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f997, 0f3F000000;
	@%p5 bra 	BB5_2;

	mad.lo.s32 	%r368, %r527, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f293, %r369;
	mov.f32 	%f294, 0f4B800000;
	div.approx.ftz.f32 	%f997, %f293, %f294;
	mad.lo.s32 	%r527, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r527;
	and.b32  	%r370, %r527, 16777215;
	cvt.rn.f32.u32	%f295, %r370;
	div.approx.ftz.f32 	%f998, %f295, %f294;
	bra.uni 	BB5_4;

BB5_2:
	mov.f32 	%f998, %f997;

BB5_4:
	cvt.rn.f32.s32	%f296, %r112;
	add.ftz.f32 	%f297, %f296, %f997;
	cvt.rn.f32.s32	%f298, %r113;
	add.ftz.f32 	%f299, %f298, %f998;
	ld.const.v2.f32 	{%f300, %f301}, [params+136];
	add.ftz.f32 	%f304, %f301, %f301;
	cvt.rn.f32.s32	%f305, %r110;
	div.approx.ftz.f32 	%f306, %f297, %f305;
	cvt.rn.f32.s32	%f307, %r111;
	div.approx.ftz.f32 	%f308, %f299, %f307;
	add.ftz.f32 	%f309, %f306, 0fBF000000;
	add.ftz.f32 	%f310, %f308, 0fBF000000;
	mul.ftz.f32 	%f311, %f304, %f309;
	mul.ftz.f32 	%f312, %f304, %f310;
	div.approx.ftz.f32 	%f313, %f305, %f307;
	mul.ftz.f32 	%f314, %f311, %f313;
	sin.approx.ftz.f32 	%f315, %f314;
	neg.ftz.f32 	%f316, %f315;
	ld.const.v2.f32 	{%f317, %f318}, [params+144];
	mul.ftz.f32 	%f319, %f317, %f316;
	mul.ftz.f32 	%f320, %f318, %f316;
	ld.const.f32 	%f7, [params+152];
	mul.ftz.f32 	%f321, %f7, %f316;
	cos.approx.ftz.f32 	%f322, %f314;
	ld.const.v2.f32 	{%f323, %f324}, [params+176];
	mul.ftz.f32 	%f325, %f322, %f323;
	mul.ftz.f32 	%f326, %f322, %f324;
	ld.const.f32 	%f10, [params+184];
	mul.ftz.f32 	%f327, %f322, %f10;
	sub.ftz.f32 	%f328, %f319, %f325;
	sub.ftz.f32 	%f329, %f320, %f326;
	sub.ftz.f32 	%f330, %f321, %f327;
	sin.approx.ftz.f32 	%f331, %f312;
	neg.ftz.f32 	%f332, %f331;
	ld.const.v2.f32 	{%f333, %f334}, [params+160];
	mul.ftz.f32 	%f335, %f333, %f332;
	mul.ftz.f32 	%f336, %f334, %f332;
	ld.const.f32 	%f13, [params+168];
	mul.ftz.f32 	%f337, %f13, %f332;
	cos.approx.ftz.f32 	%f338, %f312;
	mul.ftz.f32 	%f339, %f338, %f323;
	mul.ftz.f32 	%f340, %f338, %f324;
	mul.ftz.f32 	%f341, %f338, %f10;
	sub.ftz.f32 	%f342, %f335, %f339;
	sub.ftz.f32 	%f343, %f336, %f340;
	sub.ftz.f32 	%f344, %f337, %f341;
	ld.const.v2.f32 	{%f345, %f346}, [params+80];
	ld.const.v2.f32 	{%f347, %f348}, [params+88];
	ld.const.v2.f32 	{%f350, %f351}, [params+128];
	mul.ftz.f32 	%f354, %f351, %f351;
	fma.rn.ftz.f32 	%f355, %f350, %f350, %f354;
	fma.rn.ftz.f32 	%f356, %f300, %f300, %f355;
	sqrt.approx.ftz.f32 	%f357, %f356;
	mul.ftz.f32 	%f358, %f348, %f357;
	add.ftz.f32 	%f359, %f328, %f342;
	add.ftz.f32 	%f360, %f329, %f343;
	add.ftz.f32 	%f361, %f330, %f344;
	mul.ftz.f32 	%f362, %f360, %f360;
	fma.rn.ftz.f32 	%f363, %f359, %f359, %f362;
	fma.rn.ftz.f32 	%f364, %f361, %f361, %f363;
	rsqrt.approx.ftz.f32 	%f365, %f364;
	mul.ftz.f32 	%f366, %f359, %f365;
	mul.ftz.f32 	%f367, %f360, %f365;
	mul.ftz.f32 	%f368, %f361, %f365;
	fma.rn.ftz.f32 	%f17, %f358, %f366, %f345;
	fma.rn.ftz.f32 	%f18, %f358, %f367, %f346;
	fma.rn.ftz.f32 	%f19, %f358, %f368, %f347;
	mad.lo.s32 	%r371, %r527, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f369, %r372;
	mov.f32 	%f370, 0f4B800000;
	div.approx.ftz.f32 	%f371, %f369, %f370;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r373;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f372, %r374;
	div.approx.ftz.f32 	%f373, %f372, %f370;
	ld.const.f32 	%f20, [params+108];
	fma.rn.ftz.f32 	%f21, %f371, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f1004, %f373, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f374, %f1004;
	setp.gt.ftz.f32	%p6, %f21, %f374;
	@%p6 bra 	BB5_10;
	bra.uni 	BB5_5;

BB5_10:
	setp.gt.ftz.f32	%p9, %f21, %f1004;
	@%p9 bra 	BB5_12;
	bra.uni 	BB5_11;

BB5_12:
	div.approx.ftz.f32 	%f1001, %f1004, %f21;
	mov.f32 	%f1004, %f21;
	bra.uni 	BB5_13;

BB5_5:
	setp.lt.ftz.f32	%p7, %f21, %f1004;
	@%p7 bra 	BB5_8;
	bra.uni 	BB5_6;

BB5_8:
	div.approx.ftz.f32 	%f379, %f1004, %f21;
	add.ftz.f32 	%f380, %f379, 0f40800000;
	mul.ftz.f32 	%f999, %f380, 0f3F490FDB;
	mov.f32 	%f1004, %f21;
	bra.uni 	BB5_9;

BB5_11:
	div.approx.ftz.f32 	%f381, %f21, %f1004;
	mov.f32 	%f382, 0f40000000;
	sub.ftz.f32 	%f1001, %f382, %f381;

BB5_13:
	mul.ftz.f32 	%f999, %f1001, 0f3F490FDB;
	bra.uni 	BB5_14;

BB5_6:
	mov.f32 	%f999, 0f00000000;
	setp.eq.ftz.f32	%p8, %f1004, 0f00000000;
	@%p8 bra 	BB5_9;

	div.approx.ftz.f32 	%f376, %f21, %f1004;
	mov.f32 	%f377, 0f40C00000;
	sub.ftz.f32 	%f378, %f377, %f376;
	mul.ftz.f32 	%f999, %f378, 0f3F490FDB;

BB5_9:
	neg.ftz.f32 	%f1004, %f1004;

BB5_14:
	mov.f32 	%f389, 0f3F800000;
	sub.ftz.f32 	%f390, %f389, %f20;
	fma.rn.ftz.f32 	%f391, %f390, %f1004, %f20;
	cos.approx.ftz.f32 	%f392, %f999;
	mul.ftz.f32 	%f393, %f392, %f391;
	sin.approx.ftz.f32 	%f394, %f999;
	mul.ftz.f32 	%f395, %f391, %f394;
	mul.ftz.f32 	%f396, %f395, %f333;
	mul.ftz.f32 	%f397, %f395, %f334;
	mul.ftz.f32 	%f398, %f395, %f13;
	fma.rn.ftz.f32 	%f399, %f393, %f317, %f396;
	fma.rn.ftz.f32 	%f400, %f393, %f318, %f397;
	fma.rn.ftz.f32 	%f401, %f393, %f7, %f398;
	ld.const.f32 	%f402, [params+124];
	fma.rn.ftz.f32 	%f35, %f402, %f399, %f345;
	fma.rn.ftz.f32 	%f36, %f402, %f400, %f346;
	fma.rn.ftz.f32 	%f37, %f402, %f401, %f347;
	sub.ftz.f32 	%f403, %f17, %f35;
	sub.ftz.f32 	%f404, %f18, %f36;
	sub.ftz.f32 	%f405, %f19, %f37;
	mul.ftz.f32 	%f406, %f404, %f404;
	fma.rn.ftz.f32 	%f407, %f403, %f403, %f406;
	fma.rn.ftz.f32 	%f408, %f405, %f405, %f407;
	rsqrt.approx.ftz.f32 	%f409, %f408;
	mul.ftz.f32 	%f38, %f409, %f403;
	mul.ftz.f32 	%f39, %f409, %f404;
	mul.ftz.f32 	%f40, %f409, %f405;
	st.local.v2.f32 	[%rd2+68], {%f35, %f36};
	st.local.f32 	[%rd2+76], %f37;
	st.local.v2.f32 	[%rd2+20], {%f389, %f389};
	mov.u32 	%r378, 1065353216;
	st.local.u32 	[%rd2+28], %r378;
	mov.f32 	%f410, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f38, %f39, %f40, %f410};
	mov.u32 	%r32, 285212672;
	mov.u32 	%r537, 0;
	st.local.v4.u32 	[%rd18], {%r537, %r537, %r537, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f389, %f389};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1025, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f389, %f389, %f389, %f1025};
	st.local.u32 	[%rd2+48], %r537;
	st.local.v4.f32 	[%rd2+116], {%f1025, %f1025, %f1025, %f389};
	st.local.v4.u32 	[%rd2+4], {%r537, %r537, %r378, %r537};
	st.local.u32 	[%rd2+96], %r378;
	ld.const.u32 	%r536, [params+244];
	setp.eq.s32	%p10, %r536, 0;
	mov.u32 	%r538, -1;
	mov.u32 	%r539, %r538;
	mov.f32 	%f1026, %f1025;
	mov.f32 	%f1027, %f1025;
	mov.f32 	%f1028, %f1025;
	mov.f32 	%f1029, %f1025;
	mov.f32 	%f1030, %f1025;
	@%p10 bra 	BB5_43;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f41, [params+76];
	ld.const.v2.u32 	{%r384, %r536}, [params+240];
	ld.const.v2.f32 	{%f420, %f421}, [params+224];
	mov.u32 	%r16, -1;
	mov.f32 	%f1030, 0f00000000;
	ld.const.f32 	%f44, [params+232];
	mov.f32 	%f1021, %f389;
	mov.f32 	%f1020, %f389;
	mov.f32 	%f1019, %f389;
	mov.f32 	%f1029, %f1030;
	mov.f32 	%f1028, %f1030;
	mov.f32 	%f1027, %f1030;
	mov.f32 	%f1026, %f1030;
	mov.f32 	%f1025, %f1030;
	mov.u32 	%r539, %r16;
	mov.u32 	%r538, %r16;

BB5_16:
	ld.local.v4.f32 	{%f423, %f424, %f425, %f426}, [%rd2+100];
	neg.ftz.f32 	%f430, %f425;
	neg.ftz.f32 	%f431, %f424;
	neg.ftz.f32 	%f432, %f423;
	st.local.v2.f32 	[%rd2+84], {%f432, %f431};
	st.local.f32 	[%rd2+92], %f430;
	st.local.v2.f32 	[%rd2+132], {%f389, %f389};
	mov.u32 	%r386, 1510874058;
	st.local.u32 	[%rd2+80], %r386;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f1014, 0f5A0E1BCA;
	setp.lt.s32	%p11, %r16, 0;
	@%p11 bra 	BB5_21;

	or.b32  	%r387, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r387;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f434, %f435, %f436, %f437}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f442, %f443, %f444, %f445}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f442, %f443, %f444, %f445};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f54, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f434, %f435, %f436, %f54};
	st.local.f32 	[%rd2+132], %f437;
	add.s32 	%r388, %r16, -1;
	setp.lt.s32	%p12, %r388, 0;
	@%p12 bra 	BB5_19;

	ld.local.f32 	%f450, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f450;

BB5_19:
	setp.leu.ftz.f32	%p13, %f54, 0f00000000;
	@%p13 bra 	BB5_21;

	ld.local.u32 	%r389, [%rd2];
	mad.lo.s32 	%r390, %r389, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r390;
	and.b32  	%r391, %r390, 16777215;
	cvt.rn.f32.u32	%f452, %r391;
	div.approx.ftz.f32 	%f454, %f452, %f370;
	lg2.approx.ftz.f32 	%f455, %f454;
	mul.ftz.f32 	%f456, %f455, 0fBF317218;
	mul.ftz.f32 	%f1014, %f456, %f54;

BB5_21:
	ld.local.v4.f32 	{%f466, %f467, %f468, %f469}, [%rd2+68];
	mov.u32 	%r400, 0;
	mov.u32 	%r396, 1;
	mov.u32 	%r399, 2;
	ld.local.v4.f32 	{%f470, %f471, %f472, %f473}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r401, %rd33;
	cvt.u32.u64	%r402, %rd17;
	mov.u32 	%r404, -1;
	mov.f32 	%f465, 0f00000000;
	// inline asm
	call (%r392, %r393, %r394, %r395), _optix_trace_4, (%rd3, %f466, %f467, %f468, %f470, %f471, %f472, %f41, %f1014, %f465, %r396, %r400, %r400, %r399, %r400, %r401, %r402, %r404, %r404);
	// inline asm
	ld.local.u32 	%r405, [%rd2+16];
	add.s32 	%r537, %r405, 1;
	st.local.u32 	[%rd2+16], %r537;
	setp.ne.s32	%p14, %r405, 0;
	@%p14 bra 	BB5_23;

	ld.local.v4.f32 	{%f474, %f475, %f476, %f477}, [%rd2+68];
	add.ftz.f32 	%f1025, %f1025, %f474;
	add.ftz.f32 	%f1026, %f1026, %f475;
	add.ftz.f32 	%f1027, %f1027, %f476;
	mov.u32 	%r538, %r394;
	mov.u32 	%r539, %r395;

BB5_23:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r406, %r29, 4096;
	setp.eq.s32	%p15, %r406, 0;
	@%p15 bra 	BB5_31;

	and.b32  	%r407, %r29, 512;
	setp.eq.s32	%p16, %r407, 0;
	@%p16 bra 	BB5_27;
	bra.uni 	BB5_25;

BB5_27:
	ld.local.f32 	%f1014, [%rd2+80];
	bra.uni 	BB5_28;

BB5_25:
	st.local.f32 	[%rd2+80], %f1014;
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd2+100];
	ld.local.v4.f32 	{%f488, %f489, %f490, %f491}, [%rd2+68];
	fma.rn.ftz.f32 	%f495, %f1014, %f482, %f489;
	fma.rn.ftz.f32 	%f496, %f1014, %f481, %f488;
	st.local.v2.f32 	[%rd2+68], {%f496, %f495};
	fma.rn.ftz.f32 	%f497, %f1014, %f483, %f490;
	st.local.f32 	[%rd2+76], %f497;
	setp.lt.u32	%p17, %r537, %r536;
	@%p17 bra 	BB5_28;

	ld.local.v4.f32 	{%f498, %f499, %f500, %f501}, [%rd18];
	add.ftz.f32 	%f505, %f421, %f499;
	add.ftz.f32 	%f506, %f420, %f498;
	st.local.v2.f32 	[%rd18], {%f506, %f505};
	add.ftz.f32 	%f507, %f44, %f500;
	st.local.f32 	[%rd2+-20], %f507;

BB5_28:
	ld.local.v4.f32 	{%f508, %f509, %f510, %f511}, [%rd2+36];
	add.ftz.f32 	%f515, %f508, 0f38D1B717;
	add.ftz.f32 	%f516, %f509, 0f38D1B717;
	add.ftz.f32 	%f517, %f510, 0f38D1B717;
	neg.ftz.f32 	%f518, %f1014;
	div.approx.ftz.f32 	%f519, %f518, %f515;
	div.approx.ftz.f32 	%f520, %f518, %f516;
	div.approx.ftz.f32 	%f521, %f518, %f517;
	mul.ftz.f32 	%f522, %f519, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f65, %f522;
	mul.ftz.f32 	%f523, %f520, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f66, %f523;
	mul.ftz.f32 	%f524, %f521, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f67, %f524;
	mul.ftz.f32 	%f1019, %f1019, %f65;
	mul.ftz.f32 	%f1020, %f1020, %f66;
	mul.ftz.f32 	%f1021, %f1021, %f67;
	and.b32  	%r408, %r29, 16777216;
	setp.eq.s32	%p18, %r408, 0;
	@%p18 bra 	BB5_31;

	ld.local.v4.f32 	{%f525, %f526, %f527, %f528}, [%rd2+-12];
	mul.ftz.f32 	%f532, %f66, %f526;
	mul.ftz.f32 	%f533, %f65, %f525;
	st.local.v2.f32 	[%rd2+-12], {%f533, %f532};
	mul.ftz.f32 	%f534, %f67, %f527;
	st.local.f32 	[%rd2+-4], %f534;
	@%p16 bra 	BB5_31;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB5_31:
	ld.local.v4.f32 	{%f535, %f536, %f537, %f538}, [%rd18];
	fma.rn.ftz.f32 	%f1028, %f1019, %f535, %f1028;
	fma.rn.ftz.f32 	%f1029, %f1020, %f536, %f1029;
	fma.rn.ftz.f32 	%f1030, %f1021, %f537, %f1030;
	setp.lt.s32	%p20, %r32, 0;
	@%p20 bra 	BB5_43;

	ld.local.f32 	%f542, [%rd2+32];
	setp.le.ftz.f32	%p21, %f542, 0f00000000;
	@%p21 bra 	BB5_43;

	ld.local.v2.f32 	{%f543, %f544}, [%rd2+20];
	setp.neu.ftz.f32	%p22, %f543, 0f00000000;
	setp.neu.ftz.f32	%p23, %f544, 0f00000000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB5_35;

	ld.local.f32 	%f545, [%rd2+28];
	setp.eq.ftz.f32	%p25, %f545, 0f00000000;
	@%p25 bra 	BB5_43;

BB5_35:
	mul.ftz.f32 	%f1019, %f1019, %f543;
	mul.ftz.f32 	%f1020, %f1020, %f544;
	ld.local.f32 	%f546, [%rd2+28];
	mul.ftz.f32 	%f1021, %f1021, %f546;
	setp.ge.u32	%p26, %r384, %r537;
	@%p26 bra 	BB5_38;

	max.ftz.f32 	%f547, %f1019, %f1020;
	max.ftz.f32 	%f82, %f547, %f1021;
	ld.local.u32 	%r410, [%rd2];
	mad.lo.s32 	%r411, %r410, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r411;
	and.b32  	%r412, %r411, 16777215;
	cvt.rn.f32.u32	%f548, %r412;
	div.approx.ftz.f32 	%f550, %f548, %f370;
	setp.lt.ftz.f32	%p27, %f82, %f550;
	@%p27 bra 	BB5_43;

	rcp.approx.ftz.f32 	%f551, %f82;
	mul.ftz.f32 	%f1019, %f1019, %f551;
	mul.ftz.f32 	%f1020, %f1020, %f551;
	mul.ftz.f32 	%f1021, %f1021, %f551;

BB5_38:
	and.b32  	%r413, %r32, 288;
	setp.ne.s32	%p28, %r413, 256;
	@%p28 bra 	BB5_42;

	and.b32  	%r414, %r32, 16;
	setp.eq.s32	%p29, %r414, 0;
	@%p29 bra 	BB5_41;
	bra.uni 	BB5_40;

BB5_41:
	add.s32 	%r425, %r16, -1;
	max.s32 	%r16, %r425, %r404;
	bra.uni 	BB5_42;

BB5_40:
	add.s32 	%r415, %r16, 1;
	mov.u32 	%r416, 3;
	min.s32 	%r16, %r415, %r416;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r417, %r418, %r419, %r420}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r417, %r418, %r419, %r420};
	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f552, %f553, %f554, %f555};
	ld.local.f32 	%f560, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f560;

BB5_42:
	setp.lt.u32	%p30, %r537, %r536;
	@%p30 bra 	BB5_16;

BB5_43:
	ld.local.v4.f32 	{%f1089, %f1090, %f1091, %f564}, [%rd2+-12];
	ld.local.v4.f32 	{%f1086, %f1087, %f1088, %f568}, [%rd2+4];
	setp.lt.s32	%p31, %r537, 2;
	@%p31 bra 	BB5_112;

	ld.local.f32 	%f1057, [%rd2+96];
	setp.geu.ftz.f32	%p32, %f1057, 0f3F800000;
	@%p32 bra 	BB5_112;

	st.local.v2.f32 	[%rd2+68], {%f35, %f36};
	st.local.f32 	[%rd2+76], %f37;
	mov.f32 	%f572, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f572, %f572};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f38, %f39, %f40, %f410};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r429, 0;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f572, %f572};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1054, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f572, %f572, %f572, %f1054};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1054, %f1054, %f1054, %f572};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p33, %r536, 0;
	@%p33 bra 	BB5_46;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f110, [params+76];
	ld.const.v2.u32 	{%r432, %r536}, [params+240];
	ld.const.v2.f32 	{%f580, %f581}, [params+224];
	mov.f32 	%f1056, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f113, [params+232];
	mov.f32 	%f1055, %f1056;
	mov.f32 	%f1054, %f1056;
	mov.f32 	%f1047, %f572;
	mov.f32 	%f1046, %f572;
	mov.f32 	%f1045, %f572;

BB5_48:
	ld.local.v4.f32 	{%f583, %f584, %f585, %f586}, [%rd2+100];
	neg.ftz.f32 	%f590, %f585;
	neg.ftz.f32 	%f591, %f584;
	neg.ftz.f32 	%f592, %f583;
	st.local.v2.f32 	[%rd2+84], {%f592, %f591};
	st.local.f32 	[%rd2+92], %f590;
	st.local.v2.f32 	[%rd2+132], {%f572, %f572};
	mov.u32 	%r434, 1510874058;
	st.local.u32 	[%rd2+80], %r434;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1040, 0f5A0E1BCA;
	setp.lt.s32	%p34, %r48, 0;
	@%p34 bra 	BB5_53;

	or.b32  	%r435, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r435;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f594, %f595, %f596, %f597}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f602, %f603, %f604, %f605}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f602, %f603, %f604, %f605};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f123, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f594, %f595, %f596, %f123};
	st.local.f32 	[%rd2+132], %f597;
	add.s32 	%r436, %r48, -1;
	setp.lt.s32	%p35, %r436, 0;
	@%p35 bra 	BB5_51;

	ld.local.f32 	%f610, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f610;

BB5_51:
	setp.leu.ftz.f32	%p36, %f123, 0f00000000;
	@%p36 bra 	BB5_53;

	ld.local.u32 	%r437, [%rd2];
	mad.lo.s32 	%r438, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r438;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32	%f612, %r439;
	div.approx.ftz.f32 	%f614, %f612, %f370;
	lg2.approx.ftz.f32 	%f615, %f614;
	mul.ftz.f32 	%f616, %f615, 0fBF317218;
	mul.ftz.f32 	%f1040, %f616, %f123;

BB5_53:
	ld.local.v4.f32 	{%f626, %f627, %f628, %f629}, [%rd2+68];
	mov.u32 	%r444, 1;
	mov.u32 	%r447, 2;
	ld.local.v4.f32 	{%f630, %f631, %f632, %f633}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r449, %rd63;
	cvt.u32.u64	%r450, %rd17;
	mov.u32 	%r452, -1;
	mov.f32 	%f625, 0f00000000;
	// inline asm
	call (%r440, %r441, %r442, %r443), _optix_trace_4, (%rd5, %f626, %f627, %f628, %f630, %f631, %f632, %f110, %f1040, %f625, %r444, %r429, %r429, %r447, %r429, %r449, %r450, %r452, %r452);
	// inline asm
	ld.local.u32 	%r453, [%rd2+16];
	add.s32 	%r56, %r453, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p37, %r453, 0;
	@%p37 bra 	BB5_55;

	ld.local.v4.f32 	{%f634, %f635, %f636, %f637}, [%rd2+68];
	add.ftz.f32 	%f1025, %f1025, %f634;
	add.ftz.f32 	%f1026, %f1026, %f635;
	add.ftz.f32 	%f1027, %f1027, %f636;
	mov.u32 	%r538, %r442;
	mov.u32 	%r539, %r443;

BB5_55:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r454, %r61, 4096;
	setp.eq.s32	%p38, %r454, 0;
	@%p38 bra 	BB5_63;

	and.b32  	%r455, %r61, 512;
	setp.eq.s32	%p39, %r455, 0;
	@%p39 bra 	BB5_59;
	bra.uni 	BB5_57;

BB5_59:
	ld.local.f32 	%f1040, [%rd2+80];
	bra.uni 	BB5_60;

BB5_57:
	st.local.f32 	[%rd2+80], %f1040;
	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd2+100];
	ld.local.v4.f32 	{%f648, %f649, %f650, %f651}, [%rd2+68];
	fma.rn.ftz.f32 	%f655, %f1040, %f642, %f649;
	fma.rn.ftz.f32 	%f656, %f1040, %f641, %f648;
	st.local.v2.f32 	[%rd2+68], {%f656, %f655};
	fma.rn.ftz.f32 	%f657, %f1040, %f643, %f650;
	st.local.f32 	[%rd2+76], %f657;
	setp.lt.u32	%p40, %r56, %r536;
	@%p40 bra 	BB5_60;

	ld.local.v4.f32 	{%f658, %f659, %f660, %f661}, [%rd18];
	add.ftz.f32 	%f665, %f581, %f659;
	add.ftz.f32 	%f666, %f580, %f658;
	st.local.v2.f32 	[%rd18], {%f666, %f665};
	add.ftz.f32 	%f667, %f113, %f660;
	st.local.f32 	[%rd2+-20], %f667;

BB5_60:
	ld.local.v4.f32 	{%f668, %f669, %f670, %f671}, [%rd2+36];
	add.ftz.f32 	%f675, %f668, 0f38D1B717;
	add.ftz.f32 	%f676, %f669, 0f38D1B717;
	add.ftz.f32 	%f677, %f670, 0f38D1B717;
	neg.ftz.f32 	%f678, %f1040;
	div.approx.ftz.f32 	%f679, %f678, %f675;
	div.approx.ftz.f32 	%f680, %f678, %f676;
	div.approx.ftz.f32 	%f681, %f678, %f677;
	mul.ftz.f32 	%f682, %f679, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f134, %f682;
	mul.ftz.f32 	%f683, %f680, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f135, %f683;
	mul.ftz.f32 	%f684, %f681, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f136, %f684;
	mul.ftz.f32 	%f1045, %f1045, %f134;
	mul.ftz.f32 	%f1046, %f1046, %f135;
	mul.ftz.f32 	%f1047, %f1047, %f136;
	and.b32  	%r456, %r61, 16777216;
	setp.eq.s32	%p41, %r456, 0;
	@%p41 bra 	BB5_63;

	ld.local.v4.f32 	{%f685, %f686, %f687, %f688}, [%rd2+-12];
	mul.ftz.f32 	%f692, %f135, %f686;
	mul.ftz.f32 	%f693, %f134, %f685;
	st.local.v2.f32 	[%rd2+-12], {%f693, %f692};
	mul.ftz.f32 	%f694, %f136, %f687;
	st.local.f32 	[%rd2+-4], %f694;
	@%p39 bra 	BB5_63;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB5_63:
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd18];
	fma.rn.ftz.f32 	%f1056, %f1045, %f695, %f1056;
	fma.rn.ftz.f32 	%f1055, %f1046, %f696, %f1055;
	fma.rn.ftz.f32 	%f1054, %f1047, %f697, %f1054;
	setp.lt.s32	%p43, %r64, 0;
	@%p43 bra 	BB5_75;

	ld.local.f32 	%f702, [%rd2+32];
	setp.le.ftz.f32	%p44, %f702, 0f00000000;
	@%p44 bra 	BB5_75;

	ld.local.v2.f32 	{%f703, %f704}, [%rd2+20];
	setp.neu.ftz.f32	%p45, %f703, 0f00000000;
	setp.neu.ftz.f32	%p46, %f704, 0f00000000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB5_67;

	ld.local.f32 	%f705, [%rd2+28];
	setp.eq.ftz.f32	%p48, %f705, 0f00000000;
	@%p48 bra 	BB5_75;

BB5_67:
	mul.ftz.f32 	%f1045, %f1045, %f703;
	mul.ftz.f32 	%f1046, %f1046, %f704;
	ld.local.f32 	%f706, [%rd2+28];
	mul.ftz.f32 	%f1047, %f1047, %f706;
	setp.ge.u32	%p49, %r432, %r56;
	@%p49 bra 	BB5_70;

	max.ftz.f32 	%f707, %f1045, %f1046;
	max.ftz.f32 	%f151, %f707, %f1047;
	ld.local.u32 	%r458, [%rd2];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32	%f708, %r460;
	div.approx.ftz.f32 	%f710, %f708, %f370;
	setp.lt.ftz.f32	%p50, %f151, %f710;
	@%p50 bra 	BB5_75;

	rcp.approx.ftz.f32 	%f711, %f151;
	mul.ftz.f32 	%f1045, %f1045, %f711;
	mul.ftz.f32 	%f1046, %f1046, %f711;
	mul.ftz.f32 	%f1047, %f1047, %f711;

BB5_70:
	and.b32  	%r461, %r64, 288;
	setp.ne.s32	%p51, %r461, 256;
	@%p51 bra 	BB5_74;

	and.b32  	%r462, %r64, 16;
	setp.eq.s32	%p52, %r462, 0;
	@%p52 bra 	BB5_73;
	bra.uni 	BB5_72;

BB5_73:
	add.s32 	%r473, %r48, -1;
	max.s32 	%r48, %r473, %r452;
	bra.uni 	BB5_74;

BB5_72:
	add.s32 	%r463, %r48, 1;
	mov.u32 	%r464, 3;
	min.s32 	%r48, %r463, %r464;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r465, %r466, %r467, %r468}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r465, %r466, %r467, %r468};
	ld.local.v4.f32 	{%f712, %f713, %f714, %f715}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f712, %f713, %f714, %f715};
	ld.local.f32 	%f720, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f720;

BB5_74:
	setp.lt.u32	%p53, %r56, %r536;
	@%p53 bra 	BB5_48;
	bra.uni 	BB5_75;

BB5_46:
	mov.f32 	%f1055, %f1054;
	mov.f32 	%f1056, %f1054;

BB5_75:
	ld.local.v4.f32 	{%f721, %f722, %f723, %f724}, [%rd2+-12];
	ld.local.v4.f32 	{%f725, %f726, %f727, %f728}, [%rd2+4];
	ld.local.f32 	%f1058, [%rd2+96];
	setp.gt.ftz.f32	%p54, %f1057, %f1058;
	@%p54 bra 	BB5_78;
	bra.uni 	BB5_76;

BB5_78:
	mov.u32 	%r64, 268435456;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1057, %f1057, 0f3F000000;
	bra.uni 	BB5_79;

BB5_76:
	setp.geu.ftz.f32	%p55, %f1057, %f1058;
	@%p55 bra 	BB5_79;

	mov.u32 	%r64, 536870912;
	st.local.u32 	[%rd2+-16], %r64;
	mul.ftz.f32 	%f1058, %f1058, 0f3F000000;

BB5_79:
	st.local.v2.f32 	[%rd2+68], {%f35, %f36};
	st.local.f32 	[%rd2+76], %f37;
	mov.f32 	%f732, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f732, %f732};
	st.local.u32 	[%rd2+28], %r378;
	st.local.v4.f32 	[%rd2+100], {%f38, %f39, %f40, %f410};
	and.b32  	%r478, %r64, 805306368;
	or.b32  	%r98, %r478, 16777216;
	st.local.v4.u32 	[%rd18], {%r429, %r429, %r429, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f732, %f732};
	st.local.u32 	[%rd2+-4], %r378;
	mov.f32 	%f1082, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f732, %f732, %f732, %f1082};
	st.local.u32 	[%rd2+48], %r429;
	st.local.v4.f32 	[%rd2+116], {%f1082, %f1082, %f1082, %f732};
	st.local.v4.u32 	[%rd2+4], {%r429, %r429, %r378, %r429};
	st.local.u32 	[%rd2+96], %r378;
	setp.eq.s32	%p56, %r536, 0;
	@%p56 bra 	BB5_80;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f177, [params+76];
	ld.const.v2.u32 	{%r481, %r482}, [params+240];
	ld.const.v2.f32 	{%f740, %f741}, [params+224];
	mov.f32 	%f1084, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f180, [params+232];
	mov.f32 	%f1083, %f1084;
	mov.f32 	%f1082, %f1084;
	mov.f32 	%f1075, %f732;
	mov.f32 	%f1074, %f732;
	mov.f32 	%f1073, %f732;

BB5_82:
	ld.local.v4.f32 	{%f743, %f744, %f745, %f746}, [%rd2+100];
	neg.ftz.f32 	%f750, %f745;
	neg.ftz.f32 	%f751, %f744;
	neg.ftz.f32 	%f752, %f743;
	st.local.v2.f32 	[%rd2+84], {%f752, %f751};
	st.local.f32 	[%rd2+92], %f750;
	st.local.v2.f32 	[%rd2+132], {%f732, %f732};
	mov.u32 	%r483, 1510874058;
	st.local.u32 	[%rd2+80], %r483;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1068, 0f5A0E1BCA;
	setp.lt.s32	%p57, %r82, 0;
	@%p57 bra 	BB5_87;

	or.b32  	%r484, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r484;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f754, %f755, %f756, %f757}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f762, %f763, %f764, %f765}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f762, %f763, %f764, %f765};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f190, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f754, %f755, %f756, %f190};
	st.local.f32 	[%rd2+132], %f757;
	add.s32 	%r485, %r82, -1;
	setp.lt.s32	%p58, %r485, 0;
	@%p58 bra 	BB5_85;

	ld.local.f32 	%f770, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f770;

BB5_85:
	setp.leu.ftz.f32	%p59, %f190, 0f00000000;
	@%p59 bra 	BB5_87;

	ld.local.u32 	%r486, [%rd2];
	mad.lo.s32 	%r487, %r486, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r487;
	and.b32  	%r488, %r487, 16777215;
	cvt.rn.f32.u32	%f772, %r488;
	div.approx.ftz.f32 	%f774, %f772, %f370;
	lg2.approx.ftz.f32 	%f775, %f774;
	mul.ftz.f32 	%f776, %f775, 0fBF317218;
	mul.ftz.f32 	%f1068, %f776, %f190;

BB5_87:
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd2+68];
	mov.u32 	%r493, 1;
	mov.u32 	%r496, 2;
	ld.local.v4.f32 	{%f790, %f791, %f792, %f793}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r498, %rd93;
	cvt.u32.u64	%r499, %rd17;
	mov.u32 	%r501, -1;
	mov.f32 	%f785, 0f00000000;
	// inline asm
	call (%r489, %r490, %r491, %r492), _optix_trace_4, (%rd7, %f786, %f787, %f788, %f790, %f791, %f792, %f177, %f1068, %f785, %r493, %r429, %r429, %r496, %r429, %r498, %r499, %r501, %r501);
	// inline asm
	ld.local.u32 	%r502, [%rd2+16];
	add.s32 	%r90, %r502, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p60, %r502, 0;
	@%p60 bra 	BB5_89;

	ld.local.v4.f32 	{%f794, %f795, %f796, %f797}, [%rd2+68];
	add.ftz.f32 	%f1025, %f1025, %f794;
	add.ftz.f32 	%f1026, %f1026, %f795;
	add.ftz.f32 	%f1027, %f1027, %f796;
	mov.u32 	%r538, %r491;
	mov.u32 	%r539, %r492;

BB5_89:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r503, %r95, 4096;
	setp.eq.s32	%p61, %r503, 0;
	@%p61 bra 	BB5_97;

	and.b32  	%r504, %r95, 512;
	setp.eq.s32	%p62, %r504, 0;
	@%p62 bra 	BB5_93;
	bra.uni 	BB5_91;

BB5_93:
	ld.local.f32 	%f1068, [%rd2+80];
	bra.uni 	BB5_94;

BB5_91:
	st.local.f32 	[%rd2+80], %f1068;
	ld.local.v4.f32 	{%f801, %f802, %f803, %f804}, [%rd2+100];
	ld.local.v4.f32 	{%f808, %f809, %f810, %f811}, [%rd2+68];
	fma.rn.ftz.f32 	%f815, %f1068, %f802, %f809;
	fma.rn.ftz.f32 	%f816, %f1068, %f801, %f808;
	st.local.v2.f32 	[%rd2+68], {%f816, %f815};
	fma.rn.ftz.f32 	%f817, %f1068, %f803, %f810;
	st.local.f32 	[%rd2+76], %f817;
	setp.lt.u32	%p63, %r90, %r482;
	@%p63 bra 	BB5_94;

	ld.local.v4.f32 	{%f818, %f819, %f820, %f821}, [%rd18];
	add.ftz.f32 	%f825, %f741, %f819;
	add.ftz.f32 	%f826, %f740, %f818;
	st.local.v2.f32 	[%rd18], {%f826, %f825};
	add.ftz.f32 	%f827, %f180, %f820;
	st.local.f32 	[%rd2+-20], %f827;

BB5_94:
	ld.local.v4.f32 	{%f828, %f829, %f830, %f831}, [%rd2+36];
	add.ftz.f32 	%f835, %f828, 0f38D1B717;
	add.ftz.f32 	%f836, %f829, 0f38D1B717;
	add.ftz.f32 	%f837, %f830, 0f38D1B717;
	neg.ftz.f32 	%f838, %f1068;
	div.approx.ftz.f32 	%f839, %f838, %f835;
	div.approx.ftz.f32 	%f840, %f838, %f836;
	div.approx.ftz.f32 	%f841, %f838, %f837;
	mul.ftz.f32 	%f842, %f839, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f201, %f842;
	mul.ftz.f32 	%f843, %f840, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f202, %f843;
	mul.ftz.f32 	%f844, %f841, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f203, %f844;
	mul.ftz.f32 	%f1073, %f1073, %f201;
	mul.ftz.f32 	%f1074, %f1074, %f202;
	mul.ftz.f32 	%f1075, %f1075, %f203;
	and.b32  	%r505, %r95, 16777216;
	setp.eq.s32	%p64, %r505, 0;
	@%p64 bra 	BB5_97;

	ld.local.v4.f32 	{%f845, %f846, %f847, %f848}, [%rd2+-12];
	mul.ftz.f32 	%f852, %f202, %f846;
	mul.ftz.f32 	%f853, %f201, %f845;
	st.local.v2.f32 	[%rd2+-12], {%f853, %f852};
	mul.ftz.f32 	%f854, %f203, %f847;
	st.local.f32 	[%rd2+-4], %f854;
	@%p62 bra 	BB5_97;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB5_97:
	ld.local.v4.f32 	{%f855, %f856, %f857, %f858}, [%rd18];
	fma.rn.ftz.f32 	%f1084, %f1073, %f855, %f1084;
	fma.rn.ftz.f32 	%f1083, %f1074, %f856, %f1083;
	fma.rn.ftz.f32 	%f1082, %f1075, %f857, %f1082;
	setp.lt.s32	%p66, %r98, 0;
	@%p66 bra 	BB5_109;

	ld.local.f32 	%f862, [%rd2+32];
	setp.le.ftz.f32	%p67, %f862, 0f00000000;
	@%p67 bra 	BB5_109;

	ld.local.v2.f32 	{%f863, %f864}, [%rd2+20];
	setp.neu.ftz.f32	%p68, %f863, 0f00000000;
	setp.neu.ftz.f32	%p69, %f864, 0f00000000;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB5_101;

	ld.local.f32 	%f865, [%rd2+28];
	setp.eq.ftz.f32	%p71, %f865, 0f00000000;
	@%p71 bra 	BB5_109;

BB5_101:
	mul.ftz.f32 	%f1073, %f1073, %f863;
	mul.ftz.f32 	%f1074, %f1074, %f864;
	ld.local.f32 	%f866, [%rd2+28];
	mul.ftz.f32 	%f1075, %f1075, %f866;
	setp.ge.u32	%p72, %r481, %r90;
	@%p72 bra 	BB5_104;

	max.ftz.f32 	%f867, %f1073, %f1074;
	max.ftz.f32 	%f218, %f867, %f1075;
	ld.local.u32 	%r507, [%rd2];
	mad.lo.s32 	%r508, %r507, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r508;
	and.b32  	%r509, %r508, 16777215;
	cvt.rn.f32.u32	%f868, %r509;
	div.approx.ftz.f32 	%f870, %f868, %f370;
	setp.lt.ftz.f32	%p73, %f218, %f870;
	@%p73 bra 	BB5_109;

	rcp.approx.ftz.f32 	%f871, %f218;
	mul.ftz.f32 	%f1073, %f1073, %f871;
	mul.ftz.f32 	%f1074, %f1074, %f871;
	mul.ftz.f32 	%f1075, %f1075, %f871;

BB5_104:
	and.b32  	%r510, %r98, 288;
	setp.ne.s32	%p74, %r510, 256;
	@%p74 bra 	BB5_108;

	and.b32  	%r511, %r98, 16;
	setp.eq.s32	%p75, %r511, 0;
	@%p75 bra 	BB5_107;
	bra.uni 	BB5_106;

BB5_107:
	add.s32 	%r522, %r82, -1;
	max.s32 	%r82, %r522, %r501;
	bra.uni 	BB5_108;

BB5_106:
	add.s32 	%r512, %r82, 1;
	mov.u32 	%r513, 3;
	min.s32 	%r82, %r512, %r513;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r514, %r515, %r516, %r517}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r514, %r515, %r516, %r517};
	ld.local.v4.f32 	{%f872, %f873, %f874, %f875}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f872, %f873, %f874, %f875};
	ld.local.f32 	%f880, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f880;

BB5_108:
	setp.lt.u32	%p76, %r90, %r482;
	@%p76 bra 	BB5_82;
	bra.uni 	BB5_109;

BB5_80:
	mov.f32 	%f1083, %f1082;
	mov.f32 	%f1084, %f1082;

BB5_109:
	ld.local.f32 	%f1085, [%rd2+96];
	setp.eq.ftz.f32	%p77, %f1057, %f1058;
	@%p77 bra 	BB5_111;

	mul.ftz.f32 	%f1085, %f1085, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1085;

BB5_111:
	add.ftz.f32 	%f881, %f1057, %f1058;
	add.ftz.f32 	%f882, %f881, %f1085;
	rcp.approx.ftz.f32 	%f883, %f882;
	mul.ftz.f32 	%f884, %f1056, %f1058;
	fma.rn.ftz.f32 	%f885, %f1028, %f1057, %f884;
	mul.ftz.f32 	%f886, %f1055, %f1058;
	fma.rn.ftz.f32 	%f887, %f1029, %f1057, %f886;
	mul.ftz.f32 	%f888, %f1054, %f1058;
	fma.rn.ftz.f32 	%f889, %f1030, %f1057, %f888;
	fma.rn.ftz.f32 	%f890, %f1084, %f1085, %f885;
	fma.rn.ftz.f32 	%f891, %f1083, %f1085, %f887;
	fma.rn.ftz.f32 	%f892, %f1082, %f1085, %f889;
	mul.ftz.f32 	%f1028, %f883, %f890;
	mul.ftz.f32 	%f1029, %f883, %f891;
	mul.ftz.f32 	%f1030, %f883, %f892;
	mul.ftz.f32 	%f893, %f721, %f1058;
	mul.ftz.f32 	%f894, %f722, %f1058;
	mul.ftz.f32 	%f895, %f723, %f1058;
	fma.rn.ftz.f32 	%f896, %f1089, %f1057, %f893;
	fma.rn.ftz.f32 	%f897, %f1090, %f1057, %f894;
	fma.rn.ftz.f32 	%f898, %f1091, %f1057, %f895;
	ld.local.v4.f32 	{%f899, %f900, %f901, %f902}, [%rd2+-12];
	fma.rn.ftz.f32 	%f906, %f1085, %f899, %f896;
	fma.rn.ftz.f32 	%f907, %f1085, %f900, %f897;
	fma.rn.ftz.f32 	%f908, %f1085, %f901, %f898;
	mul.ftz.f32 	%f1089, %f883, %f906;
	mul.ftz.f32 	%f1090, %f883, %f907;
	mul.ftz.f32 	%f1091, %f883, %f908;
	mul.ftz.f32 	%f909, %f725, %f1058;
	mul.ftz.f32 	%f910, %f726, %f1058;
	mul.ftz.f32 	%f911, %f727, %f1058;
	fma.rn.ftz.f32 	%f912, %f1086, %f1057, %f909;
	fma.rn.ftz.f32 	%f913, %f1087, %f1057, %f910;
	fma.rn.ftz.f32 	%f914, %f1088, %f1057, %f911;
	ld.local.v4.f32 	{%f915, %f916, %f917, %f918}, [%rd2+4];
	fma.rn.ftz.f32 	%f922, %f1085, %f915, %f912;
	fma.rn.ftz.f32 	%f923, %f1085, %f916, %f913;
	fma.rn.ftz.f32 	%f924, %f1085, %f917, %f914;
	mul.ftz.f32 	%f1086, %f883, %f922;
	mul.ftz.f32 	%f1087, %f883, %f923;
	mul.ftz.f32 	%f1088, %f883, %f924;
	mul.ftz.f32 	%f1025, %f1025, 0f3EAAAAAB;
	mul.ftz.f32 	%f1026, %f1026, 0f3EAAAAAB;
	mul.ftz.f32 	%f1027, %f1027, 0f3EAAAAAB;

BB5_112:
	mul.ftz.f32 	%f929, %f1087, %f1087;
	fma.rn.ftz.f32 	%f930, %f1086, %f1086, %f929;
	fma.rn.ftz.f32 	%f931, %f1088, %f1088, %f930;
	rsqrt.approx.ftz.f32 	%f932, %f931;
	mul.ftz.f32 	%f258, %f1086, %f932;
	mul.ftz.f32 	%f259, %f1087, %f932;
	mul.ftz.f32 	%f260, %f1088, %f932;
	abs.ftz.f32 	%f933, %f1028;
	setp.gtu.ftz.f32	%p78, %f933, 0f7F800000;
	abs.ftz.f32 	%f934, %f1029;
	setp.gtu.ftz.f32	%p79, %f934, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	abs.ftz.f32 	%f935, %f1030;
	setp.gtu.ftz.f32	%p81, %f935, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f933, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f934, 0f7F800000;
	or.pred  	%p86, %p84, %p85;
	setp.eq.ftz.f32	%p87, %f935, 0f7F800000;
	or.pred  	%p1, %p86, %p87;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p88, %r106, 0;
	mov.f32 	%f1098, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1099, %f1098;
	mov.f32 	%f1100, %f1098;
	mov.f32 	%f1101, %f1098;
	@%p88 bra 	BB5_114;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1098, %f1099, %f1100, %f1101}, [%rd111];

BB5_114:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f940, 0f00000000, %f1028, %p1;
	selp.f32	%f941, 0f00000000, %f1029, %p1;
	selp.f32	%f942, 0f00000000, %f1030, %p1;
	selp.f32	%f943, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f944, %f943, %f1101;
	add.ftz.f32 	%f945, %f942, %f1100;
	add.ftz.f32 	%f946, %f941, %f1099;
	add.ftz.f32 	%f947, %f940, %f1098;
	st.global.v4.f32 	[%rd114], {%f947, %f946, %f945, %f944};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p89, %rd11, 0;
	@%p89 bra 	BB5_118;

	abs.ftz.f32 	%f952, %f1089;
	setp.gtu.ftz.f32	%p91, %f952, 0f7F800000;
	abs.ftz.f32 	%f953, %f1090;
	setp.gtu.ftz.f32	%p92, %f953, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	abs.ftz.f32 	%f954, %f1091;
	setp.gtu.ftz.f32	%p94, %f954, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f952, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f953, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	setp.eq.ftz.f32	%p100, %f954, 0f7F800000;
	or.pred  	%p101, %p99, %p100;
	selp.f32	%f269, 0f00000000, %f1089, %p101;
	selp.f32	%f270, 0f00000000, %f1090, %p101;
	selp.f32	%f271, 0f00000000, %f1091, %p101;
	mov.f32 	%f1102, 0f00000000;
	mov.f32 	%f1103, %f1102;
	mov.f32 	%f1104, %f1102;
	mov.f32 	%f1105, %f1102;
	@%p88 bra 	BB5_117;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1102, %f1103, %f1104, %f958}, [%rd117];
	add.ftz.f32 	%f1105, %f958, 0f00000000;

BB5_117:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f960, %f271, %f1104;
	add.ftz.f32 	%f961, %f270, %f1103;
	add.ftz.f32 	%f962, %f269, %f1102;
	st.global.v4.f32 	[%rd120], {%f962, %f961, %f960, %f1105};

BB5_118:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p102, %rd12, 0;
	@%p102 bra 	BB5_122;

	abs.ftz.f32 	%f967, %f258;
	setp.gtu.ftz.f32	%p104, %f967, 0f7F800000;
	abs.ftz.f32 	%f968, %f259;
	setp.gtu.ftz.f32	%p105, %f968, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	abs.ftz.f32 	%f969, %f260;
	setp.gtu.ftz.f32	%p107, %f969, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f967, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f968, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	setp.eq.ftz.f32	%p113, %f969, 0f7F800000;
	or.pred  	%p114, %p112, %p113;
	selp.f32	%f280, 0f00000000, %f258, %p114;
	selp.f32	%f281, 0f00000000, %f259, %p114;
	selp.f32	%f282, 0f00000000, %f260, %p114;
	mov.f32 	%f1106, 0f00000000;
	mov.f32 	%f1107, %f1106;
	mov.f32 	%f1108, %f1106;
	mov.f32 	%f1109, %f1106;
	@%p88 bra 	BB5_121;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1106, %f1107, %f1108, %f973}, [%rd123];
	add.ftz.f32 	%f1109, %f973, 0f00000000;

BB5_121:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f975, %f282, %f1108;
	add.ftz.f32 	%f976, %f281, %f1107;
	add.ftz.f32 	%f977, %f280, %f1106;
	st.global.v4.f32 	[%rd126], {%f977, %f976, %f975, %f1109};

BB5_122:
	setp.lt.u64	%p115, %rd9, 4294967296;
	@%p115 bra 	BB5_124;

	not.b32 	%r524, %r113;
	add.s32 	%r525, %r111, %r524;
	mad.lo.s32 	%r526, %r525, %r110, %r112;
	ld.const.v2.f32 	{%f978, %f979}, [params+80];
	sub.ftz.f32 	%f982, %f1025, %f978;
	sub.ftz.f32 	%f983, %f1026, %f979;
	ld.const.f32 	%f984, [params+88];
	sub.ftz.f32 	%f985, %f1027, %f984;
	mul.ftz.f32 	%f986, %f983, %f983;
	fma.rn.ftz.f32 	%f987, %f982, %f982, %f986;
	fma.rn.ftz.f32 	%f988, %f985, %f985, %f987;
	sqrt.approx.ftz.f32 	%f989, %f988;
	mul.ftz.f32 	%f990, %f38, %f323;
	mul.ftz.f32 	%f991, %f39, %f324;
	neg.ftz.f32 	%f992, %f991;
	sub.ftz.f32 	%f993, %f992, %f990;
	mul.ftz.f32 	%f994, %f40, %f10;
	sub.ftz.f32 	%f995, %f993, %f994;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r526, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f996, %f989, %f995;
	st.global.v4.f32 	[%rd130], {%f1025, %f1026, %f1027, %f996};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r526, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r538, %r539};

BB5_124:
	ret;
}

	// .globl	__raygen__fisheye_chroma_camera
.visible .entry __raygen__fisheye_chroma_camera(

)
{
	.local .align 16 .b8 	__local_depot6[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<117>;
	.reg .f32 	%f<1130>;
	.reg .b32 	%r<568>;
	.reg .b64 	%rd<137>;


	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r110, %r111}, [params+64];
	// inline asm
	call (%r107), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r107, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r112, %r113}, [%rd16];
	add.s32 	%r114, %r110, -1;
	setp.gt.s32	%p2, %r112, %r114;
	add.s32 	%r115, %r111, -1;
	setp.gt.s32	%p3, %r113, %r115;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB6_128;

	mad.lo.s32 	%r116, %r113, %r110, %r112;
	ld.const.v2.u32 	{%r117, %r118}, [params+8];
	shl.b32 	%r121, %r117, 4;
	add.s32 	%r122, %r121, -1556008596;
	add.s32 	%r123, %r117, -1640531527;
	shr.u32 	%r124, %r117, 5;
	add.s32 	%r125, %r124, -939442524;
	xor.b32  	%r126, %r122, %r123;
	xor.b32  	%r127, %r126, %r125;
	add.s32 	%r128, %r116, %r127;
	shl.b32 	%r129, %r128, 4;
	add.s32 	%r130, %r129, -1383041155;
	add.s32 	%r131, %r128, -1640531527;
	xor.b32  	%r132, %r130, %r131;
	shr.u32 	%r133, %r128, 5;
	add.s32 	%r134, %r133, 2123724318;
	xor.b32  	%r135, %r132, %r134;
	add.s32 	%r136, %r135, %r117;
	shl.b32 	%r137, %r136, 4;
	add.s32 	%r138, %r137, -1556008596;
	add.s32 	%r139, %r136, 1013904242;
	shr.u32 	%r140, %r136, 5;
	add.s32 	%r141, %r140, -939442524;
	xor.b32  	%r142, %r138, %r139;
	xor.b32  	%r143, %r142, %r141;
	add.s32 	%r144, %r143, %r128;
	shl.b32 	%r145, %r144, 4;
	add.s32 	%r146, %r145, -1383041155;
	add.s32 	%r147, %r144, 1013904242;
	xor.b32  	%r148, %r146, %r147;
	shr.u32 	%r149, %r144, 5;
	add.s32 	%r150, %r149, 2123724318;
	xor.b32  	%r151, %r148, %r150;
	add.s32 	%r152, %r151, %r136;
	shl.b32 	%r153, %r152, 4;
	add.s32 	%r154, %r153, -1556008596;
	add.s32 	%r155, %r152, -626627285;
	shr.u32 	%r156, %r152, 5;
	add.s32 	%r157, %r156, -939442524;
	xor.b32  	%r158, %r154, %r155;
	xor.b32  	%r159, %r158, %r157;
	add.s32 	%r160, %r159, %r144;
	shl.b32 	%r161, %r160, 4;
	add.s32 	%r162, %r161, -1383041155;
	add.s32 	%r163, %r160, -626627285;
	xor.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r160, 5;
	add.s32 	%r166, %r165, 2123724318;
	xor.b32  	%r167, %r164, %r166;
	add.s32 	%r168, %r167, %r152;
	shl.b32 	%r169, %r168, 4;
	add.s32 	%r170, %r169, -1556008596;
	add.s32 	%r171, %r168, 2027808484;
	shr.u32 	%r172, %r168, 5;
	add.s32 	%r173, %r172, -939442524;
	xor.b32  	%r174, %r170, %r171;
	xor.b32  	%r175, %r174, %r173;
	add.s32 	%r176, %r175, %r160;
	shl.b32 	%r177, %r176, 4;
	add.s32 	%r178, %r177, -1383041155;
	add.s32 	%r179, %r176, 2027808484;
	xor.b32  	%r180, %r178, %r179;
	shr.u32 	%r181, %r176, 5;
	add.s32 	%r182, %r181, 2123724318;
	xor.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r183, %r168;
	shl.b32 	%r185, %r184, 4;
	add.s32 	%r186, %r185, -1556008596;
	add.s32 	%r187, %r184, 387276957;
	shr.u32 	%r188, %r184, 5;
	add.s32 	%r189, %r188, -939442524;
	xor.b32  	%r190, %r186, %r187;
	xor.b32  	%r191, %r190, %r189;
	add.s32 	%r192, %r191, %r176;
	shl.b32 	%r193, %r192, 4;
	add.s32 	%r194, %r193, -1383041155;
	add.s32 	%r195, %r192, 387276957;
	xor.b32  	%r196, %r194, %r195;
	shr.u32 	%r197, %r192, 5;
	add.s32 	%r198, %r197, 2123724318;
	xor.b32  	%r199, %r196, %r198;
	add.s32 	%r200, %r199, %r184;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1556008596;
	add.s32 	%r203, %r200, -1253254570;
	shr.u32 	%r204, %r200, 5;
	add.s32 	%r205, %r204, -939442524;
	xor.b32  	%r206, %r202, %r203;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r192;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1383041155;
	add.s32 	%r211, %r208, -1253254570;
	xor.b32  	%r212, %r210, %r211;
	shr.u32 	%r213, %r208, 5;
	add.s32 	%r214, %r213, 2123724318;
	xor.b32  	%r215, %r212, %r214;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1556008596;
	add.s32 	%r219, %r216, 1401181199;
	shr.u32 	%r220, %r216, 5;
	add.s32 	%r221, %r220, -939442524;
	xor.b32  	%r222, %r218, %r219;
	xor.b32  	%r223, %r222, %r221;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1383041155;
	add.s32 	%r227, %r224, 1401181199;
	xor.b32  	%r228, %r226, %r227;
	shr.u32 	%r229, %r224, 5;
	add.s32 	%r230, %r229, 2123724318;
	xor.b32  	%r231, %r228, %r230;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1556008596;
	add.s32 	%r235, %r232, -239350328;
	shr.u32 	%r236, %r232, 5;
	add.s32 	%r237, %r236, -939442524;
	xor.b32  	%r238, %r234, %r235;
	xor.b32  	%r239, %r238, %r237;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1383041155;
	add.s32 	%r243, %r240, -239350328;
	xor.b32  	%r244, %r242, %r243;
	shr.u32 	%r245, %r240, 5;
	add.s32 	%r246, %r245, 2123724318;
	xor.b32  	%r247, %r244, %r246;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1556008596;
	add.s32 	%r251, %r248, -1879881855;
	shr.u32 	%r252, %r248, 5;
	add.s32 	%r253, %r252, -939442524;
	xor.b32  	%r254, %r250, %r251;
	xor.b32  	%r255, %r254, %r253;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1383041155;
	add.s32 	%r259, %r256, -1879881855;
	xor.b32  	%r260, %r258, %r259;
	shr.u32 	%r261, %r256, 5;
	add.s32 	%r262, %r261, 2123724318;
	xor.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1556008596;
	add.s32 	%r267, %r264, 774553914;
	shr.u32 	%r268, %r264, 5;
	add.s32 	%r269, %r268, -939442524;
	xor.b32  	%r270, %r266, %r267;
	xor.b32  	%r271, %r270, %r269;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1383041155;
	add.s32 	%r275, %r272, 774553914;
	xor.b32  	%r276, %r274, %r275;
	shr.u32 	%r277, %r272, 5;
	add.s32 	%r278, %r277, 2123724318;
	xor.b32  	%r279, %r276, %r278;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1556008596;
	add.s32 	%r283, %r280, -865977613;
	shr.u32 	%r284, %r280, 5;
	add.s32 	%r285, %r284, -939442524;
	xor.b32  	%r286, %r282, %r283;
	xor.b32  	%r287, %r286, %r285;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1383041155;
	add.s32 	%r291, %r288, -865977613;
	xor.b32  	%r292, %r290, %r291;
	shr.u32 	%r293, %r288, 5;
	add.s32 	%r294, %r293, 2123724318;
	xor.b32  	%r295, %r292, %r294;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1556008596;
	add.s32 	%r299, %r296, 1788458156;
	shr.u32 	%r300, %r296, 5;
	add.s32 	%r301, %r300, -939442524;
	xor.b32  	%r302, %r298, %r299;
	xor.b32  	%r303, %r302, %r301;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1383041155;
	add.s32 	%r307, %r304, 1788458156;
	xor.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r304, 5;
	add.s32 	%r310, %r309, 2123724318;
	xor.b32  	%r311, %r308, %r310;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1556008596;
	add.s32 	%r315, %r312, 147926629;
	shr.u32 	%r316, %r312, 5;
	add.s32 	%r317, %r316, -939442524;
	xor.b32  	%r318, %r314, %r315;
	xor.b32  	%r319, %r318, %r317;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1383041155;
	add.s32 	%r323, %r320, 147926629;
	xor.b32  	%r324, %r322, %r323;
	shr.u32 	%r325, %r320, 5;
	add.s32 	%r326, %r325, 2123724318;
	xor.b32  	%r327, %r324, %r326;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1556008596;
	add.s32 	%r331, %r328, -1492604898;
	shr.u32 	%r332, %r328, 5;
	add.s32 	%r333, %r332, -939442524;
	xor.b32  	%r334, %r330, %r331;
	xor.b32  	%r335, %r334, %r333;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1383041155;
	add.s32 	%r339, %r336, -1492604898;
	xor.b32  	%r340, %r338, %r339;
	shr.u32 	%r341, %r336, 5;
	add.s32 	%r342, %r341, 2123724318;
	xor.b32  	%r343, %r340, %r342;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1556008596;
	add.s32 	%r347, %r344, 1161830871;
	shr.u32 	%r348, %r344, 5;
	add.s32 	%r349, %r348, -939442524;
	xor.b32  	%r350, %r346, %r347;
	xor.b32  	%r351, %r350, %r349;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1383041155;
	add.s32 	%r355, %r352, 1161830871;
	xor.b32  	%r356, %r354, %r355;
	shr.u32 	%r357, %r352, 5;
	add.s32 	%r358, %r357, 2123724318;
	xor.b32  	%r359, %r356, %r358;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1556008596;
	add.s32 	%r363, %r360, -478700656;
	shr.u32 	%r364, %r360, 5;
	add.s32 	%r365, %r364, -939442524;
	xor.b32  	%r366, %r362, %r363;
	xor.b32  	%r367, %r366, %r365;
	add.s32 	%r530, %r367, %r352;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r530;
	setp.eq.s32	%p5, %r118, 0;
	mov.f32 	%f1014, 0f3F000000;
	@%p5 bra 	BB6_2;

	mad.lo.s32 	%r368, %r530, 1664525, 1013904223;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f302, %r369;
	mov.f32 	%f303, 0f4B800000;
	div.approx.ftz.f32 	%f1014, %f302, %f303;
	mad.lo.s32 	%r530, %r368, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r530;
	and.b32  	%r370, %r530, 16777215;
	cvt.rn.f32.u32	%f304, %r370;
	div.approx.ftz.f32 	%f1015, %f304, %f303;
	bra.uni 	BB6_4;

BB6_2:
	mov.f32 	%f1015, %f1014;

BB6_4:
	cvt.rn.f32.s32	%f305, %r112;
	add.ftz.f32 	%f306, %f305, %f1014;
	cvt.rn.f32.s32	%f307, %r113;
	add.ftz.f32 	%f308, %f307, %f1015;
	mad.lo.s32 	%r371, %r530, 1664525, 1013904223;
	and.b32  	%r372, %r371, 16777215;
	cvt.rn.f32.u32	%f309, %r372;
	mov.f32 	%f310, 0f4B800000;
	div.approx.ftz.f32 	%f311, %f309, %f310;
	add.ftz.f32 	%f5, %f311, %f311;
	ld.const.v2.f32 	{%f312, %f313}, [params+184];
	add.ftz.f32 	%f7, %f5, 0fBF800000;
	mul.ftz.f32 	%f315, %f313, %f7;
	ld.const.f32 	%f316, [params+236];
	mul.ftz.f32 	%f317, %f316, %f7;
	mov.f32 	%f318, 0f3F800000;
	sub.ftz.f32 	%f319, %f318, %f315;
	sub.ftz.f32 	%f320, %f318, %f317;
	add.ftz.f32 	%f321, %f320, %f320;
	ld.const.v2.f32 	{%f322, %f323}, [params+136];
	mul.ftz.f32 	%f326, %f323, %f321;
	cvt.rn.f32.s32	%f327, %r110;
	div.approx.ftz.f32 	%f328, %f306, %f327;
	cvt.rn.f32.s32	%f329, %r111;
	div.approx.ftz.f32 	%f330, %f308, %f329;
	add.ftz.f32 	%f331, %f328, 0fBF000000;
	add.ftz.f32 	%f332, %f330, 0fBF000000;
	mul.ftz.f32 	%f333, %f331, %f326;
	mul.ftz.f32 	%f334, %f332, %f326;
	div.approx.ftz.f32 	%f335, %f327, %f329;
	mul.ftz.f32 	%f336, %f335, %f333;
	sin.approx.ftz.f32 	%f337, %f336;
	neg.ftz.f32 	%f338, %f337;
	ld.const.v2.f32 	{%f339, %f340}, [params+144];
	mul.ftz.f32 	%f341, %f339, %f338;
	mul.ftz.f32 	%f342, %f340, %f338;
	ld.const.f32 	%f10, [params+152];
	mul.ftz.f32 	%f343, %f10, %f338;
	cos.approx.ftz.f32 	%f344, %f336;
	ld.const.v2.f32 	{%f345, %f346}, [params+176];
	mul.ftz.f32 	%f347, %f344, %f345;
	mul.ftz.f32 	%f348, %f344, %f346;
	mul.ftz.f32 	%f349, %f344, %f312;
	sub.ftz.f32 	%f350, %f341, %f347;
	sub.ftz.f32 	%f351, %f342, %f348;
	sub.ftz.f32 	%f352, %f343, %f349;
	sin.approx.ftz.f32 	%f353, %f334;
	neg.ftz.f32 	%f354, %f353;
	ld.const.v2.f32 	{%f355, %f356}, [params+160];
	mul.ftz.f32 	%f357, %f355, %f354;
	mul.ftz.f32 	%f358, %f356, %f354;
	ld.const.f32 	%f15, [params+168];
	mul.ftz.f32 	%f359, %f15, %f354;
	cos.approx.ftz.f32 	%f360, %f334;
	mul.ftz.f32 	%f361, %f360, %f345;
	mul.ftz.f32 	%f362, %f360, %f346;
	mul.ftz.f32 	%f363, %f360, %f312;
	sub.ftz.f32 	%f364, %f357, %f361;
	sub.ftz.f32 	%f365, %f358, %f362;
	sub.ftz.f32 	%f366, %f359, %f363;
	ld.const.v2.f32 	{%f367, %f368}, [params+80];
	ld.const.v2.f32 	{%f369, %f370}, [params+88];
	mul.ftz.f32 	%f372, %f319, %f370;
	ld.const.v2.f32 	{%f373, %f374}, [params+128];
	mul.ftz.f32 	%f377, %f374, %f374;
	fma.rn.ftz.f32 	%f378, %f373, %f373, %f377;
	fma.rn.ftz.f32 	%f379, %f322, %f322, %f378;
	sqrt.approx.ftz.f32 	%f380, %f379;
	mul.ftz.f32 	%f381, %f372, %f380;
	add.ftz.f32 	%f382, %f350, %f364;
	add.ftz.f32 	%f383, %f351, %f365;
	add.ftz.f32 	%f384, %f352, %f366;
	mul.ftz.f32 	%f385, %f383, %f383;
	fma.rn.ftz.f32 	%f386, %f382, %f382, %f385;
	fma.rn.ftz.f32 	%f387, %f384, %f384, %f386;
	rsqrt.approx.ftz.f32 	%f388, %f387;
	mul.ftz.f32 	%f389, %f382, %f388;
	mul.ftz.f32 	%f390, %f383, %f388;
	mul.ftz.f32 	%f391, %f384, %f388;
	fma.rn.ftz.f32 	%f19, %f381, %f389, %f367;
	fma.rn.ftz.f32 	%f20, %f381, %f390, %f368;
	fma.rn.ftz.f32 	%f21, %f381, %f391, %f369;
	mad.lo.s32 	%r373, %r371, 1664525, 1013904223;
	and.b32  	%r374, %r373, 16777215;
	cvt.rn.f32.u32	%f392, %r374;
	div.approx.ftz.f32 	%f393, %f392, %f310;
	mad.lo.s32 	%r375, %r373, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r375;
	and.b32  	%r376, %r375, 16777215;
	cvt.rn.f32.u32	%f394, %r376;
	div.approx.ftz.f32 	%f395, %f394, %f310;
	ld.const.f32 	%f22, [params+108];
	fma.rn.ftz.f32 	%f23, %f393, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f1021, %f395, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f396, %f1021;
	setp.gt.ftz.f32	%p6, %f23, %f396;
	@%p6 bra 	BB6_10;
	bra.uni 	BB6_5;

BB6_10:
	setp.gt.ftz.f32	%p9, %f23, %f1021;
	@%p9 bra 	BB6_12;
	bra.uni 	BB6_11;

BB6_12:
	div.approx.ftz.f32 	%f1018, %f1021, %f23;
	mov.f32 	%f1021, %f23;
	bra.uni 	BB6_13;

BB6_5:
	setp.lt.ftz.f32	%p7, %f23, %f1021;
	@%p7 bra 	BB6_8;
	bra.uni 	BB6_6;

BB6_8:
	div.approx.ftz.f32 	%f401, %f1021, %f23;
	add.ftz.f32 	%f402, %f401, 0f40800000;
	mul.ftz.f32 	%f1016, %f402, 0f3F490FDB;
	mov.f32 	%f1021, %f23;
	bra.uni 	BB6_9;

BB6_11:
	div.approx.ftz.f32 	%f403, %f23, %f1021;
	mov.f32 	%f404, 0f40000000;
	sub.ftz.f32 	%f1018, %f404, %f403;

BB6_13:
	mul.ftz.f32 	%f1016, %f1018, 0f3F490FDB;
	bra.uni 	BB6_14;

BB6_6:
	mov.f32 	%f1016, 0f00000000;
	setp.eq.ftz.f32	%p8, %f1021, 0f00000000;
	@%p8 bra 	BB6_9;

	div.approx.ftz.f32 	%f398, %f23, %f1021;
	mov.f32 	%f399, 0f40C00000;
	sub.ftz.f32 	%f400, %f399, %f398;
	mul.ftz.f32 	%f1016, %f400, 0f3F490FDB;

BB6_9:
	neg.ftz.f32 	%f1021, %f1021;

BB6_14:
	sub.ftz.f32 	%f406, %f318, %f22;
	fma.rn.ftz.f32 	%f407, %f406, %f1021, %f22;
	cos.approx.ftz.f32 	%f408, %f1016;
	mul.ftz.f32 	%f409, %f408, %f407;
	sin.approx.ftz.f32 	%f410, %f1016;
	mul.ftz.f32 	%f411, %f407, %f410;
	mul.ftz.f32 	%f412, %f411, %f355;
	mul.ftz.f32 	%f413, %f411, %f356;
	mul.ftz.f32 	%f414, %f411, %f15;
	fma.rn.ftz.f32 	%f415, %f409, %f339, %f412;
	fma.rn.ftz.f32 	%f416, %f409, %f340, %f413;
	fma.rn.ftz.f32 	%f417, %f409, %f10, %f414;
	ld.const.f32 	%f418, [params+124];
	fma.rn.ftz.f32 	%f37, %f418, %f415, %f367;
	fma.rn.ftz.f32 	%f38, %f418, %f416, %f368;
	fma.rn.ftz.f32 	%f39, %f418, %f417, %f369;
	sub.ftz.f32 	%f419, %f19, %f37;
	sub.ftz.f32 	%f420, %f20, %f38;
	sub.ftz.f32 	%f421, %f21, %f39;
	mul.ftz.f32 	%f422, %f420, %f420;
	fma.rn.ftz.f32 	%f423, %f419, %f419, %f422;
	fma.rn.ftz.f32 	%f424, %f421, %f421, %f423;
	rsqrt.approx.ftz.f32 	%f425, %f424;
	mul.ftz.f32 	%f40, %f425, %f419;
	mul.ftz.f32 	%f41, %f425, %f420;
	mul.ftz.f32 	%f42, %f425, %f421;
	mov.u32 	%r555, 268435456;
	st.local.u32 	[%rd2+-16], %r555;
	st.local.v2.f32 	[%rd2+68], {%f37, %f38};
	st.local.f32 	[%rd2+76], %f39;
	st.local.v2.f32 	[%rd2+100], {%f40, %f41};
	st.local.f32 	[%rd2+108], %f42;
	setp.gt.ftz.f32	%p10, %f5, 0f3F800000;
	@%p10 bra 	BB6_16;
	bra.uni 	BB6_15;

BB6_16:
	add.ftz.f32 	%f430, %f7, %f7;
	mov.f32 	%f431, 0f40000000;
	sub.ftz.f32 	%f1094, %f431, %f430;
	add.ftz.f32 	%f1095, %f430, %f430;
	mov.f32 	%f1093, 0f00000000;
	bra.uni 	BB6_17;

BB6_15:
	add.ftz.f32 	%f1094, %f5, %f5;
	mov.f32 	%f427, 0f40000000;
	sub.ftz.f32 	%f428, %f427, %f1094;
	add.ftz.f32 	%f1093, %f428, %f428;
	mov.f32 	%f1095, 0f00000000;

BB6_17:
	st.local.v2.f32 	[%rd2+20], {%f1093, %f1094};
	st.local.f32 	[%rd2+28], %f1095;
	st.local.f32 	[%rd2+112], %f5;
	mov.u32 	%r32, 285212672;
	mov.u32 	%r540, 0;
	st.local.v4.u32 	[%rd18], {%r540, %r540, %r540, %r32};
	st.local.v2.f32 	[%rd2+-12], {%f318, %f318};
	mov.u32 	%r382, 1065353216;
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1045, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f318, %f318, %f318, %f1045};
	st.local.u32 	[%rd2+48], %r540;
	st.local.v4.f32 	[%rd2+116], {%f1045, %f1045, %f1045, %f318};
	st.local.v4.u32 	[%rd2+4], {%r540, %r540, %r382, %r540};
	st.local.u32 	[%rd2+96], %r382;
	ld.const.u32 	%r539, [params+244];
	setp.eq.s32	%p11, %r539, 0;
	mov.u32 	%r541, -1;
	mov.u32 	%r542, %r541;
	mov.f32 	%f1046, %f1045;
	mov.f32 	%f1047, %f1045;
	mov.f32 	%f1048, %f1045;
	mov.f32 	%f1049, %f1045;
	mov.f32 	%f1050, %f1045;
	@%p11 bra 	BB6_46;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f50, [params+76];
	ld.const.v2.u32 	{%r387, %r539}, [params+240];
	ld.const.v2.f32 	{%f445, %f446}, [params+224];
	mov.u32 	%r16, -1;
	mov.f32 	%f1050, 0f00000000;
	ld.const.f32 	%f53, [params+232];
	mov.f32 	%f1041, %f1095;
	mov.f32 	%f1040, %f1094;
	mov.f32 	%f1039, %f1093;
	mov.f32 	%f1049, %f1050;
	mov.f32 	%f1048, %f1050;
	mov.f32 	%f1047, %f1050;
	mov.f32 	%f1046, %f1050;
	mov.f32 	%f1045, %f1050;
	mov.u32 	%r542, %r16;
	mov.u32 	%r541, %r16;

BB6_19:
	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd2+100];
	neg.ftz.f32 	%f455, %f450;
	neg.ftz.f32 	%f456, %f449;
	neg.ftz.f32 	%f457, %f448;
	st.local.v2.f32 	[%rd2+84], {%f457, %f456};
	st.local.f32 	[%rd2+92], %f455;
	st.local.v2.f32 	[%rd2+132], {%f318, %f318};
	mov.u32 	%r389, 1510874058;
	st.local.u32 	[%rd2+80], %r389;
	and.b32  	%r19, %r32, 822083586;
	st.local.u32 	[%rd2+-16], %r19;
	mov.f32 	%f1034, 0f5A0E1BCA;
	setp.lt.s32	%p12, %r16, 0;
	@%p12 bra 	BB6_24;

	or.b32  	%r390, %r19, 4096;
	st.local.u32 	[%rd2+-16], %r390;
	add.u64 	%rd22, %SPL, 0;
	mul.wide.s32 	%rd23, %r16, 16;
	add.s64 	%rd4, %rd22, %rd23;
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd4];
	add.u64 	%rd25, %SPL, 64;
	add.s64 	%rd26, %rd25, %rd23;
	ld.local.v4.f32 	{%f467, %f468, %f469, %f470}, [%rd26];
	st.local.v4.f32 	[%rd2+52], {%f467, %f468, %f469, %f470};
	add.u64 	%rd28, %SPL, 128;
	mul.wide.s32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.f32 	%f63, [%rd30];
	st.local.v4.f32 	[%rd2+36], {%f459, %f460, %f461, %f63};
	st.local.f32 	[%rd2+132], %f462;
	add.s32 	%r391, %r16, -1;
	setp.lt.s32	%p13, %r391, 0;
	@%p13 bra 	BB6_22;

	ld.local.f32 	%f475, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f475;

BB6_22:
	setp.leu.ftz.f32	%p14, %f63, 0f00000000;
	@%p14 bra 	BB6_24;

	ld.local.u32 	%r392, [%rd2];
	mad.lo.s32 	%r393, %r392, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r393;
	and.b32  	%r394, %r393, 16777215;
	cvt.rn.f32.u32	%f477, %r394;
	div.approx.ftz.f32 	%f479, %f477, %f310;
	lg2.approx.ftz.f32 	%f480, %f479;
	mul.ftz.f32 	%f481, %f480, 0fBF317218;
	mul.ftz.f32 	%f1034, %f481, %f63;

BB6_24:
	ld.local.v4.f32 	{%f491, %f492, %f493, %f494}, [%rd2+68];
	mov.u32 	%r403, 0;
	mov.u32 	%r399, 1;
	mov.u32 	%r402, 2;
	ld.local.v4.f32 	{%f495, %f496, %f497, %f498}, [%rd2+100];
	shr.u64 	%rd33, %rd17, 32;
	cvt.u32.u64	%r404, %rd33;
	cvt.u32.u64	%r405, %rd17;
	mov.u32 	%r407, -1;
	mov.f32 	%f490, 0f00000000;
	// inline asm
	call (%r395, %r396, %r397, %r398), _optix_trace_4, (%rd3, %f491, %f492, %f493, %f495, %f496, %f497, %f50, %f1034, %f490, %r399, %r403, %r403, %r402, %r403, %r404, %r405, %r407, %r407);
	// inline asm
	ld.local.u32 	%r408, [%rd2+16];
	add.s32 	%r540, %r408, 1;
	st.local.u32 	[%rd2+16], %r540;
	setp.ne.s32	%p15, %r408, 0;
	@%p15 bra 	BB6_26;

	ld.local.v4.f32 	{%f499, %f500, %f501, %f502}, [%rd2+68];
	add.ftz.f32 	%f1045, %f1045, %f499;
	add.ftz.f32 	%f1046, %f1046, %f500;
	add.ftz.f32 	%f1047, %f1047, %f501;
	mov.u32 	%r541, %r397;
	mov.u32 	%r542, %r398;

BB6_26:
	ld.local.u32 	%r29, [%rd2+-16];
	and.b32  	%r32, %r29, -805306369;
	st.local.u32 	[%rd2+-16], %r32;
	and.b32  	%r409, %r29, 4096;
	setp.eq.s32	%p16, %r409, 0;
	@%p16 bra 	BB6_34;

	and.b32  	%r410, %r29, 512;
	setp.eq.s32	%p17, %r410, 0;
	@%p17 bra 	BB6_30;
	bra.uni 	BB6_28;

BB6_30:
	ld.local.f32 	%f1034, [%rd2+80];
	bra.uni 	BB6_31;

BB6_28:
	st.local.f32 	[%rd2+80], %f1034;
	ld.local.v4.f32 	{%f506, %f507, %f508, %f509}, [%rd2+100];
	ld.local.v4.f32 	{%f513, %f514, %f515, %f516}, [%rd2+68];
	fma.rn.ftz.f32 	%f520, %f1034, %f507, %f514;
	fma.rn.ftz.f32 	%f521, %f1034, %f506, %f513;
	st.local.v2.f32 	[%rd2+68], {%f521, %f520};
	fma.rn.ftz.f32 	%f522, %f1034, %f508, %f515;
	st.local.f32 	[%rd2+76], %f522;
	setp.lt.u32	%p18, %r540, %r539;
	@%p18 bra 	BB6_31;

	ld.local.v4.f32 	{%f523, %f524, %f525, %f526}, [%rd18];
	add.ftz.f32 	%f530, %f446, %f524;
	add.ftz.f32 	%f531, %f445, %f523;
	st.local.v2.f32 	[%rd18], {%f531, %f530};
	add.ftz.f32 	%f532, %f53, %f525;
	st.local.f32 	[%rd2+-20], %f532;

BB6_31:
	ld.local.v4.f32 	{%f533, %f534, %f535, %f536}, [%rd2+36];
	add.ftz.f32 	%f540, %f533, 0f38D1B717;
	add.ftz.f32 	%f541, %f534, 0f38D1B717;
	add.ftz.f32 	%f542, %f535, 0f38D1B717;
	neg.ftz.f32 	%f543, %f1034;
	div.approx.ftz.f32 	%f544, %f543, %f540;
	div.approx.ftz.f32 	%f545, %f543, %f541;
	div.approx.ftz.f32 	%f546, %f543, %f542;
	mul.ftz.f32 	%f547, %f544, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f74, %f547;
	mul.ftz.f32 	%f548, %f545, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f75, %f548;
	mul.ftz.f32 	%f549, %f546, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f76, %f549;
	mul.ftz.f32 	%f1039, %f1039, %f74;
	mul.ftz.f32 	%f1040, %f1040, %f75;
	mul.ftz.f32 	%f1041, %f1041, %f76;
	and.b32  	%r411, %r29, 16777216;
	setp.eq.s32	%p19, %r411, 0;
	@%p19 bra 	BB6_34;

	ld.local.v4.f32 	{%f550, %f551, %f552, %f553}, [%rd2+-12];
	mul.ftz.f32 	%f557, %f75, %f551;
	mul.ftz.f32 	%f558, %f74, %f550;
	st.local.v2.f32 	[%rd2+-12], {%f558, %f557};
	mul.ftz.f32 	%f559, %f76, %f552;
	st.local.f32 	[%rd2+-4], %f559;
	@%p17 bra 	BB6_34;

	and.b32  	%r32, %r29, -822083585;
	st.local.u32 	[%rd2+-16], %r32;

BB6_34:
	ld.local.v4.f32 	{%f560, %f561, %f562, %f563}, [%rd18];
	fma.rn.ftz.f32 	%f1048, %f1039, %f560, %f1048;
	fma.rn.ftz.f32 	%f1049, %f1040, %f561, %f1049;
	fma.rn.ftz.f32 	%f1050, %f1041, %f562, %f1050;
	setp.lt.s32	%p21, %r32, 0;
	@%p21 bra 	BB6_46;

	ld.local.f32 	%f567, [%rd2+32];
	setp.le.ftz.f32	%p22, %f567, 0f00000000;
	@%p22 bra 	BB6_46;

	ld.local.v2.f32 	{%f568, %f569}, [%rd2+20];
	setp.neu.ftz.f32	%p23, %f568, 0f00000000;
	setp.neu.ftz.f32	%p24, %f569, 0f00000000;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	BB6_38;

	ld.local.f32 	%f570, [%rd2+28];
	setp.eq.ftz.f32	%p26, %f570, 0f00000000;
	@%p26 bra 	BB6_46;

BB6_38:
	mul.ftz.f32 	%f1039, %f1039, %f568;
	mul.ftz.f32 	%f1040, %f1040, %f569;
	ld.local.f32 	%f571, [%rd2+28];
	mul.ftz.f32 	%f1041, %f1041, %f571;
	setp.ge.u32	%p27, %r387, %r540;
	@%p27 bra 	BB6_41;

	max.ftz.f32 	%f572, %f1039, %f1040;
	max.ftz.f32 	%f91, %f572, %f1041;
	ld.local.u32 	%r413, [%rd2];
	mad.lo.s32 	%r414, %r413, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r414;
	and.b32  	%r415, %r414, 16777215;
	cvt.rn.f32.u32	%f573, %r415;
	div.approx.ftz.f32 	%f575, %f573, %f310;
	setp.lt.ftz.f32	%p28, %f91, %f575;
	@%p28 bra 	BB6_46;

	rcp.approx.ftz.f32 	%f576, %f91;
	mul.ftz.f32 	%f1039, %f1039, %f576;
	mul.ftz.f32 	%f1040, %f1040, %f576;
	mul.ftz.f32 	%f1041, %f1041, %f576;

BB6_41:
	and.b32  	%r416, %r32, 288;
	setp.ne.s32	%p29, %r416, 256;
	@%p29 bra 	BB6_45;

	and.b32  	%r417, %r32, 16;
	setp.eq.s32	%p30, %r417, 0;
	@%p30 bra 	BB6_44;
	bra.uni 	BB6_43;

BB6_44:
	add.s32 	%r428, %r16, -1;
	max.s32 	%r16, %r428, %r407;
	bra.uni 	BB6_45;

BB6_43:
	add.s32 	%r418, %r16, 1;
	mov.u32 	%r419, 3;
	min.s32 	%r16, %r418, %r419;
	add.u64 	%rd39, %SPL, 0;
	mul.wide.s32 	%rd40, %r16, 16;
	add.s64 	%rd41, %rd39, %rd40;
	ld.local.v4.u32 	{%r420, %r421, %r422, %r423}, [%rd2+116];
	st.local.v4.u32 	[%rd41], {%r420, %r421, %r422, %r423};
	ld.local.v4.f32 	{%f577, %f578, %f579, %f580}, [%rd2+52];
	add.u64 	%rd43, %SPL, 64;
	add.s64 	%rd44, %rd43, %rd40;
	st.local.v4.f32 	[%rd44], {%f577, %f578, %f579, %f580};
	ld.local.f32 	%f585, [%rd2+48];
	add.u64 	%rd46, %SPL, 128;
	mul.wide.s32 	%rd47, %r16, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.local.f32 	[%rd48], %f585;

BB6_45:
	setp.lt.u32	%p31, %r540, %r539;
	@%p31 bra 	BB6_19;

BB6_46:
	ld.local.v4.f32 	{%f1109, %f1110, %f1111, %f589}, [%rd2+-12];
	ld.local.v4.f32 	{%f1106, %f1107, %f1108, %f593}, [%rd2+4];
	setp.lt.s32	%p32, %r540, 2;
	@%p32 bra 	BB6_116;

	ld.local.f32 	%f1077, [%rd2+96];
	setp.geu.ftz.f32	%p33, %f1077, 0f3F800000;
	@%p33 bra 	BB6_116;

	st.local.v2.f32 	[%rd2+68], {%f37, %f38};
	st.local.f32 	[%rd2+76], %f39;
	st.local.v2.f32 	[%rd2+20], {%f1093, %f1094};
	st.local.f32 	[%rd2+28], %f1095;
	st.local.v4.f32 	[%rd2+100], {%f40, %f41, %f42, %f5};
	mov.u32 	%r64, 553648128;
	mov.u32 	%r431, 0;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r64};
	st.local.v2.f32 	[%rd2+-12], {%f318, %f318};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1074, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f318, %f318, %f318, %f1074};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1074, %f1074, %f1074, %f318};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p34, %r539, 0;
	@%p34 bra 	BB6_49;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f119, [params+76];
	ld.const.v2.u32 	{%r435, %r539}, [params+240];
	ld.const.v2.f32 	{%f601, %f602}, [params+224];
	mov.f32 	%f1076, 0f00000000;
	mov.u32 	%r48, -1;
	mov.u32 	%r64, 553648128;
	ld.const.f32 	%f122, [params+232];
	mov.f32 	%f1075, %f1076;
	mov.f32 	%f1074, %f1076;
	mov.f32 	%f1067, %f1095;
	mov.f32 	%f1066, %f1094;
	mov.f32 	%f1065, %f1093;

BB6_51:
	ld.local.v4.f32 	{%f604, %f605, %f606, %f607}, [%rd2+100];
	neg.ftz.f32 	%f611, %f606;
	neg.ftz.f32 	%f612, %f605;
	neg.ftz.f32 	%f613, %f604;
	st.local.v2.f32 	[%rd2+84], {%f613, %f612};
	st.local.f32 	[%rd2+92], %f611;
	st.local.v2.f32 	[%rd2+132], {%f318, %f318};
	mov.u32 	%r437, 1510874058;
	st.local.u32 	[%rd2+80], %r437;
	and.b32  	%r51, %r64, 822083586;
	st.local.u32 	[%rd2+-16], %r51;
	mov.f32 	%f1060, 0f5A0E1BCA;
	setp.lt.s32	%p35, %r48, 0;
	@%p35 bra 	BB6_56;

	or.b32  	%r438, %r51, 4096;
	st.local.u32 	[%rd2+-16], %r438;
	add.u64 	%rd52, %SPL, 0;
	mul.wide.s32 	%rd53, %r48, 16;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.v4.f32 	{%f615, %f616, %f617, %f618}, [%rd6];
	add.u64 	%rd55, %SPL, 64;
	add.s64 	%rd56, %rd55, %rd53;
	ld.local.v4.f32 	{%f623, %f624, %f625, %f626}, [%rd56];
	st.local.v4.f32 	[%rd2+52], {%f623, %f624, %f625, %f626};
	add.u64 	%rd58, %SPL, 128;
	mul.wide.s32 	%rd59, %r48, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.local.f32 	%f132, [%rd60];
	st.local.v4.f32 	[%rd2+36], {%f615, %f616, %f617, %f132};
	st.local.f32 	[%rd2+132], %f618;
	add.s32 	%r439, %r48, -1;
	setp.lt.s32	%p36, %r439, 0;
	@%p36 bra 	BB6_54;

	ld.local.f32 	%f631, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f631;

BB6_54:
	setp.leu.ftz.f32	%p37, %f132, 0f00000000;
	@%p37 bra 	BB6_56;

	ld.local.u32 	%r440, [%rd2];
	mad.lo.s32 	%r441, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r441;
	and.b32  	%r442, %r441, 16777215;
	cvt.rn.f32.u32	%f633, %r442;
	div.approx.ftz.f32 	%f635, %f633, %f310;
	lg2.approx.ftz.f32 	%f636, %f635;
	mul.ftz.f32 	%f637, %f636, 0fBF317218;
	mul.ftz.f32 	%f1060, %f637, %f132;

BB6_56:
	ld.local.v4.f32 	{%f647, %f648, %f649, %f650}, [%rd2+68];
	mov.u32 	%r447, 1;
	mov.u32 	%r450, 2;
	ld.local.v4.f32 	{%f651, %f652, %f653, %f654}, [%rd2+100];
	shr.u64 	%rd63, %rd17, 32;
	cvt.u32.u64	%r452, %rd63;
	cvt.u32.u64	%r453, %rd17;
	mov.u32 	%r455, -1;
	mov.f32 	%f646, 0f00000000;
	// inline asm
	call (%r443, %r444, %r445, %r446), _optix_trace_4, (%rd5, %f647, %f648, %f649, %f651, %f652, %f653, %f119, %f1060, %f646, %r447, %r431, %r431, %r450, %r431, %r452, %r453, %r455, %r455);
	// inline asm
	ld.local.u32 	%r456, [%rd2+16];
	add.s32 	%r56, %r456, 1;
	st.local.u32 	[%rd2+16], %r56;
	setp.ne.s32	%p38, %r456, 0;
	@%p38 bra 	BB6_58;

	ld.local.v4.f32 	{%f655, %f656, %f657, %f658}, [%rd2+68];
	add.ftz.f32 	%f1045, %f1045, %f655;
	add.ftz.f32 	%f1046, %f1046, %f656;
	add.ftz.f32 	%f1047, %f1047, %f657;
	mov.u32 	%r541, %r445;
	mov.u32 	%r542, %r446;

BB6_58:
	ld.local.u32 	%r61, [%rd2+-16];
	and.b32  	%r64, %r61, -805306369;
	st.local.u32 	[%rd2+-16], %r64;
	and.b32  	%r457, %r61, 4096;
	setp.eq.s32	%p39, %r457, 0;
	@%p39 bra 	BB6_66;

	and.b32  	%r458, %r61, 512;
	setp.eq.s32	%p40, %r458, 0;
	@%p40 bra 	BB6_62;
	bra.uni 	BB6_60;

BB6_62:
	ld.local.f32 	%f1060, [%rd2+80];
	bra.uni 	BB6_63;

BB6_60:
	st.local.f32 	[%rd2+80], %f1060;
	ld.local.v4.f32 	{%f662, %f663, %f664, %f665}, [%rd2+100];
	ld.local.v4.f32 	{%f669, %f670, %f671, %f672}, [%rd2+68];
	fma.rn.ftz.f32 	%f676, %f1060, %f663, %f670;
	fma.rn.ftz.f32 	%f677, %f1060, %f662, %f669;
	st.local.v2.f32 	[%rd2+68], {%f677, %f676};
	fma.rn.ftz.f32 	%f678, %f1060, %f664, %f671;
	st.local.f32 	[%rd2+76], %f678;
	setp.lt.u32	%p41, %r56, %r539;
	@%p41 bra 	BB6_63;

	ld.local.v4.f32 	{%f679, %f680, %f681, %f682}, [%rd18];
	add.ftz.f32 	%f686, %f602, %f680;
	add.ftz.f32 	%f687, %f601, %f679;
	st.local.v2.f32 	[%rd18], {%f687, %f686};
	add.ftz.f32 	%f688, %f122, %f681;
	st.local.f32 	[%rd2+-20], %f688;

BB6_63:
	ld.local.v4.f32 	{%f689, %f690, %f691, %f692}, [%rd2+36];
	add.ftz.f32 	%f696, %f689, 0f38D1B717;
	add.ftz.f32 	%f697, %f690, 0f38D1B717;
	add.ftz.f32 	%f698, %f691, 0f38D1B717;
	neg.ftz.f32 	%f699, %f1060;
	div.approx.ftz.f32 	%f700, %f699, %f696;
	div.approx.ftz.f32 	%f701, %f699, %f697;
	div.approx.ftz.f32 	%f702, %f699, %f698;
	mul.ftz.f32 	%f703, %f700, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f143, %f703;
	mul.ftz.f32 	%f704, %f701, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f144, %f704;
	mul.ftz.f32 	%f705, %f702, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f145, %f705;
	mul.ftz.f32 	%f1065, %f1065, %f143;
	mul.ftz.f32 	%f1066, %f1066, %f144;
	mul.ftz.f32 	%f1067, %f1067, %f145;
	and.b32  	%r459, %r61, 16777216;
	setp.eq.s32	%p42, %r459, 0;
	@%p42 bra 	BB6_66;

	ld.local.v4.f32 	{%f706, %f707, %f708, %f709}, [%rd2+-12];
	mul.ftz.f32 	%f713, %f144, %f707;
	mul.ftz.f32 	%f714, %f143, %f706;
	st.local.v2.f32 	[%rd2+-12], {%f714, %f713};
	mul.ftz.f32 	%f715, %f145, %f708;
	st.local.f32 	[%rd2+-4], %f715;
	@%p40 bra 	BB6_66;

	and.b32  	%r64, %r61, -822083585;
	st.local.u32 	[%rd2+-16], %r64;

BB6_66:
	ld.local.v4.f32 	{%f716, %f717, %f718, %f719}, [%rd18];
	fma.rn.ftz.f32 	%f1076, %f1065, %f716, %f1076;
	fma.rn.ftz.f32 	%f1075, %f1066, %f717, %f1075;
	fma.rn.ftz.f32 	%f1074, %f1067, %f718, %f1074;
	setp.lt.s32	%p44, %r64, 0;
	@%p44 bra 	BB6_78;

	ld.local.f32 	%f723, [%rd2+32];
	setp.le.ftz.f32	%p45, %f723, 0f00000000;
	@%p45 bra 	BB6_78;

	ld.local.v2.f32 	{%f724, %f725}, [%rd2+20];
	setp.neu.ftz.f32	%p46, %f724, 0f00000000;
	setp.neu.ftz.f32	%p47, %f725, 0f00000000;
	or.pred  	%p48, %p46, %p47;
	@%p48 bra 	BB6_70;

	ld.local.f32 	%f726, [%rd2+28];
	setp.eq.ftz.f32	%p49, %f726, 0f00000000;
	@%p49 bra 	BB6_78;

BB6_70:
	mul.ftz.f32 	%f1065, %f1065, %f724;
	mul.ftz.f32 	%f1066, %f1066, %f725;
	ld.local.f32 	%f727, [%rd2+28];
	mul.ftz.f32 	%f1067, %f1067, %f727;
	setp.ge.u32	%p50, %r435, %r56;
	@%p50 bra 	BB6_73;

	max.ftz.f32 	%f728, %f1065, %f1066;
	max.ftz.f32 	%f160, %f728, %f1067;
	ld.local.u32 	%r461, [%rd2];
	mad.lo.s32 	%r462, %r461, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r462;
	and.b32  	%r463, %r462, 16777215;
	cvt.rn.f32.u32	%f729, %r463;
	div.approx.ftz.f32 	%f731, %f729, %f310;
	setp.lt.ftz.f32	%p51, %f160, %f731;
	@%p51 bra 	BB6_78;

	rcp.approx.ftz.f32 	%f732, %f160;
	mul.ftz.f32 	%f1065, %f1065, %f732;
	mul.ftz.f32 	%f1066, %f1066, %f732;
	mul.ftz.f32 	%f1067, %f1067, %f732;

BB6_73:
	and.b32  	%r464, %r64, 288;
	setp.ne.s32	%p52, %r464, 256;
	@%p52 bra 	BB6_77;

	and.b32  	%r465, %r64, 16;
	setp.eq.s32	%p53, %r465, 0;
	@%p53 bra 	BB6_76;
	bra.uni 	BB6_75;

BB6_76:
	add.s32 	%r476, %r48, -1;
	max.s32 	%r48, %r476, %r455;
	bra.uni 	BB6_77;

BB6_75:
	add.s32 	%r466, %r48, 1;
	mov.u32 	%r467, 3;
	min.s32 	%r48, %r466, %r467;
	add.u64 	%rd69, %SPL, 0;
	mul.wide.s32 	%rd70, %r48, 16;
	add.s64 	%rd71, %rd69, %rd70;
	ld.local.v4.u32 	{%r468, %r469, %r470, %r471}, [%rd2+116];
	st.local.v4.u32 	[%rd71], {%r468, %r469, %r470, %r471};
	ld.local.v4.f32 	{%f733, %f734, %f735, %f736}, [%rd2+52];
	add.u64 	%rd73, %SPL, 64;
	add.s64 	%rd74, %rd73, %rd70;
	st.local.v4.f32 	[%rd74], {%f733, %f734, %f735, %f736};
	ld.local.f32 	%f741, [%rd2+48];
	add.u64 	%rd76, %SPL, 128;
	mul.wide.s32 	%rd77, %r48, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.local.f32 	[%rd78], %f741;

BB6_77:
	setp.lt.u32	%p54, %r56, %r539;
	@%p54 bra 	BB6_51;
	bra.uni 	BB6_78;

BB6_49:
	mov.f32 	%f1075, %f1074;
	mov.f32 	%f1076, %f1074;

BB6_78:
	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd2+-12];
	ld.local.v4.f32 	{%f746, %f747, %f748, %f749}, [%rd2+4];
	ld.local.f32 	%f1078, [%rd2+96];
	setp.gt.ftz.f32	%p55, %f1077, %f1078;
	@%p55 bra 	BB6_82;
	bra.uni 	BB6_79;

BB6_82:
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1077, %f1077, 0f3F000000;
	bra.uni 	BB6_83;

BB6_79:
	setp.geu.ftz.f32	%p56, %f1077, %f1078;
	@%p56 bra 	BB6_80;

	mov.u32 	%r555, 536870912;
	st.local.u32 	[%rd2+-16], %r555;
	mul.ftz.f32 	%f1078, %f1078, 0f3F000000;
	bra.uni 	BB6_83;

BB6_80:
	mov.u32 	%r555, %r64;

BB6_83:
	st.local.v2.f32 	[%rd2+68], {%f37, %f38};
	st.local.f32 	[%rd2+76], %f39;
	st.local.v2.f32 	[%rd2+20], {%f1093, %f1094};
	st.local.f32 	[%rd2+28], %f1095;
	st.local.v4.f32 	[%rd2+100], {%f40, %f41, %f42, %f5};
	and.b32  	%r480, %r555, 805306368;
	or.b32  	%r98, %r480, 16777216;
	st.local.v4.u32 	[%rd18], {%r431, %r431, %r431, %r98};
	st.local.v2.f32 	[%rd2+-12], {%f318, %f318};
	st.local.u32 	[%rd2+-4], %r382;
	mov.f32 	%f1102, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f318, %f318, %f318, %f1102};
	st.local.u32 	[%rd2+48], %r431;
	st.local.v4.f32 	[%rd2+116], {%f1102, %f1102, %f1102, %f318};
	st.local.v4.u32 	[%rd2+4], {%r431, %r431, %r382, %r431};
	st.local.u32 	[%rd2+96], %r382;
	setp.eq.s32	%p57, %r539, 0;
	@%p57 bra 	BB6_84;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f186, [params+76];
	ld.const.v2.u32 	{%r484, %r485}, [params+240];
	ld.const.v2.f32 	{%f757, %f758}, [params+224];
	mov.f32 	%f1104, 0f00000000;
	mov.u32 	%r82, -1;
	ld.const.f32 	%f189, [params+232];
	mov.f32 	%f1103, %f1104;
	mov.f32 	%f1102, %f1104;

BB6_86:
	ld.local.v4.f32 	{%f760, %f761, %f762, %f763}, [%rd2+100];
	neg.ftz.f32 	%f767, %f762;
	neg.ftz.f32 	%f768, %f761;
	neg.ftz.f32 	%f769, %f760;
	st.local.v2.f32 	[%rd2+84], {%f769, %f768};
	st.local.f32 	[%rd2+92], %f767;
	st.local.v2.f32 	[%rd2+132], {%f318, %f318};
	mov.u32 	%r486, 1510874058;
	st.local.u32 	[%rd2+80], %r486;
	and.b32  	%r85, %r98, 822083586;
	st.local.u32 	[%rd2+-16], %r85;
	mov.f32 	%f1088, 0f5A0E1BCA;
	setp.lt.s32	%p58, %r82, 0;
	@%p58 bra 	BB6_91;

	or.b32  	%r487, %r85, 4096;
	st.local.u32 	[%rd2+-16], %r487;
	add.u64 	%rd82, %SPL, 0;
	mul.wide.s32 	%rd83, %r82, 16;
	add.s64 	%rd8, %rd82, %rd83;
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd8];
	add.u64 	%rd85, %SPL, 64;
	add.s64 	%rd86, %rd85, %rd83;
	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd86];
	st.local.v4.f32 	[%rd2+52], {%f779, %f780, %f781, %f782};
	add.u64 	%rd88, %SPL, 128;
	mul.wide.s32 	%rd89, %r82, 4;
	add.s64 	%rd90, %rd88, %rd89;
	ld.local.f32 	%f199, [%rd90];
	st.local.v4.f32 	[%rd2+36], {%f771, %f772, %f773, %f199};
	st.local.f32 	[%rd2+132], %f774;
	add.s32 	%r488, %r82, -1;
	setp.lt.s32	%p59, %r488, 0;
	@%p59 bra 	BB6_89;

	ld.local.f32 	%f787, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f787;

BB6_89:
	setp.leu.ftz.f32	%p60, %f199, 0f00000000;
	@%p60 bra 	BB6_91;

	ld.local.u32 	%r489, [%rd2];
	mad.lo.s32 	%r490, %r489, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r490;
	and.b32  	%r491, %r490, 16777215;
	cvt.rn.f32.u32	%f789, %r491;
	div.approx.ftz.f32 	%f791, %f789, %f310;
	lg2.approx.ftz.f32 	%f792, %f791;
	mul.ftz.f32 	%f793, %f792, 0fBF317218;
	mul.ftz.f32 	%f1088, %f793, %f199;

BB6_91:
	ld.local.v4.f32 	{%f803, %f804, %f805, %f806}, [%rd2+68];
	mov.u32 	%r496, 1;
	mov.u32 	%r499, 2;
	ld.local.v4.f32 	{%f807, %f808, %f809, %f810}, [%rd2+100];
	shr.u64 	%rd93, %rd17, 32;
	cvt.u32.u64	%r501, %rd93;
	cvt.u32.u64	%r502, %rd17;
	mov.u32 	%r504, -1;
	mov.f32 	%f802, 0f00000000;
	// inline asm
	call (%r492, %r493, %r494, %r495), _optix_trace_4, (%rd7, %f803, %f804, %f805, %f807, %f808, %f809, %f186, %f1088, %f802, %r496, %r431, %r431, %r499, %r431, %r501, %r502, %r504, %r504);
	// inline asm
	ld.local.u32 	%r505, [%rd2+16];
	add.s32 	%r90, %r505, 1;
	st.local.u32 	[%rd2+16], %r90;
	setp.ne.s32	%p61, %r505, 0;
	@%p61 bra 	BB6_93;

	ld.local.v4.f32 	{%f811, %f812, %f813, %f814}, [%rd2+68];
	add.ftz.f32 	%f1045, %f1045, %f811;
	add.ftz.f32 	%f1046, %f1046, %f812;
	add.ftz.f32 	%f1047, %f1047, %f813;
	mov.u32 	%r541, %r494;
	mov.u32 	%r542, %r495;

BB6_93:
	ld.local.u32 	%r95, [%rd2+-16];
	and.b32  	%r98, %r95, -805306369;
	st.local.u32 	[%rd2+-16], %r98;
	and.b32  	%r506, %r95, 4096;
	setp.eq.s32	%p62, %r506, 0;
	@%p62 bra 	BB6_101;

	and.b32  	%r507, %r95, 512;
	setp.eq.s32	%p63, %r507, 0;
	@%p63 bra 	BB6_97;
	bra.uni 	BB6_95;

BB6_97:
	ld.local.f32 	%f1088, [%rd2+80];
	bra.uni 	BB6_98;

BB6_95:
	st.local.f32 	[%rd2+80], %f1088;
	ld.local.v4.f32 	{%f818, %f819, %f820, %f821}, [%rd2+100];
	ld.local.v4.f32 	{%f825, %f826, %f827, %f828}, [%rd2+68];
	fma.rn.ftz.f32 	%f832, %f1088, %f819, %f826;
	fma.rn.ftz.f32 	%f833, %f1088, %f818, %f825;
	st.local.v2.f32 	[%rd2+68], {%f833, %f832};
	fma.rn.ftz.f32 	%f834, %f1088, %f820, %f827;
	st.local.f32 	[%rd2+76], %f834;
	setp.lt.u32	%p64, %r90, %r485;
	@%p64 bra 	BB6_98;

	ld.local.v4.f32 	{%f835, %f836, %f837, %f838}, [%rd18];
	add.ftz.f32 	%f842, %f758, %f836;
	add.ftz.f32 	%f843, %f757, %f835;
	st.local.v2.f32 	[%rd18], {%f843, %f842};
	add.ftz.f32 	%f844, %f189, %f837;
	st.local.f32 	[%rd2+-20], %f844;

BB6_98:
	ld.local.v4.f32 	{%f845, %f846, %f847, %f848}, [%rd2+36];
	add.ftz.f32 	%f852, %f845, 0f38D1B717;
	add.ftz.f32 	%f853, %f846, 0f38D1B717;
	add.ftz.f32 	%f854, %f847, 0f38D1B717;
	neg.ftz.f32 	%f855, %f1088;
	div.approx.ftz.f32 	%f856, %f855, %f852;
	div.approx.ftz.f32 	%f857, %f855, %f853;
	div.approx.ftz.f32 	%f858, %f855, %f854;
	mul.ftz.f32 	%f859, %f856, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f210, %f859;
	mul.ftz.f32 	%f860, %f857, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f211, %f860;
	mul.ftz.f32 	%f861, %f858, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f212, %f861;
	mul.ftz.f32 	%f1093, %f1093, %f210;
	mul.ftz.f32 	%f1094, %f1094, %f211;
	mul.ftz.f32 	%f1095, %f1095, %f212;
	and.b32  	%r508, %r95, 16777216;
	setp.eq.s32	%p65, %r508, 0;
	@%p65 bra 	BB6_101;

	ld.local.v4.f32 	{%f862, %f863, %f864, %f865}, [%rd2+-12];
	mul.ftz.f32 	%f869, %f211, %f863;
	mul.ftz.f32 	%f870, %f210, %f862;
	st.local.v2.f32 	[%rd2+-12], {%f870, %f869};
	mul.ftz.f32 	%f871, %f212, %f864;
	st.local.f32 	[%rd2+-4], %f871;
	@%p63 bra 	BB6_101;

	and.b32  	%r98, %r95, -822083585;
	st.local.u32 	[%rd2+-16], %r98;

BB6_101:
	ld.local.v4.f32 	{%f872, %f873, %f874, %f875}, [%rd18];
	fma.rn.ftz.f32 	%f1104, %f1093, %f872, %f1104;
	fma.rn.ftz.f32 	%f1103, %f1094, %f873, %f1103;
	fma.rn.ftz.f32 	%f1102, %f1095, %f874, %f1102;
	setp.lt.s32	%p67, %r98, 0;
	@%p67 bra 	BB6_113;

	ld.local.f32 	%f879, [%rd2+32];
	setp.le.ftz.f32	%p68, %f879, 0f00000000;
	@%p68 bra 	BB6_113;

	ld.local.v2.f32 	{%f880, %f881}, [%rd2+20];
	setp.neu.ftz.f32	%p69, %f880, 0f00000000;
	setp.neu.ftz.f32	%p70, %f881, 0f00000000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB6_105;

	ld.local.f32 	%f882, [%rd2+28];
	setp.eq.ftz.f32	%p72, %f882, 0f00000000;
	@%p72 bra 	BB6_113;

BB6_105:
	mul.ftz.f32 	%f1093, %f1093, %f880;
	mul.ftz.f32 	%f1094, %f1094, %f881;
	ld.local.f32 	%f883, [%rd2+28];
	mul.ftz.f32 	%f1095, %f1095, %f883;
	setp.ge.u32	%p73, %r484, %r90;
	@%p73 bra 	BB6_108;

	max.ftz.f32 	%f884, %f1093, %f1094;
	max.ftz.f32 	%f227, %f884, %f1095;
	ld.local.u32 	%r510, [%rd2];
	mad.lo.s32 	%r511, %r510, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r511;
	and.b32  	%r512, %r511, 16777215;
	cvt.rn.f32.u32	%f885, %r512;
	div.approx.ftz.f32 	%f887, %f885, %f310;
	setp.lt.ftz.f32	%p74, %f227, %f887;
	@%p74 bra 	BB6_113;

	rcp.approx.ftz.f32 	%f888, %f227;
	mul.ftz.f32 	%f1093, %f1093, %f888;
	mul.ftz.f32 	%f1094, %f1094, %f888;
	mul.ftz.f32 	%f1095, %f1095, %f888;

BB6_108:
	and.b32  	%r513, %r98, 288;
	setp.ne.s32	%p75, %r513, 256;
	@%p75 bra 	BB6_112;

	and.b32  	%r514, %r98, 16;
	setp.eq.s32	%p76, %r514, 0;
	@%p76 bra 	BB6_111;
	bra.uni 	BB6_110;

BB6_111:
	add.s32 	%r525, %r82, -1;
	max.s32 	%r82, %r525, %r504;
	bra.uni 	BB6_112;

BB6_110:
	add.s32 	%r515, %r82, 1;
	mov.u32 	%r516, 3;
	min.s32 	%r82, %r515, %r516;
	add.u64 	%rd99, %SPL, 0;
	mul.wide.s32 	%rd100, %r82, 16;
	add.s64 	%rd101, %rd99, %rd100;
	ld.local.v4.u32 	{%r517, %r518, %r519, %r520}, [%rd2+116];
	st.local.v4.u32 	[%rd101], {%r517, %r518, %r519, %r520};
	ld.local.v4.f32 	{%f889, %f890, %f891, %f892}, [%rd2+52];
	add.u64 	%rd103, %SPL, 64;
	add.s64 	%rd104, %rd103, %rd100;
	st.local.v4.f32 	[%rd104], {%f889, %f890, %f891, %f892};
	ld.local.f32 	%f897, [%rd2+48];
	add.u64 	%rd106, %SPL, 128;
	mul.wide.s32 	%rd107, %r82, 4;
	add.s64 	%rd108, %rd106, %rd107;
	st.local.f32 	[%rd108], %f897;

BB6_112:
	setp.lt.u32	%p77, %r90, %r485;
	@%p77 bra 	BB6_86;
	bra.uni 	BB6_113;

BB6_84:
	mov.f32 	%f1103, %f1102;
	mov.f32 	%f1104, %f1102;

BB6_113:
	ld.local.f32 	%f1105, [%rd2+96];
	setp.eq.ftz.f32	%p78, %f1077, %f1078;
	@%p78 bra 	BB6_115;

	mul.ftz.f32 	%f1105, %f1105, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1105;

BB6_115:
	add.ftz.f32 	%f898, %f1077, %f1078;
	add.ftz.f32 	%f899, %f898, %f1105;
	rcp.approx.ftz.f32 	%f900, %f899;
	mul.ftz.f32 	%f901, %f1076, %f1078;
	fma.rn.ftz.f32 	%f902, %f1048, %f1077, %f901;
	mul.ftz.f32 	%f903, %f1075, %f1078;
	fma.rn.ftz.f32 	%f904, %f1049, %f1077, %f903;
	mul.ftz.f32 	%f905, %f1074, %f1078;
	fma.rn.ftz.f32 	%f906, %f1050, %f1077, %f905;
	fma.rn.ftz.f32 	%f907, %f1104, %f1105, %f902;
	fma.rn.ftz.f32 	%f908, %f1103, %f1105, %f904;
	fma.rn.ftz.f32 	%f909, %f1102, %f1105, %f906;
	mul.ftz.f32 	%f1048, %f900, %f907;
	mul.ftz.f32 	%f1049, %f900, %f908;
	mul.ftz.f32 	%f1050, %f900, %f909;
	mul.ftz.f32 	%f910, %f742, %f1078;
	mul.ftz.f32 	%f911, %f743, %f1078;
	mul.ftz.f32 	%f912, %f744, %f1078;
	fma.rn.ftz.f32 	%f913, %f1109, %f1077, %f910;
	fma.rn.ftz.f32 	%f914, %f1110, %f1077, %f911;
	fma.rn.ftz.f32 	%f915, %f1111, %f1077, %f912;
	ld.local.v4.f32 	{%f916, %f917, %f918, %f919}, [%rd2+-12];
	fma.rn.ftz.f32 	%f923, %f1105, %f916, %f913;
	fma.rn.ftz.f32 	%f924, %f1105, %f917, %f914;
	fma.rn.ftz.f32 	%f925, %f1105, %f918, %f915;
	mul.ftz.f32 	%f1109, %f900, %f923;
	mul.ftz.f32 	%f1110, %f900, %f924;
	mul.ftz.f32 	%f1111, %f900, %f925;
	mul.ftz.f32 	%f926, %f746, %f1078;
	mul.ftz.f32 	%f927, %f747, %f1078;
	mul.ftz.f32 	%f928, %f748, %f1078;
	fma.rn.ftz.f32 	%f929, %f1106, %f1077, %f926;
	fma.rn.ftz.f32 	%f930, %f1107, %f1077, %f927;
	fma.rn.ftz.f32 	%f931, %f1108, %f1077, %f928;
	ld.local.v4.f32 	{%f932, %f933, %f934, %f935}, [%rd2+4];
	fma.rn.ftz.f32 	%f939, %f1105, %f932, %f929;
	fma.rn.ftz.f32 	%f940, %f1105, %f933, %f930;
	fma.rn.ftz.f32 	%f941, %f1105, %f934, %f931;
	mul.ftz.f32 	%f1106, %f900, %f939;
	mul.ftz.f32 	%f1107, %f900, %f940;
	mul.ftz.f32 	%f1108, %f900, %f941;
	mul.ftz.f32 	%f1045, %f1045, 0f3EAAAAAB;
	mul.ftz.f32 	%f1046, %f1046, 0f3EAAAAAB;
	mul.ftz.f32 	%f1047, %f1047, 0f3EAAAAAB;

BB6_116:
	mul.ftz.f32 	%f946, %f1107, %f1107;
	fma.rn.ftz.f32 	%f947, %f1106, %f1106, %f946;
	fma.rn.ftz.f32 	%f948, %f1108, %f1108, %f947;
	rsqrt.approx.ftz.f32 	%f949, %f948;
	mul.ftz.f32 	%f267, %f1106, %f949;
	mul.ftz.f32 	%f268, %f1107, %f949;
	mul.ftz.f32 	%f269, %f1108, %f949;
	abs.ftz.f32 	%f950, %f1048;
	setp.gtu.ftz.f32	%p79, %f950, 0f7F800000;
	abs.ftz.f32 	%f951, %f1049;
	setp.gtu.ftz.f32	%p80, %f951, 0f7F800000;
	or.pred  	%p81, %p79, %p80;
	abs.ftz.f32 	%f952, %f1050;
	setp.gtu.ftz.f32	%p82, %f952, 0f7F800000;
	or.pred  	%p83, %p81, %p82;
	setp.eq.ftz.f32	%p84, %f950, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	setp.eq.ftz.f32	%p86, %f951, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.eq.ftz.f32	%p88, %f952, 0f7F800000;
	or.pred  	%p1, %p87, %p88;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r106, %rd9;
	setp.eq.s32	%p89, %r106, 0;
	mov.f32 	%f1118, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1119, %f1118;
	mov.f32 	%f1120, %f1118;
	mov.f32 	%f1121, %f1118;
	@%p89 bra 	BB6_118;

	cvt.u64.u32	%rd135, %r107;
	cvta.to.global.u64 	%rd109, %rd10;
	shl.b64 	%rd110, %rd135, 4;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.v4.f32 	{%f1118, %f1119, %f1120, %f1121}, [%rd111];

BB6_118:
	cvt.u64.u32	%rd136, %r107;
	cvta.to.global.u64 	%rd112, %rd10;
	shl.b64 	%rd113, %rd136, 4;
	add.s64 	%rd114, %rd112, %rd113;
	selp.f32	%f957, 0f00000000, %f1048, %p1;
	selp.f32	%f958, 0f00000000, %f1049, %p1;
	selp.f32	%f959, 0f00000000, %f1050, %p1;
	selp.f32	%f960, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f961, %f960, %f1121;
	add.ftz.f32 	%f962, %f959, %f1120;
	add.ftz.f32 	%f963, %f958, %f1119;
	add.ftz.f32 	%f964, %f957, %f1118;
	st.global.v4.f32 	[%rd114], {%f964, %f963, %f962, %f961};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p90, %rd11, 0;
	@%p90 bra 	BB6_122;

	abs.ftz.f32 	%f969, %f1109;
	setp.gtu.ftz.f32	%p92, %f969, 0f7F800000;
	abs.ftz.f32 	%f970, %f1110;
	setp.gtu.ftz.f32	%p93, %f970, 0f7F800000;
	or.pred  	%p94, %p92, %p93;
	abs.ftz.f32 	%f971, %f1111;
	setp.gtu.ftz.f32	%p95, %f971, 0f7F800000;
	or.pred  	%p96, %p94, %p95;
	setp.eq.ftz.f32	%p97, %f969, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	setp.eq.ftz.f32	%p99, %f970, 0f7F800000;
	or.pred  	%p100, %p98, %p99;
	setp.eq.ftz.f32	%p101, %f971, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	selp.f32	%f278, 0f00000000, %f1109, %p102;
	selp.f32	%f279, 0f00000000, %f1110, %p102;
	selp.f32	%f280, 0f00000000, %f1111, %p102;
	mov.f32 	%f1122, 0f00000000;
	mov.f32 	%f1123, %f1122;
	mov.f32 	%f1124, %f1122;
	mov.f32 	%f1125, %f1122;
	@%p89 bra 	BB6_121;

	cvta.to.global.u64 	%rd115, %rd11;
	add.s64 	%rd117, %rd115, %rd113;
	ld.global.v4.f32 	{%f1122, %f1123, %f1124, %f975}, [%rd117];
	add.ftz.f32 	%f1125, %f975, 0f00000000;

BB6_121:
	cvta.to.global.u64 	%rd118, %rd11;
	add.s64 	%rd120, %rd118, %rd113;
	add.ftz.f32 	%f977, %f280, %f1124;
	add.ftz.f32 	%f978, %f279, %f1123;
	add.ftz.f32 	%f979, %f278, %f1122;
	st.global.v4.f32 	[%rd120], {%f979, %f978, %f977, %f1125};

BB6_122:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p103, %rd12, 0;
	@%p103 bra 	BB6_126;

	abs.ftz.f32 	%f984, %f267;
	setp.gtu.ftz.f32	%p105, %f984, 0f7F800000;
	abs.ftz.f32 	%f985, %f268;
	setp.gtu.ftz.f32	%p106, %f985, 0f7F800000;
	or.pred  	%p107, %p105, %p106;
	abs.ftz.f32 	%f986, %f269;
	setp.gtu.ftz.f32	%p108, %f986, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	setp.eq.ftz.f32	%p110, %f984, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	setp.eq.ftz.f32	%p112, %f985, 0f7F800000;
	or.pred  	%p113, %p111, %p112;
	setp.eq.ftz.f32	%p114, %f986, 0f7F800000;
	or.pred  	%p115, %p113, %p114;
	selp.f32	%f289, 0f00000000, %f267, %p115;
	selp.f32	%f290, 0f00000000, %f268, %p115;
	selp.f32	%f291, 0f00000000, %f269, %p115;
	mov.f32 	%f1126, 0f00000000;
	mov.f32 	%f1127, %f1126;
	mov.f32 	%f1128, %f1126;
	mov.f32 	%f1129, %f1126;
	@%p89 bra 	BB6_125;

	cvta.to.global.u64 	%rd121, %rd12;
	add.s64 	%rd123, %rd121, %rd113;
	ld.global.v4.f32 	{%f1126, %f1127, %f1128, %f990}, [%rd123];
	add.ftz.f32 	%f1129, %f990, 0f00000000;

BB6_125:
	cvta.to.global.u64 	%rd124, %rd12;
	add.s64 	%rd126, %rd124, %rd113;
	add.ftz.f32 	%f992, %f291, %f1128;
	add.ftz.f32 	%f993, %f290, %f1127;
	add.ftz.f32 	%f994, %f289, %f1126;
	st.global.v4.f32 	[%rd126], {%f994, %f993, %f992, %f1129};

BB6_126:
	setp.lt.u64	%p116, %rd9, 4294967296;
	@%p116 bra 	BB6_128;

	not.b32 	%r527, %r113;
	add.s32 	%r528, %r111, %r527;
	mad.lo.s32 	%r529, %r528, %r110, %r112;
	ld.const.v2.f32 	{%f995, %f996}, [params+80];
	sub.ftz.f32 	%f999, %f1045, %f995;
	sub.ftz.f32 	%f1000, %f1046, %f996;
	ld.const.f32 	%f1001, [params+88];
	sub.ftz.f32 	%f1002, %f1047, %f1001;
	mul.ftz.f32 	%f1003, %f1000, %f1000;
	fma.rn.ftz.f32 	%f1004, %f999, %f999, %f1003;
	fma.rn.ftz.f32 	%f1005, %f1002, %f1002, %f1004;
	sqrt.approx.ftz.f32 	%f1006, %f1005;
	mul.ftz.f32 	%f1007, %f40, %f345;
	mul.ftz.f32 	%f1008, %f41, %f346;
	neg.ftz.f32 	%f1009, %f1008;
	sub.ftz.f32 	%f1010, %f1009, %f1007;
	mul.ftz.f32 	%f1011, %f42, %f312;
	sub.ftz.f32 	%f1012, %f1010, %f1011;
	ld.const.u64 	%rd127, [params+48];
	cvta.to.global.u64 	%rd128, %rd127;
	mul.wide.u32 	%rd129, %r529, 16;
	add.s64 	%rd130, %rd128, %rd129;
	mul.ftz.f32 	%f1013, %f1006, %f1012;
	st.global.v4.f32 	[%rd130], {%f1045, %f1046, %f1047, %f1013};
	ld.const.u64 	%rd131, [params+56];
	cvta.to.global.u64 	%rd132, %rd131;
	mul.wide.u32 	%rd133, %r529, 8;
	add.s64 	%rd134, %rd132, %rd133;
	st.global.v2.u32 	[%rd134], {%r541, %r542};

BB6_128:
	ret;
}

	// .globl	__raygen__custom_proj_camera
.visible .entry __raygen__custom_proj_camera(

)
{
	.local .align 16 .b8 	__local_depot7[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<1028>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<138>;


	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB7_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f921, 0f3F000000;
	mov.f32 	%f922, %f921;
	@%p5 bra 	BB7_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f266, %r367;
	mov.f32 	%f267, 0f4B800000;
	div.approx.ftz.f32 	%f921, %f266, %f267;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f268, %r369;
	div.approx.ftz.f32 	%f922, %f268, %f267;

BB7_3:
	cvt.rn.f32.s32	%f275, %r110;
	add.ftz.f32 	%f276, %f275, %f921;
	cvt.rn.f32.s32	%f277, %r111;
	add.ftz.f32 	%f278, %f277, %f922;
	cvt.rn.f32.s32	%f279, %r108;
	div.approx.ftz.f32 	%f280, %f276, %f279;
	cvt.rn.f32.s32	%f281, %r109;
	div.approx.ftz.f32 	%f282, %f278, %f281;
	ld.const.u64 	%rd19, [params+208];
	mov.f32 	%f283, 0f3F800000;
	sub.ftz.f32 	%f284, %f283, %f282;
	tex.2d.v4.f32.f32	{%f285, %f286, %f287, %f288}, [%rd19, {%f280, %f284}];
	mul.ftz.f32 	%f289, %f285, 0f40490FDB;
	mul.ftz.f32 	%f290, %f286, 0f40490FDB;
	sin.approx.ftz.f32 	%f291, %f289;
	sin.approx.ftz.f32 	%f292, %f290;
	cos.approx.ftz.f32 	%f293, %f289;
	cos.approx.ftz.f32 	%f294, %f290;
	mul.ftz.f32 	%f295, %f291, %f294;
	ld.const.v2.f32 	{%f296, %f297}, [params+144];
	mul.ftz.f32 	%f300, %f296, %f295;
	mul.ftz.f32 	%f301, %f295, %f297;
	ld.const.f32 	%f302, [params+152];
	mul.ftz.f32 	%f303, %f295, %f302;
	mul.ftz.f32 	%f304, %f292, %f293;
	ld.const.v2.f32 	{%f305, %f306}, [params+160];
	mul.ftz.f32 	%f309, %f304, %f305;
	mul.ftz.f32 	%f310, %f304, %f306;
	ld.const.f32 	%f311, [params+168];
	mul.ftz.f32 	%f312, %f304, %f311;
	mul.ftz.f32 	%f313, %f293, %f294;
	ld.const.v2.f32 	{%f314, %f315}, [params+176];
	mul.ftz.f32 	%f316, %f313, %f314;
	mul.ftz.f32 	%f317, %f313, %f315;
	ld.const.f32 	%f7, [params+184];
	mul.ftz.f32 	%f318, %f313, %f7;
	neg.ftz.f32 	%f319, %f300;
	neg.ftz.f32 	%f320, %f301;
	neg.ftz.f32 	%f321, %f303;
	sub.ftz.f32 	%f322, %f319, %f309;
	sub.ftz.f32 	%f323, %f320, %f310;
	sub.ftz.f32 	%f324, %f321, %f312;
	sub.ftz.f32 	%f325, %f322, %f316;
	sub.ftz.f32 	%f326, %f323, %f317;
	sub.ftz.f32 	%f327, %f324, %f318;
	mul.ftz.f32 	%f328, %f326, %f326;
	fma.rn.ftz.f32 	%f329, %f325, %f325, %f328;
	fma.rn.ftz.f32 	%f330, %f327, %f327, %f329;
	rsqrt.approx.ftz.f32 	%f331, %f330;
	mul.ftz.f32 	%f8, %f325, %f331;
	mul.ftz.f32 	%f9, %f326, %f331;
	mul.ftz.f32 	%f10, %f327, %f331;
	ld.const.v2.f32 	{%f332, %f333}, [params+80];
	ld.const.f32 	%f13, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	st.local.v2.f32 	[%rd2+20], {%f283, %f283};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f334, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	mov.u32 	%r30, 16777216;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f283, %f283};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f943, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f283, %f283, %f283, %f943};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f943, %f943, %f943, %f283};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+244];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f944, %f943;
	mov.f32 	%f945, %f943;
	mov.f32 	%f946, %f943;
	mov.f32 	%f947, %f943;
	mov.f32 	%f948, %f943;
	@%p6 bra 	BB7_32;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f14, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+240];
	ld.const.v2.f32 	{%f344, %f345}, [params+224];
	mov.u32 	%r14, -1;
	mov.f32 	%f948, 0f00000000;
	ld.const.f32 	%f17, [params+232];
	mov.f32 	%f939, %f283;
	mov.f32 	%f938, %f283;
	mov.f32 	%f937, %f283;
	mov.f32 	%f947, %f948;
	mov.f32 	%f946, %f948;
	mov.f32 	%f945, %f948;
	mov.f32 	%f944, %f948;
	mov.f32 	%f943, %f948;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB7_5:
	ld.local.v4.f32 	{%f347, %f348, %f349, %f350}, [%rd2+100];
	neg.ftz.f32 	%f354, %f349;
	neg.ftz.f32 	%f355, %f348;
	neg.ftz.f32 	%f356, %f347;
	st.local.v2.f32 	[%rd2+84], {%f356, %f355};
	st.local.f32 	[%rd2+92], %f354;
	st.local.v2.f32 	[%rd2+132], {%f283, %f283};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f932, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB7_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd23, %SPL, 0;
	mul.wide.s32 	%rd24, %r14, 16;
	add.s64 	%rd4, %rd23, %rd24;
	ld.local.v4.f32 	{%f358, %f359, %f360, %f361}, [%rd4];
	add.u64 	%rd26, %SPL, 64;
	add.s64 	%rd27, %rd26, %rd24;
	ld.local.v4.f32 	{%f366, %f367, %f368, %f369}, [%rd27];
	st.local.v4.f32 	[%rd2+52], {%f366, %f367, %f368, %f369};
	add.u64 	%rd29, %SPL, 128;
	mul.wide.s32 	%rd30, %r14, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.local.f32 	%f27, [%rd31];
	st.local.v4.f32 	[%rd2+36], {%f358, %f359, %f360, %f27};
	st.local.f32 	[%rd2+132], %f361;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB7_8;

	ld.local.f32 	%f374, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f374;

BB7_8:
	setp.leu.ftz.f32	%p9, %f27, 0f00000000;
	@%p9 bra 	BB7_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f376, %r386;
	mov.f32 	%f377, 0f4B800000;
	div.approx.ftz.f32 	%f378, %f376, %f377;
	lg2.approx.ftz.f32 	%f379, %f378;
	mul.ftz.f32 	%f380, %f379, 0fBF317218;
	mul.ftz.f32 	%f932, %f380, %f27;

BB7_10:
	ld.local.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd2+100];
	shr.u64 	%rd34, %rd17, 32;
	cvt.u32.u64	%r396, %rd34;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f389, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f390, %f391, %f392, %f394, %f395, %f396, %f14, %f932, %f389, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB7_12;

	ld.local.v4.f32 	{%f398, %f399, %f400, %f401}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f398;
	add.ftz.f32 	%f944, %f944, %f399;
	add.ftz.f32 	%f945, %f945, %f400;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB7_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB7_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB7_16;
	bra.uni 	BB7_14;

BB7_16:
	ld.local.f32 	%f932, [%rd2+80];
	bra.uni 	BB7_17;

BB7_14:
	st.local.f32 	[%rd2+80], %f932;
	ld.local.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd2+100];
	ld.local.v4.f32 	{%f412, %f413, %f414, %f415}, [%rd2+68];
	fma.rn.ftz.f32 	%f419, %f932, %f406, %f413;
	fma.rn.ftz.f32 	%f420, %f932, %f405, %f412;
	st.local.v2.f32 	[%rd2+68], {%f420, %f419};
	fma.rn.ftz.f32 	%f421, %f932, %f407, %f414;
	st.local.f32 	[%rd2+76], %f421;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB7_17;

	ld.local.v4.f32 	{%f422, %f423, %f424, %f425}, [%rd18];
	add.ftz.f32 	%f429, %f345, %f423;
	add.ftz.f32 	%f430, %f344, %f422;
	st.local.v2.f32 	[%rd18], {%f430, %f429};
	add.ftz.f32 	%f431, %f17, %f424;
	st.local.f32 	[%rd2+-20], %f431;

BB7_17:
	ld.local.v4.f32 	{%f432, %f433, %f434, %f435}, [%rd2+36];
	add.ftz.f32 	%f439, %f432, 0f38D1B717;
	add.ftz.f32 	%f440, %f433, 0f38D1B717;
	add.ftz.f32 	%f441, %f434, 0f38D1B717;
	neg.ftz.f32 	%f442, %f932;
	div.approx.ftz.f32 	%f443, %f442, %f439;
	div.approx.ftz.f32 	%f444, %f442, %f440;
	div.approx.ftz.f32 	%f445, %f442, %f441;
	mul.ftz.f32 	%f446, %f443, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f38, %f446;
	mul.ftz.f32 	%f447, %f444, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f39, %f447;
	mul.ftz.f32 	%f448, %f445, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f40, %f448;
	mul.ftz.f32 	%f937, %f937, %f38;
	mul.ftz.f32 	%f938, %f938, %f39;
	mul.ftz.f32 	%f939, %f939, %f40;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB7_20;

	ld.local.v4.f32 	{%f449, %f450, %f451, %f452}, [%rd2+-12];
	mul.ftz.f32 	%f456, %f39, %f450;
	mul.ftz.f32 	%f457, %f38, %f449;
	st.local.v2.f32 	[%rd2+-12], {%f457, %f456};
	mul.ftz.f32 	%f458, %f40, %f451;
	st.local.f32 	[%rd2+-4], %f458;
	@%p12 bra 	BB7_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB7_20:
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd18];
	fma.rn.ftz.f32 	%f946, %f937, %f459, %f946;
	fma.rn.ftz.f32 	%f947, %f938, %f460, %f947;
	fma.rn.ftz.f32 	%f948, %f939, %f461, %f948;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB7_32;

	ld.local.f32 	%f466, [%rd2+32];
	setp.le.ftz.f32	%p17, %f466, 0f00000000;
	@%p17 bra 	BB7_32;

	ld.local.v2.f32 	{%f467, %f468}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f467, 0f00000000;
	setp.neu.ftz.f32	%p19, %f468, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB7_24;

	ld.local.f32 	%f469, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f469, 0f00000000;
	@%p21 bra 	BB7_32;

BB7_24:
	mul.ftz.f32 	%f937, %f937, %f467;
	mul.ftz.f32 	%f938, %f938, %f468;
	ld.local.f32 	%f470, [%rd2+28];
	mul.ftz.f32 	%f939, %f939, %f470;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB7_27;

	max.ftz.f32 	%f471, %f937, %f938;
	max.ftz.f32 	%f55, %f471, %f939;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f472, %r407;
	mov.f32 	%f473, 0f4B800000;
	div.approx.ftz.f32 	%f474, %f472, %f473;
	setp.lt.ftz.f32	%p23, %f55, %f474;
	@%p23 bra 	BB7_32;

	rcp.approx.ftz.f32 	%f475, %f55;
	mul.ftz.f32 	%f937, %f937, %f475;
	mul.ftz.f32 	%f938, %f938, %f475;
	mul.ftz.f32 	%f939, %f939, %f475;

BB7_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB7_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB7_30;
	bra.uni 	BB7_29;

BB7_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB7_31;

BB7_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd40, %SPL, 0;
	mul.wide.s32 	%rd41, %r14, 16;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd42], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f476, %f477, %f478, %f479}, [%rd2+52];
	add.u64 	%rd44, %SPL, 64;
	add.s64 	%rd45, %rd44, %rd41;
	st.local.v4.f32 	[%rd45], {%f476, %f477, %f478, %f479};
	ld.local.f32 	%f484, [%rd2+48];
	add.u64 	%rd47, %SPL, 128;
	mul.wide.s32 	%rd48, %r14, 4;
	add.s64 	%rd49, %rd47, %rd48;
	st.local.f32 	[%rd49], %f484;

BB7_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB7_5;

BB7_32:
	ld.local.v4.f32 	{%f1007, %f1008, %f1009, %f488}, [%rd2+-12];
	ld.local.v4.f32 	{%f1004, %f1005, %f1006, %f492}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB7_101;

	ld.local.f32 	%f975, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f975, 0f3F800000;
	@%p28 bra 	BB7_101;

	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f496, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f496, %f496};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	mov.u32 	%r62, 16777216;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f496, %f496};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f972, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f496, %f496, %f496, %f972};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f972, %f972, %f972, %f496};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB7_35;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f83, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+240];
	ld.const.v2.f32 	{%f504, %f505}, [params+224];
	mov.f32 	%f974, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 16777216;
	ld.const.f32 	%f86, [params+232];
	mov.f32 	%f973, %f974;
	mov.f32 	%f972, %f974;
	mov.f32 	%f965, %f496;
	mov.f32 	%f964, %f496;
	mov.f32 	%f963, %f496;

BB7_37:
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd2+100];
	neg.ftz.f32 	%f514, %f509;
	neg.ftz.f32 	%f515, %f508;
	neg.ftz.f32 	%f516, %f507;
	st.local.v2.f32 	[%rd2+84], {%f516, %f515};
	st.local.f32 	[%rd2+92], %f514;
	st.local.v2.f32 	[%rd2+132], {%f496, %f496};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f958, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB7_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd53, %SPL, 0;
	mul.wide.s32 	%rd54, %r46, 16;
	add.s64 	%rd6, %rd53, %rd54;
	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd6];
	add.u64 	%rd56, %SPL, 64;
	add.s64 	%rd57, %rd56, %rd54;
	ld.local.v4.f32 	{%f526, %f527, %f528, %f529}, [%rd57];
	st.local.v4.f32 	[%rd2+52], {%f526, %f527, %f528, %f529};
	add.u64 	%rd59, %SPL, 128;
	mul.wide.s32 	%rd60, %r46, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.local.f32 	%f96, [%rd61];
	st.local.v4.f32 	[%rd2+36], {%f518, %f519, %f520, %f96};
	st.local.f32 	[%rd2+132], %f521;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB7_40;

	ld.local.f32 	%f534, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f534;

BB7_40:
	setp.leu.ftz.f32	%p32, %f96, 0f00000000;
	@%p32 bra 	BB7_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f536, %r434;
	mov.f32 	%f537, 0f4B800000;
	div.approx.ftz.f32 	%f538, %f536, %f537;
	lg2.approx.ftz.f32 	%f539, %f538;
	mul.ftz.f32 	%f540, %f539, 0fBF317218;
	mul.ftz.f32 	%f958, %f540, %f96;

BB7_42:
	ld.local.v4.f32 	{%f550, %f551, %f552, %f553}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd2+100];
	shr.u64 	%rd64, %rd17, 32;
	cvt.u32.u64	%r444, %rd64;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f549, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f550, %f551, %f552, %f554, %f555, %f556, %f83, %f958, %f549, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB7_44;

	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f558;
	add.ftz.f32 	%f944, %f944, %f559;
	add.ftz.f32 	%f945, %f945, %f560;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB7_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB7_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB7_48;
	bra.uni 	BB7_46;

BB7_48:
	ld.local.f32 	%f958, [%rd2+80];
	bra.uni 	BB7_49;

BB7_46:
	st.local.f32 	[%rd2+80], %f958;
	ld.local.v4.f32 	{%f565, %f566, %f567, %f568}, [%rd2+100];
	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd2+68];
	fma.rn.ftz.f32 	%f579, %f958, %f566, %f573;
	fma.rn.ftz.f32 	%f580, %f958, %f565, %f572;
	st.local.v2.f32 	[%rd2+68], {%f580, %f579};
	fma.rn.ftz.f32 	%f581, %f958, %f567, %f574;
	st.local.f32 	[%rd2+76], %f581;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB7_49;

	ld.local.v4.f32 	{%f582, %f583, %f584, %f585}, [%rd18];
	add.ftz.f32 	%f589, %f505, %f583;
	add.ftz.f32 	%f590, %f504, %f582;
	st.local.v2.f32 	[%rd18], {%f590, %f589};
	add.ftz.f32 	%f591, %f86, %f584;
	st.local.f32 	[%rd2+-20], %f591;

BB7_49:
	ld.local.v4.f32 	{%f592, %f593, %f594, %f595}, [%rd2+36];
	add.ftz.f32 	%f599, %f592, 0f38D1B717;
	add.ftz.f32 	%f600, %f593, 0f38D1B717;
	add.ftz.f32 	%f601, %f594, 0f38D1B717;
	neg.ftz.f32 	%f602, %f958;
	div.approx.ftz.f32 	%f603, %f602, %f599;
	div.approx.ftz.f32 	%f604, %f602, %f600;
	div.approx.ftz.f32 	%f605, %f602, %f601;
	mul.ftz.f32 	%f606, %f603, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f107, %f606;
	mul.ftz.f32 	%f607, %f604, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f108, %f607;
	mul.ftz.f32 	%f608, %f605, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f109, %f608;
	mul.ftz.f32 	%f963, %f963, %f107;
	mul.ftz.f32 	%f964, %f964, %f108;
	mul.ftz.f32 	%f965, %f965, %f109;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB7_52;

	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd2+-12];
	mul.ftz.f32 	%f616, %f108, %f610;
	mul.ftz.f32 	%f617, %f107, %f609;
	st.local.v2.f32 	[%rd2+-12], {%f617, %f616};
	mul.ftz.f32 	%f618, %f109, %f611;
	st.local.f32 	[%rd2+-4], %f618;
	@%p35 bra 	BB7_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB7_52:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd18];
	fma.rn.ftz.f32 	%f974, %f963, %f619, %f974;
	fma.rn.ftz.f32 	%f973, %f964, %f620, %f973;
	fma.rn.ftz.f32 	%f972, %f965, %f621, %f972;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB7_64;

	ld.local.f32 	%f626, [%rd2+32];
	setp.le.ftz.f32	%p40, %f626, 0f00000000;
	@%p40 bra 	BB7_64;

	ld.local.v2.f32 	{%f627, %f628}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f627, 0f00000000;
	setp.neu.ftz.f32	%p42, %f628, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB7_56;

	ld.local.f32 	%f629, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f629, 0f00000000;
	@%p44 bra 	BB7_64;

BB7_56:
	mul.ftz.f32 	%f963, %f963, %f627;
	mul.ftz.f32 	%f964, %f964, %f628;
	ld.local.f32 	%f630, [%rd2+28];
	mul.ftz.f32 	%f965, %f965, %f630;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB7_59;

	max.ftz.f32 	%f631, %f963, %f964;
	max.ftz.f32 	%f124, %f631, %f965;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f632, %r455;
	mov.f32 	%f633, 0f4B800000;
	div.approx.ftz.f32 	%f634, %f632, %f633;
	setp.lt.ftz.f32	%p46, %f124, %f634;
	@%p46 bra 	BB7_64;

	rcp.approx.ftz.f32 	%f635, %f124;
	mul.ftz.f32 	%f963, %f963, %f635;
	mul.ftz.f32 	%f964, %f964, %f635;
	mul.ftz.f32 	%f965, %f965, %f635;

BB7_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB7_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB7_62;
	bra.uni 	BB7_61;

BB7_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB7_63;

BB7_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd70, %SPL, 0;
	mul.wide.s32 	%rd71, %r46, 16;
	add.s64 	%rd72, %rd70, %rd71;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd72], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f636, %f637, %f638, %f639}, [%rd2+52];
	add.u64 	%rd74, %SPL, 64;
	add.s64 	%rd75, %rd74, %rd71;
	st.local.v4.f32 	[%rd75], {%f636, %f637, %f638, %f639};
	ld.local.f32 	%f644, [%rd2+48];
	add.u64 	%rd77, %SPL, 128;
	mul.wide.s32 	%rd78, %r46, 4;
	add.s64 	%rd79, %rd77, %rd78;
	st.local.f32 	[%rd79], %f644;

BB7_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB7_37;
	bra.uni 	BB7_64;

BB7_35:
	mov.f32 	%f973, %f972;
	mov.f32 	%f974, %f972;

BB7_64:
	ld.local.v4.f32 	{%f645, %f646, %f647, %f648}, [%rd2+-12];
	ld.local.v4.f32 	{%f649, %f650, %f651, %f652}, [%rd2+4];
	ld.local.f32 	%f976, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f975, %f976;
	@%p50 bra 	BB7_67;
	bra.uni 	BB7_65;

BB7_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f975, %f975, 0f3F000000;
	bra.uni 	BB7_68;

BB7_65:
	setp.geu.ftz.f32	%p51, %f975, %f976;
	@%p51 bra 	BB7_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f976, %f976, 0f3F000000;

BB7_68:
	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f656, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f656, %f656};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f656, %f656};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f1000, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f656, %f656, %f656, %f1000};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f1000, %f1000, %f1000, %f656};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB7_69;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f150, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+240];
	ld.const.v2.f32 	{%f664, %f665}, [params+224];
	mov.f32 	%f1002, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f153, [params+232];
	mov.f32 	%f1001, %f1002;
	mov.f32 	%f1000, %f1002;
	mov.f32 	%f993, %f656;
	mov.f32 	%f992, %f656;
	mov.f32 	%f991, %f656;

BB7_71:
	ld.local.v4.f32 	{%f667, %f668, %f669, %f670}, [%rd2+100];
	neg.ftz.f32 	%f674, %f669;
	neg.ftz.f32 	%f675, %f668;
	neg.ftz.f32 	%f676, %f667;
	st.local.v2.f32 	[%rd2+84], {%f676, %f675};
	st.local.f32 	[%rd2+92], %f674;
	st.local.v2.f32 	[%rd2+132], {%f656, %f656};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f986, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB7_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd83, %SPL, 0;
	mul.wide.s32 	%rd84, %r80, 16;
	add.s64 	%rd8, %rd83, %rd84;
	ld.local.v4.f32 	{%f678, %f679, %f680, %f681}, [%rd8];
	add.u64 	%rd86, %SPL, 64;
	add.s64 	%rd87, %rd86, %rd84;
	ld.local.v4.f32 	{%f686, %f687, %f688, %f689}, [%rd87];
	st.local.v4.f32 	[%rd2+52], {%f686, %f687, %f688, %f689};
	add.u64 	%rd89, %SPL, 128;
	mul.wide.s32 	%rd90, %r80, 4;
	add.s64 	%rd91, %rd89, %rd90;
	ld.local.f32 	%f163, [%rd91];
	st.local.v4.f32 	[%rd2+36], {%f678, %f679, %f680, %f163};
	st.local.f32 	[%rd2+132], %f681;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB7_74;

	ld.local.f32 	%f694, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f694;

BB7_74:
	setp.leu.ftz.f32	%p55, %f163, 0f00000000;
	@%p55 bra 	BB7_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f696, %r483;
	mov.f32 	%f697, 0f4B800000;
	div.approx.ftz.f32 	%f698, %f696, %f697;
	lg2.approx.ftz.f32 	%f699, %f698;
	mul.ftz.f32 	%f700, %f699, 0fBF317218;
	mul.ftz.f32 	%f986, %f700, %f163;

BB7_76:
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd2+100];
	shr.u64 	%rd94, %rd17, 32;
	cvt.u32.u64	%r493, %rd94;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f709, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f710, %f711, %f712, %f714, %f715, %f716, %f150, %f986, %f709, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB7_78;

	ld.local.v4.f32 	{%f718, %f719, %f720, %f721}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f718;
	add.ftz.f32 	%f944, %f944, %f719;
	add.ftz.f32 	%f945, %f945, %f720;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB7_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB7_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB7_82;
	bra.uni 	BB7_80;

BB7_82:
	ld.local.f32 	%f986, [%rd2+80];
	bra.uni 	BB7_83;

BB7_80:
	st.local.f32 	[%rd2+80], %f986;
	ld.local.v4.f32 	{%f725, %f726, %f727, %f728}, [%rd2+100];
	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd2+68];
	fma.rn.ftz.f32 	%f739, %f986, %f726, %f733;
	fma.rn.ftz.f32 	%f740, %f986, %f725, %f732;
	st.local.v2.f32 	[%rd2+68], {%f740, %f739};
	fma.rn.ftz.f32 	%f741, %f986, %f727, %f734;
	st.local.f32 	[%rd2+76], %f741;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB7_83;

	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd18];
	add.ftz.f32 	%f749, %f665, %f743;
	add.ftz.f32 	%f750, %f664, %f742;
	st.local.v2.f32 	[%rd18], {%f750, %f749};
	add.ftz.f32 	%f751, %f153, %f744;
	st.local.f32 	[%rd2+-20], %f751;

BB7_83:
	ld.local.v4.f32 	{%f752, %f753, %f754, %f755}, [%rd2+36];
	add.ftz.f32 	%f759, %f752, 0f38D1B717;
	add.ftz.f32 	%f760, %f753, 0f38D1B717;
	add.ftz.f32 	%f761, %f754, 0f38D1B717;
	neg.ftz.f32 	%f762, %f986;
	div.approx.ftz.f32 	%f763, %f762, %f759;
	div.approx.ftz.f32 	%f764, %f762, %f760;
	div.approx.ftz.f32 	%f765, %f762, %f761;
	mul.ftz.f32 	%f766, %f763, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f174, %f766;
	mul.ftz.f32 	%f767, %f764, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f175, %f767;
	mul.ftz.f32 	%f768, %f765, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f176, %f768;
	mul.ftz.f32 	%f991, %f991, %f174;
	mul.ftz.f32 	%f992, %f992, %f175;
	mul.ftz.f32 	%f993, %f993, %f176;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB7_86;

	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd2+-12];
	mul.ftz.f32 	%f776, %f175, %f770;
	mul.ftz.f32 	%f777, %f174, %f769;
	st.local.v2.f32 	[%rd2+-12], {%f777, %f776};
	mul.ftz.f32 	%f778, %f176, %f771;
	st.local.f32 	[%rd2+-4], %f778;
	@%p58 bra 	BB7_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB7_86:
	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd18];
	fma.rn.ftz.f32 	%f1002, %f991, %f779, %f1002;
	fma.rn.ftz.f32 	%f1001, %f992, %f780, %f1001;
	fma.rn.ftz.f32 	%f1000, %f993, %f781, %f1000;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB7_98;

	ld.local.f32 	%f786, [%rd2+32];
	setp.le.ftz.f32	%p63, %f786, 0f00000000;
	@%p63 bra 	BB7_98;

	ld.local.v2.f32 	{%f787, %f788}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f787, 0f00000000;
	setp.neu.ftz.f32	%p65, %f788, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB7_90;

	ld.local.f32 	%f789, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f789, 0f00000000;
	@%p67 bra 	BB7_98;

BB7_90:
	mul.ftz.f32 	%f991, %f991, %f787;
	mul.ftz.f32 	%f992, %f992, %f788;
	ld.local.f32 	%f790, [%rd2+28];
	mul.ftz.f32 	%f993, %f993, %f790;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB7_93;

	max.ftz.f32 	%f791, %f991, %f992;
	max.ftz.f32 	%f191, %f791, %f993;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f792, %r504;
	mov.f32 	%f793, 0f4B800000;
	div.approx.ftz.f32 	%f794, %f792, %f793;
	setp.lt.ftz.f32	%p69, %f191, %f794;
	@%p69 bra 	BB7_98;

	rcp.approx.ftz.f32 	%f795, %f191;
	mul.ftz.f32 	%f991, %f991, %f795;
	mul.ftz.f32 	%f992, %f992, %f795;
	mul.ftz.f32 	%f993, %f993, %f795;

BB7_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB7_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB7_96;
	bra.uni 	BB7_95;

BB7_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB7_97;

BB7_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd100, %SPL, 0;
	mul.wide.s32 	%rd101, %r80, 16;
	add.s64 	%rd102, %rd100, %rd101;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd102], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f796, %f797, %f798, %f799}, [%rd2+52];
	add.u64 	%rd104, %SPL, 64;
	add.s64 	%rd105, %rd104, %rd101;
	st.local.v4.f32 	[%rd105], {%f796, %f797, %f798, %f799};
	ld.local.f32 	%f804, [%rd2+48];
	add.u64 	%rd107, %SPL, 128;
	mul.wide.s32 	%rd108, %r80, 4;
	add.s64 	%rd109, %rd107, %rd108;
	st.local.f32 	[%rd109], %f804;

BB7_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB7_71;
	bra.uni 	BB7_98;

BB7_69:
	mov.f32 	%f1001, %f1000;
	mov.f32 	%f1002, %f1000;

BB7_98:
	ld.local.f32 	%f1003, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f975, %f976;
	@%p73 bra 	BB7_100;

	mul.ftz.f32 	%f1003, %f1003, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1003;

BB7_100:
	add.ftz.f32 	%f805, %f975, %f976;
	add.ftz.f32 	%f806, %f805, %f1003;
	rcp.approx.ftz.f32 	%f807, %f806;
	mul.ftz.f32 	%f808, %f974, %f976;
	fma.rn.ftz.f32 	%f809, %f946, %f975, %f808;
	mul.ftz.f32 	%f810, %f973, %f976;
	fma.rn.ftz.f32 	%f811, %f947, %f975, %f810;
	mul.ftz.f32 	%f812, %f972, %f976;
	fma.rn.ftz.f32 	%f813, %f948, %f975, %f812;
	fma.rn.ftz.f32 	%f814, %f1002, %f1003, %f809;
	fma.rn.ftz.f32 	%f815, %f1001, %f1003, %f811;
	fma.rn.ftz.f32 	%f816, %f1000, %f1003, %f813;
	mul.ftz.f32 	%f946, %f807, %f814;
	mul.ftz.f32 	%f947, %f807, %f815;
	mul.ftz.f32 	%f948, %f807, %f816;
	mul.ftz.f32 	%f817, %f645, %f976;
	mul.ftz.f32 	%f818, %f646, %f976;
	mul.ftz.f32 	%f819, %f647, %f976;
	fma.rn.ftz.f32 	%f820, %f1007, %f975, %f817;
	fma.rn.ftz.f32 	%f821, %f1008, %f975, %f818;
	fma.rn.ftz.f32 	%f822, %f1009, %f975, %f819;
	ld.local.v4.f32 	{%f823, %f824, %f825, %f826}, [%rd2+-12];
	fma.rn.ftz.f32 	%f830, %f1003, %f823, %f820;
	fma.rn.ftz.f32 	%f831, %f1003, %f824, %f821;
	fma.rn.ftz.f32 	%f832, %f1003, %f825, %f822;
	mul.ftz.f32 	%f1007, %f807, %f830;
	mul.ftz.f32 	%f1008, %f807, %f831;
	mul.ftz.f32 	%f1009, %f807, %f832;
	mul.ftz.f32 	%f833, %f649, %f976;
	mul.ftz.f32 	%f834, %f650, %f976;
	mul.ftz.f32 	%f835, %f651, %f976;
	fma.rn.ftz.f32 	%f836, %f1004, %f975, %f833;
	fma.rn.ftz.f32 	%f837, %f1005, %f975, %f834;
	fma.rn.ftz.f32 	%f838, %f1006, %f975, %f835;
	ld.local.v4.f32 	{%f839, %f840, %f841, %f842}, [%rd2+4];
	fma.rn.ftz.f32 	%f846, %f1003, %f839, %f836;
	fma.rn.ftz.f32 	%f847, %f1003, %f840, %f837;
	fma.rn.ftz.f32 	%f848, %f1003, %f841, %f838;
	mul.ftz.f32 	%f1004, %f807, %f846;
	mul.ftz.f32 	%f1005, %f807, %f847;
	mul.ftz.f32 	%f1006, %f807, %f848;
	mul.ftz.f32 	%f943, %f943, 0f3EAAAAAB;
	mul.ftz.f32 	%f944, %f944, 0f3EAAAAAB;
	mul.ftz.f32 	%f945, %f945, 0f3EAAAAAB;

BB7_101:
	mul.ftz.f32 	%f853, %f1005, %f1005;
	fma.rn.ftz.f32 	%f854, %f1004, %f1004, %f853;
	fma.rn.ftz.f32 	%f855, %f1006, %f1006, %f854;
	rsqrt.approx.ftz.f32 	%f856, %f855;
	mul.ftz.f32 	%f231, %f1004, %f856;
	mul.ftz.f32 	%f232, %f1005, %f856;
	mul.ftz.f32 	%f233, %f1006, %f856;
	abs.ftz.f32 	%f857, %f946;
	setp.gtu.ftz.f32	%p74, %f857, 0f7F800000;
	abs.ftz.f32 	%f858, %f947;
	setp.gtu.ftz.f32	%p75, %f858, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f859, %f948;
	setp.gtu.ftz.f32	%p77, %f859, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f857, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f858, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f859, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f1016, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1017, %f1016;
	mov.f32 	%f1018, %f1016;
	mov.f32 	%f1019, %f1016;
	@%p84 bra 	BB7_103;

	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd110, %rd10;
	shl.b64 	%rd111, %rd136, 4;
	add.s64 	%rd112, %rd110, %rd111;
	ld.global.v4.f32 	{%f1016, %f1017, %f1018, %f1019}, [%rd112];

BB7_103:
	cvt.u64.u32	%rd137, %r105;
	cvta.to.global.u64 	%rd113, %rd10;
	shl.b64 	%rd114, %rd137, 4;
	add.s64 	%rd115, %rd113, %rd114;
	selp.f32	%f864, 0f00000000, %f946, %p1;
	selp.f32	%f865, 0f00000000, %f947, %p1;
	selp.f32	%f866, 0f00000000, %f948, %p1;
	selp.f32	%f867, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f868, %f867, %f1019;
	add.ftz.f32 	%f869, %f866, %f1018;
	add.ftz.f32 	%f870, %f865, %f1017;
	add.ftz.f32 	%f871, %f864, %f1016;
	st.global.v4.f32 	[%rd115], {%f871, %f870, %f869, %f868};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB7_107;

	abs.ftz.f32 	%f876, %f1007;
	setp.gtu.ftz.f32	%p87, %f876, 0f7F800000;
	abs.ftz.f32 	%f877, %f1008;
	setp.gtu.ftz.f32	%p88, %f877, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f878, %f1009;
	setp.gtu.ftz.f32	%p90, %f878, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f876, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f877, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f878, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f242, 0f00000000, %f1007, %p97;
	selp.f32	%f243, 0f00000000, %f1008, %p97;
	selp.f32	%f244, 0f00000000, %f1009, %p97;
	mov.f32 	%f1020, 0f00000000;
	mov.f32 	%f1021, %f1020;
	mov.f32 	%f1022, %f1020;
	mov.f32 	%f1023, %f1020;
	@%p84 bra 	BB7_106;

	cvta.to.global.u64 	%rd116, %rd11;
	add.s64 	%rd118, %rd116, %rd114;
	ld.global.v4.f32 	{%f1020, %f1021, %f1022, %f882}, [%rd118];
	add.ftz.f32 	%f1023, %f882, 0f00000000;

BB7_106:
	cvta.to.global.u64 	%rd119, %rd11;
	add.s64 	%rd121, %rd119, %rd114;
	add.ftz.f32 	%f884, %f244, %f1022;
	add.ftz.f32 	%f885, %f243, %f1021;
	add.ftz.f32 	%f886, %f242, %f1020;
	st.global.v4.f32 	[%rd121], {%f886, %f885, %f884, %f1023};

BB7_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB7_111;

	abs.ftz.f32 	%f891, %f231;
	setp.gtu.ftz.f32	%p100, %f891, 0f7F800000;
	abs.ftz.f32 	%f892, %f232;
	setp.gtu.ftz.f32	%p101, %f892, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f893, %f233;
	setp.gtu.ftz.f32	%p103, %f893, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f891, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f892, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f893, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f253, 0f00000000, %f231, %p110;
	selp.f32	%f254, 0f00000000, %f232, %p110;
	selp.f32	%f255, 0f00000000, %f233, %p110;
	mov.f32 	%f1024, 0f00000000;
	mov.f32 	%f1025, %f1024;
	mov.f32 	%f1026, %f1024;
	mov.f32 	%f1027, %f1024;
	@%p84 bra 	BB7_110;

	cvta.to.global.u64 	%rd122, %rd12;
	add.s64 	%rd124, %rd122, %rd114;
	ld.global.v4.f32 	{%f1024, %f1025, %f1026, %f897}, [%rd124];
	add.ftz.f32 	%f1027, %f897, 0f00000000;

BB7_110:
	cvta.to.global.u64 	%rd125, %rd12;
	add.s64 	%rd127, %rd125, %rd114;
	add.ftz.f32 	%f899, %f255, %f1026;
	add.ftz.f32 	%f900, %f254, %f1025;
	add.ftz.f32 	%f901, %f253, %f1024;
	st.global.v4.f32 	[%rd127], {%f901, %f900, %f899, %f1027};

BB7_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB7_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	ld.const.v2.f32 	{%f902, %f903}, [params+80];
	sub.ftz.f32 	%f906, %f943, %f902;
	sub.ftz.f32 	%f907, %f944, %f903;
	ld.const.f32 	%f908, [params+88];
	sub.ftz.f32 	%f909, %f945, %f908;
	mul.ftz.f32 	%f910, %f907, %f907;
	fma.rn.ftz.f32 	%f911, %f906, %f906, %f910;
	fma.rn.ftz.f32 	%f912, %f909, %f909, %f911;
	sqrt.approx.ftz.f32 	%f913, %f912;
	mul.ftz.f32 	%f914, %f8, %f314;
	mul.ftz.f32 	%f915, %f9, %f315;
	neg.ftz.f32 	%f916, %f915;
	sub.ftz.f32 	%f917, %f916, %f914;
	mul.ftz.f32 	%f918, %f10, %f7;
	sub.ftz.f32 	%f919, %f917, %f918;
	ld.const.u64 	%rd128, [params+48];
	cvta.to.global.u64 	%rd129, %rd128;
	mul.wide.u32 	%rd130, %r521, 16;
	add.s64 	%rd131, %rd129, %rd130;
	mul.ftz.f32 	%f920, %f913, %f919;
	st.global.v4.f32 	[%rd131], {%f943, %f944, %f945, %f920};
	ld.const.u64 	%rd132, [params+56];
	cvta.to.global.u64 	%rd133, %rd132;
	mul.wide.u32 	%rd134, %r521, 8;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.v2.u32 	[%rd135], {%r532, %r533};

BB7_113:
	ret;
}

	// .globl	__raygen__custom_proj_xyz_camera
.visible .entry __raygen__custom_proj_xyz_camera(

)
{
	.local .align 16 .b8 	__local_depot8[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .f32 	%f<1003>;
	.reg .b32 	%r<556>;
	.reg .b64 	%rd<138>;


	mov.u64 	%SPL, __local_depot8;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB8_115;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f892, 0f3F000000;
	mov.f32 	%f893, %f892;
	@%p5 bra 	BB8_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f275, %r367;
	mov.f32 	%f276, 0f4B800000;
	div.approx.ftz.f32 	%f892, %f275, %f276;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f277, %r369;
	div.approx.ftz.f32 	%f893, %f277, %f276;

BB8_3:
	cvt.rn.f32.s32	%f278, %r110;
	add.ftz.f32 	%f279, %f278, %f892;
	cvt.rn.f32.s32	%f280, %r111;
	add.ftz.f32 	%f281, %f280, %f893;
	cvt.rn.f32.s32	%f282, %r108;
	div.approx.ftz.f32 	%f283, %f279, %f282;
	cvt.rn.f32.s32	%f284, %r109;
	div.approx.ftz.f32 	%f285, %f281, %f284;
	ld.const.u64 	%rd19, [params+208];
	mov.f32 	%f286, 0f3F800000;
	sub.ftz.f32 	%f287, %f286, %f285;
	tex.2d.v4.f32.f32	{%f288, %f289, %f290, %f10}, [%rd19, {%f283, %f287}];
	ld.const.v2.f32 	{%f291, %f292}, [params+80];
	sub.ftz.f32 	%f6, %f288, %f291;
	sub.ftz.f32 	%f7, %f289, %f292;
	ld.const.f32 	%f8, [params+88];
	sub.ftz.f32 	%f9, %f290, %f8;
	setp.eq.ftz.f32	%p6, %f10, 0f00000000;
	mul.ftz.f32 	%f294, %f7, %f7;
	fma.rn.ftz.f32 	%f295, %f6, %f6, %f294;
	fma.rn.ftz.f32 	%f296, %f9, %f9, %f295;
	sqrt.approx.ftz.f32 	%f11, %f296;
	mov.f32 	%f961, %f11;
	@%p6 bra 	BB8_5;

	setp.lt.ftz.f32	%p7, %f10, 0f00000000;
	selp.f32	%f961, 0f5A0E1BCA, %f10, %p7;

BB8_5:
	rcp.approx.ftz.f32 	%f303, %f11;
	mul.ftz.f32 	%f14, %f6, %f303;
	mul.ftz.f32 	%f15, %f7, %f303;
	mul.ftz.f32 	%f16, %f9, %f303;
	ld.const.v2.f32 	{%f304, %f305}, [params+80];
	ld.const.f32 	%f19, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f304, %f305};
	st.local.f32 	[%rd2+76], %f19;
	st.local.v2.f32 	[%rd2+20], {%f286, %f286};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f307, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f14, %f15, %f16, %f307};
	mov.u32 	%r30, 16777216;
	mov.u32 	%r528, 0;
	st.local.v4.u32 	[%rd18], {%r528, %r528, %r528, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f286, %f286};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f916, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f286, %f286, %f286, %f916};
	st.local.u32 	[%rd2+48], %r528;
	st.local.v4.f32 	[%rd2+116], {%f916, %f916, %f916, %f286};
	st.local.v4.u32 	[%rd2+4], {%r528, %r528, %r373, %r528};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r527, [params+244];
	setp.eq.s32	%p8, %r527, 0;
	mov.u32 	%r529, -1;
	mov.u32 	%r530, %r529;
	mov.f32 	%f917, %f916;
	mov.f32 	%f918, %f916;
	mov.f32 	%f919, %f916;
	mov.f32 	%f920, %f916;
	mov.f32 	%f921, %f916;
	@%p8 bra 	BB8_34;

	ld.const.u64 	%rd3, [params+272];
	ld.const.f32 	%f20, [params+76];
	ld.const.v2.u32 	{%r379, %r527}, [params+240];
	ld.const.v2.f32 	{%f317, %f318}, [params+224];
	mov.u32 	%r14, -1;
	mov.f32 	%f921, 0f00000000;
	ld.const.f32 	%f23, [params+232];
	mov.f32 	%f905, %f961;
	mov.f32 	%f912, %f286;
	mov.f32 	%f911, %f286;
	mov.f32 	%f910, %f286;
	mov.f32 	%f920, %f921;
	mov.f32 	%f919, %f921;
	mov.f32 	%f918, %f921;
	mov.f32 	%f917, %f921;
	mov.f32 	%f916, %f921;
	mov.u32 	%r530, %r14;
	mov.u32 	%r529, %r14;

BB8_7:
	ld.local.v4.f32 	{%f319, %f320, %f321, %f322}, [%rd2+100];
	neg.ftz.f32 	%f326, %f321;
	neg.ftz.f32 	%f327, %f320;
	neg.ftz.f32 	%f328, %f319;
	st.local.v2.f32 	[%rd2+84], {%f328, %f327};
	st.local.f32 	[%rd2+92], %f326;
	st.local.v2.f32 	[%rd2+132], {%f286, %f286};
	st.local.f32 	[%rd2+80], %f905;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	setp.lt.s32	%p9, %r14, 0;
	@%p9 bra 	BB8_12;

	or.b32  	%r381, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r381;
	add.u64 	%rd23, %SPL, 0;
	mul.wide.s32 	%rd24, %r14, 16;
	add.s64 	%rd4, %rd23, %rd24;
	ld.local.v4.f32 	{%f330, %f331, %f332, %f333}, [%rd4];
	add.u64 	%rd26, %SPL, 64;
	add.s64 	%rd27, %rd26, %rd24;
	ld.local.v4.f32 	{%f338, %f339, %f340, %f341}, [%rd27];
	st.local.v4.f32 	[%rd2+52], {%f338, %f339, %f340, %f341};
	add.u64 	%rd29, %SPL, 128;
	mul.wide.s32 	%rd30, %r14, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.local.f32 	%f34, [%rd31];
	st.local.v4.f32 	[%rd2+36], {%f330, %f331, %f332, %f34};
	st.local.f32 	[%rd2+132], %f333;
	add.s32 	%r382, %r14, -1;
	setp.lt.s32	%p10, %r382, 0;
	@%p10 bra 	BB8_10;

	ld.local.f32 	%f346, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f346;

BB8_10:
	setp.leu.ftz.f32	%p11, %f34, 0f00000000;
	@%p11 bra 	BB8_12;

	ld.local.u32 	%r383, [%rd2];
	mad.lo.s32 	%r384, %r383, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r384;
	and.b32  	%r385, %r384, 16777215;
	cvt.rn.f32.u32	%f347, %r385;
	mov.f32 	%f348, 0f4B800000;
	div.approx.ftz.f32 	%f349, %f347, %f348;
	lg2.approx.ftz.f32 	%f350, %f349;
	mul.ftz.f32 	%f351, %f350, 0fBF317218;
	mul.ftz.f32 	%f905, %f351, %f34;

BB8_12:
	ld.local.v4.f32 	{%f361, %f362, %f363, %f364}, [%rd2+68];
	mov.u32 	%r394, 0;
	mov.u32 	%r390, 1;
	mov.u32 	%r393, 2;
	ld.local.v4.f32 	{%f365, %f366, %f367, %f368}, [%rd2+100];
	shr.u64 	%rd34, %rd17, 32;
	cvt.u32.u64	%r395, %rd34;
	cvt.u32.u64	%r396, %rd17;
	mov.u32 	%r398, -1;
	mov.f32 	%f360, 0f00000000;
	// inline asm
	call (%r386, %r387, %r388, %r389), _optix_trace_4, (%rd3, %f361, %f362, %f363, %f365, %f366, %f367, %f20, %f905, %f360, %r390, %r394, %r394, %r393, %r394, %r395, %r396, %r398, %r398);
	// inline asm
	ld.local.u32 	%r399, [%rd2+16];
	add.s32 	%r528, %r399, 1;
	st.local.u32 	[%rd2+16], %r528;
	setp.ne.s32	%p12, %r399, 0;
	@%p12 bra 	BB8_14;

	ld.local.v4.f32 	{%f369, %f370, %f371, %f372}, [%rd2+68];
	add.ftz.f32 	%f916, %f916, %f369;
	add.ftz.f32 	%f917, %f917, %f370;
	add.ftz.f32 	%f918, %f918, %f371;
	mov.u32 	%r529, %r388;
	mov.u32 	%r530, %r389;

BB8_14:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r400, %r27, 4096;
	setp.eq.s32	%p13, %r400, 0;
	@%p13 bra 	BB8_22;

	and.b32  	%r401, %r27, 512;
	setp.eq.s32	%p14, %r401, 0;
	@%p14 bra 	BB8_18;
	bra.uni 	BB8_16;

BB8_18:
	ld.local.f32 	%f905, [%rd2+80];
	bra.uni 	BB8_19;

BB8_16:
	st.local.f32 	[%rd2+80], %f905;
	ld.local.v4.f32 	{%f376, %f377, %f378, %f379}, [%rd2+100];
	ld.local.v4.f32 	{%f383, %f384, %f385, %f386}, [%rd2+68];
	fma.rn.ftz.f32 	%f390, %f905, %f377, %f384;
	fma.rn.ftz.f32 	%f391, %f905, %f376, %f383;
	st.local.v2.f32 	[%rd2+68], {%f391, %f390};
	fma.rn.ftz.f32 	%f392, %f905, %f378, %f385;
	st.local.f32 	[%rd2+76], %f392;
	setp.lt.u32	%p15, %r528, %r527;
	@%p15 bra 	BB8_19;

	ld.local.v4.f32 	{%f393, %f394, %f395, %f396}, [%rd18];
	add.ftz.f32 	%f400, %f318, %f394;
	add.ftz.f32 	%f401, %f317, %f393;
	st.local.v2.f32 	[%rd18], {%f401, %f400};
	add.ftz.f32 	%f402, %f23, %f395;
	st.local.f32 	[%rd2+-20], %f402;

BB8_19:
	ld.local.v4.f32 	{%f403, %f404, %f405, %f406}, [%rd2+36];
	add.ftz.f32 	%f410, %f403, 0f38D1B717;
	add.ftz.f32 	%f411, %f404, 0f38D1B717;
	add.ftz.f32 	%f412, %f405, 0f38D1B717;
	neg.ftz.f32 	%f413, %f905;
	div.approx.ftz.f32 	%f414, %f413, %f410;
	div.approx.ftz.f32 	%f415, %f413, %f411;
	div.approx.ftz.f32 	%f416, %f413, %f412;
	mul.ftz.f32 	%f417, %f414, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f45, %f417;
	mul.ftz.f32 	%f418, %f415, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f46, %f418;
	mul.ftz.f32 	%f419, %f416, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f47, %f419;
	mul.ftz.f32 	%f910, %f910, %f45;
	mul.ftz.f32 	%f911, %f911, %f46;
	mul.ftz.f32 	%f912, %f912, %f47;
	and.b32  	%r402, %r27, 16777216;
	setp.eq.s32	%p16, %r402, 0;
	@%p16 bra 	BB8_22;

	ld.local.v4.f32 	{%f420, %f421, %f422, %f423}, [%rd2+-12];
	mul.ftz.f32 	%f427, %f46, %f421;
	mul.ftz.f32 	%f428, %f45, %f420;
	st.local.v2.f32 	[%rd2+-12], {%f428, %f427};
	mul.ftz.f32 	%f429, %f47, %f422;
	st.local.f32 	[%rd2+-4], %f429;
	@%p14 bra 	BB8_22;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB8_22:
	ld.local.v4.f32 	{%f430, %f431, %f432, %f433}, [%rd18];
	fma.rn.ftz.f32 	%f919, %f910, %f430, %f919;
	fma.rn.ftz.f32 	%f920, %f911, %f431, %f920;
	fma.rn.ftz.f32 	%f921, %f912, %f432, %f921;
	setp.lt.s32	%p18, %r30, 0;
	@%p18 bra 	BB8_34;

	ld.local.f32 	%f437, [%rd2+32];
	setp.le.ftz.f32	%p19, %f437, 0f00000000;
	@%p19 bra 	BB8_34;

	ld.local.v2.f32 	{%f438, %f439}, [%rd2+20];
	setp.neu.ftz.f32	%p20, %f438, 0f00000000;
	setp.neu.ftz.f32	%p21, %f439, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB8_26;

	ld.local.f32 	%f440, [%rd2+28];
	setp.eq.ftz.f32	%p23, %f440, 0f00000000;
	@%p23 bra 	BB8_34;

BB8_26:
	mul.ftz.f32 	%f910, %f910, %f438;
	mul.ftz.f32 	%f911, %f911, %f439;
	ld.local.f32 	%f441, [%rd2+28];
	mul.ftz.f32 	%f912, %f912, %f441;
	setp.ge.u32	%p24, %r379, %r528;
	@%p24 bra 	BB8_29;

	max.ftz.f32 	%f442, %f910, %f911;
	max.ftz.f32 	%f62, %f442, %f912;
	ld.local.u32 	%r404, [%rd2];
	mad.lo.s32 	%r405, %r404, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r405;
	and.b32  	%r406, %r405, 16777215;
	cvt.rn.f32.u32	%f443, %r406;
	mov.f32 	%f444, 0f4B800000;
	div.approx.ftz.f32 	%f445, %f443, %f444;
	setp.lt.ftz.f32	%p25, %f62, %f445;
	@%p25 bra 	BB8_34;

	rcp.approx.ftz.f32 	%f446, %f62;
	mul.ftz.f32 	%f910, %f910, %f446;
	mul.ftz.f32 	%f911, %f911, %f446;
	mul.ftz.f32 	%f912, %f912, %f446;

BB8_29:
	and.b32  	%r407, %r30, 288;
	setp.ne.s32	%p26, %r407, 256;
	@%p26 bra 	BB8_33;

	and.b32  	%r408, %r30, 16;
	setp.eq.s32	%p27, %r408, 0;
	@%p27 bra 	BB8_32;
	bra.uni 	BB8_31;

BB8_32:
	add.s32 	%r419, %r14, -1;
	max.s32 	%r14, %r419, %r398;
	bra.uni 	BB8_33;

BB8_31:
	add.s32 	%r409, %r14, 1;
	mov.u32 	%r410, 3;
	min.s32 	%r14, %r409, %r410;
	add.u64 	%rd40, %SPL, 0;
	mul.wide.s32 	%rd41, %r14, 16;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.v4.u32 	{%r411, %r412, %r413, %r414}, [%rd2+116];
	st.local.v4.u32 	[%rd42], {%r411, %r412, %r413, %r414};
	ld.local.v4.f32 	{%f447, %f448, %f449, %f450}, [%rd2+52];
	add.u64 	%rd44, %SPL, 64;
	add.s64 	%rd45, %rd44, %rd41;
	st.local.v4.f32 	[%rd45], {%f447, %f448, %f449, %f450};
	ld.local.f32 	%f455, [%rd2+48];
	add.u64 	%rd47, %SPL, 128;
	mul.wide.s32 	%rd48, %r14, 4;
	add.s64 	%rd49, %rd47, %rd48;
	st.local.f32 	[%rd49], %f455;

BB8_33:
	setp.lt.u32	%p28, %r528, %r527;
	mov.f32 	%f905, 0f5A0E1BCA;
	@%p28 bra 	BB8_7;

BB8_34:
	ld.local.v4.f32 	{%f982, %f983, %f984, %f460}, [%rd2+-12];
	ld.local.v4.f32 	{%f979, %f980, %f981, %f464}, [%rd2+4];
	setp.lt.s32	%p29, %r528, 2;
	@%p29 bra 	BB8_103;

	ld.local.f32 	%f949, [%rd2+96];
	setp.geu.ftz.f32	%p30, %f949, 0f3F800000;
	@%p30 bra 	BB8_103;

	st.local.v2.f32 	[%rd2+68], {%f304, %f305};
	st.local.f32 	[%rd2+76], %f19;
	mov.f32 	%f468, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f468, %f468};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f14, %f15, %f16, %f307};
	mov.u32 	%r62, 16777216;
	mov.u32 	%r423, 0;
	st.local.v4.u32 	[%rd18], {%r423, %r423, %r423, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f468, %f468};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f946, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f468, %f468, %f468, %f946};
	st.local.u32 	[%rd2+48], %r423;
	st.local.v4.f32 	[%rd2+116], {%f946, %f946, %f946, %f468};
	st.local.v4.u32 	[%rd2+4], {%r423, %r423, %r373, %r423};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p31, %r527, 0;
	@%p31 bra 	BB8_37;

	ld.const.u64 	%rd5, [params+272];
	ld.const.f32 	%f90, [params+76];
	ld.const.v2.u32 	{%r426, %r527}, [params+240];
	ld.const.v2.f32 	{%f476, %f477}, [params+224];
	mov.f32 	%f948, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 16777216;
	ld.const.f32 	%f93, [params+232];
	mov.f32 	%f932, %f961;
	mov.f32 	%f947, %f948;
	mov.f32 	%f946, %f948;
	mov.f32 	%f939, %f468;
	mov.f32 	%f938, %f468;
	mov.f32 	%f937, %f468;

BB8_39:
	ld.local.v4.f32 	{%f478, %f479, %f480, %f481}, [%rd2+100];
	neg.ftz.f32 	%f485, %f480;
	neg.ftz.f32 	%f486, %f479;
	neg.ftz.f32 	%f487, %f478;
	st.local.v2.f32 	[%rd2+84], {%f487, %f486};
	st.local.f32 	[%rd2+92], %f485;
	st.local.v2.f32 	[%rd2+132], {%f468, %f468};
	st.local.f32 	[%rd2+80], %f932;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	setp.lt.s32	%p32, %r46, 0;
	@%p32 bra 	BB8_44;

	or.b32  	%r428, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r428;
	add.u64 	%rd53, %SPL, 0;
	mul.wide.s32 	%rd54, %r46, 16;
	add.s64 	%rd6, %rd53, %rd54;
	ld.local.v4.f32 	{%f489, %f490, %f491, %f492}, [%rd6];
	add.u64 	%rd56, %SPL, 64;
	add.s64 	%rd57, %rd56, %rd54;
	ld.local.v4.f32 	{%f497, %f498, %f499, %f500}, [%rd57];
	st.local.v4.f32 	[%rd2+52], {%f497, %f498, %f499, %f500};
	add.u64 	%rd59, %SPL, 128;
	mul.wide.s32 	%rd60, %r46, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.local.f32 	%f104, [%rd61];
	st.local.v4.f32 	[%rd2+36], {%f489, %f490, %f491, %f104};
	st.local.f32 	[%rd2+132], %f492;
	add.s32 	%r429, %r46, -1;
	setp.lt.s32	%p33, %r429, 0;
	@%p33 bra 	BB8_42;

	ld.local.f32 	%f505, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f505;

BB8_42:
	setp.leu.ftz.f32	%p34, %f104, 0f00000000;
	@%p34 bra 	BB8_44;

	ld.local.u32 	%r430, [%rd2];
	mad.lo.s32 	%r431, %r430, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r431;
	and.b32  	%r432, %r431, 16777215;
	cvt.rn.f32.u32	%f506, %r432;
	mov.f32 	%f507, 0f4B800000;
	div.approx.ftz.f32 	%f508, %f506, %f507;
	lg2.approx.ftz.f32 	%f509, %f508;
	mul.ftz.f32 	%f510, %f509, 0fBF317218;
	mul.ftz.f32 	%f932, %f510, %f104;

BB8_44:
	ld.local.v4.f32 	{%f520, %f521, %f522, %f523}, [%rd2+68];
	mov.u32 	%r437, 1;
	mov.u32 	%r440, 2;
	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd2+100];
	shr.u64 	%rd64, %rd17, 32;
	cvt.u32.u64	%r442, %rd64;
	cvt.u32.u64	%r443, %rd17;
	mov.u32 	%r445, -1;
	mov.f32 	%f519, 0f00000000;
	// inline asm
	call (%r433, %r434, %r435, %r436), _optix_trace_4, (%rd5, %f520, %f521, %f522, %f524, %f525, %f526, %f90, %f932, %f519, %r437, %r423, %r423, %r440, %r423, %r442, %r443, %r445, %r445);
	// inline asm
	ld.local.u32 	%r446, [%rd2+16];
	add.s32 	%r54, %r446, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p35, %r446, 0;
	@%p35 bra 	BB8_46;

	ld.local.v4.f32 	{%f528, %f529, %f530, %f531}, [%rd2+68];
	add.ftz.f32 	%f916, %f916, %f528;
	add.ftz.f32 	%f917, %f917, %f529;
	add.ftz.f32 	%f918, %f918, %f530;
	mov.u32 	%r529, %r435;
	mov.u32 	%r530, %r436;

BB8_46:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r447, %r59, 4096;
	setp.eq.s32	%p36, %r447, 0;
	@%p36 bra 	BB8_54;

	and.b32  	%r448, %r59, 512;
	setp.eq.s32	%p37, %r448, 0;
	@%p37 bra 	BB8_50;
	bra.uni 	BB8_48;

BB8_50:
	ld.local.f32 	%f932, [%rd2+80];
	bra.uni 	BB8_51;

BB8_48:
	st.local.f32 	[%rd2+80], %f932;
	ld.local.v4.f32 	{%f535, %f536, %f537, %f538}, [%rd2+100];
	ld.local.v4.f32 	{%f542, %f543, %f544, %f545}, [%rd2+68];
	fma.rn.ftz.f32 	%f549, %f932, %f536, %f543;
	fma.rn.ftz.f32 	%f550, %f932, %f535, %f542;
	st.local.v2.f32 	[%rd2+68], {%f550, %f549};
	fma.rn.ftz.f32 	%f551, %f932, %f537, %f544;
	st.local.f32 	[%rd2+76], %f551;
	setp.lt.u32	%p38, %r54, %r527;
	@%p38 bra 	BB8_51;

	ld.local.v4.f32 	{%f552, %f553, %f554, %f555}, [%rd18];
	add.ftz.f32 	%f559, %f477, %f553;
	add.ftz.f32 	%f560, %f476, %f552;
	st.local.v2.f32 	[%rd18], {%f560, %f559};
	add.ftz.f32 	%f561, %f93, %f554;
	st.local.f32 	[%rd2+-20], %f561;

BB8_51:
	ld.local.v4.f32 	{%f562, %f563, %f564, %f565}, [%rd2+36];
	add.ftz.f32 	%f569, %f562, 0f38D1B717;
	add.ftz.f32 	%f570, %f563, 0f38D1B717;
	add.ftz.f32 	%f571, %f564, 0f38D1B717;
	neg.ftz.f32 	%f572, %f932;
	div.approx.ftz.f32 	%f573, %f572, %f569;
	div.approx.ftz.f32 	%f574, %f572, %f570;
	div.approx.ftz.f32 	%f575, %f572, %f571;
	mul.ftz.f32 	%f576, %f573, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f115, %f576;
	mul.ftz.f32 	%f577, %f574, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f116, %f577;
	mul.ftz.f32 	%f578, %f575, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f117, %f578;
	mul.ftz.f32 	%f937, %f937, %f115;
	mul.ftz.f32 	%f938, %f938, %f116;
	mul.ftz.f32 	%f939, %f939, %f117;
	and.b32  	%r449, %r59, 16777216;
	setp.eq.s32	%p39, %r449, 0;
	@%p39 bra 	BB8_54;

	ld.local.v4.f32 	{%f579, %f580, %f581, %f582}, [%rd2+-12];
	mul.ftz.f32 	%f586, %f116, %f580;
	mul.ftz.f32 	%f587, %f115, %f579;
	st.local.v2.f32 	[%rd2+-12], {%f587, %f586};
	mul.ftz.f32 	%f588, %f117, %f581;
	st.local.f32 	[%rd2+-4], %f588;
	@%p37 bra 	BB8_54;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB8_54:
	ld.local.v4.f32 	{%f589, %f590, %f591, %f592}, [%rd18];
	fma.rn.ftz.f32 	%f948, %f937, %f589, %f948;
	fma.rn.ftz.f32 	%f947, %f938, %f590, %f947;
	fma.rn.ftz.f32 	%f946, %f939, %f591, %f946;
	setp.lt.s32	%p41, %r62, 0;
	@%p41 bra 	BB8_66;

	ld.local.f32 	%f596, [%rd2+32];
	setp.le.ftz.f32	%p42, %f596, 0f00000000;
	@%p42 bra 	BB8_66;

	ld.local.v2.f32 	{%f597, %f598}, [%rd2+20];
	setp.neu.ftz.f32	%p43, %f597, 0f00000000;
	setp.neu.ftz.f32	%p44, %f598, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	@%p45 bra 	BB8_58;

	ld.local.f32 	%f599, [%rd2+28];
	setp.eq.ftz.f32	%p46, %f599, 0f00000000;
	@%p46 bra 	BB8_66;

BB8_58:
	mul.ftz.f32 	%f937, %f937, %f597;
	mul.ftz.f32 	%f938, %f938, %f598;
	ld.local.f32 	%f600, [%rd2+28];
	mul.ftz.f32 	%f939, %f939, %f600;
	setp.ge.u32	%p47, %r426, %r54;
	@%p47 bra 	BB8_61;

	max.ftz.f32 	%f601, %f937, %f938;
	max.ftz.f32 	%f132, %f601, %f939;
	ld.local.u32 	%r451, [%rd2];
	mad.lo.s32 	%r452, %r451, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r452;
	and.b32  	%r453, %r452, 16777215;
	cvt.rn.f32.u32	%f602, %r453;
	mov.f32 	%f603, 0f4B800000;
	div.approx.ftz.f32 	%f604, %f602, %f603;
	setp.lt.ftz.f32	%p48, %f132, %f604;
	@%p48 bra 	BB8_66;

	rcp.approx.ftz.f32 	%f605, %f132;
	mul.ftz.f32 	%f937, %f937, %f605;
	mul.ftz.f32 	%f938, %f938, %f605;
	mul.ftz.f32 	%f939, %f939, %f605;

BB8_61:
	and.b32  	%r454, %r62, 288;
	setp.ne.s32	%p49, %r454, 256;
	@%p49 bra 	BB8_65;

	and.b32  	%r455, %r62, 16;
	setp.eq.s32	%p50, %r455, 0;
	@%p50 bra 	BB8_64;
	bra.uni 	BB8_63;

BB8_64:
	add.s32 	%r466, %r46, -1;
	max.s32 	%r46, %r466, %r445;
	bra.uni 	BB8_65;

BB8_63:
	add.s32 	%r456, %r46, 1;
	mov.u32 	%r457, 3;
	min.s32 	%r46, %r456, %r457;
	add.u64 	%rd70, %SPL, 0;
	mul.wide.s32 	%rd71, %r46, 16;
	add.s64 	%rd72, %rd70, %rd71;
	ld.local.v4.u32 	{%r458, %r459, %r460, %r461}, [%rd2+116];
	st.local.v4.u32 	[%rd72], {%r458, %r459, %r460, %r461};
	ld.local.v4.f32 	{%f606, %f607, %f608, %f609}, [%rd2+52];
	add.u64 	%rd74, %SPL, 64;
	add.s64 	%rd75, %rd74, %rd71;
	st.local.v4.f32 	[%rd75], {%f606, %f607, %f608, %f609};
	ld.local.f32 	%f614, [%rd2+48];
	add.u64 	%rd77, %SPL, 128;
	mul.wide.s32 	%rd78, %r46, 4;
	add.s64 	%rd79, %rd77, %rd78;
	st.local.f32 	[%rd79], %f614;

BB8_65:
	setp.lt.u32	%p51, %r54, %r527;
	mov.f32 	%f932, 0f5A0E1BCA;
	@%p51 bra 	BB8_39;
	bra.uni 	BB8_66;

BB8_37:
	mov.f32 	%f947, %f946;
	mov.f32 	%f948, %f946;

BB8_66:
	ld.local.v4.f32 	{%f616, %f617, %f618, %f619}, [%rd2+-12];
	ld.local.v4.f32 	{%f620, %f621, %f622, %f623}, [%rd2+4];
	ld.local.f32 	%f950, [%rd2+96];
	setp.gt.ftz.f32	%p52, %f949, %f950;
	@%p52 bra 	BB8_69;
	bra.uni 	BB8_67;

BB8_69:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f949, %f949, 0f3F000000;
	bra.uni 	BB8_70;

BB8_67:
	setp.geu.ftz.f32	%p53, %f949, %f950;
	@%p53 bra 	BB8_70;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f950, %f950, 0f3F000000;

BB8_70:
	st.local.v2.f32 	[%rd2+68], {%f304, %f305};
	st.local.f32 	[%rd2+76], %f19;
	mov.f32 	%f627, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f627, %f627};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f14, %f15, %f16, %f307};
	and.b32  	%r471, %r62, 805306368;
	or.b32  	%r96, %r471, 16777216;
	st.local.v4.u32 	[%rd18], {%r423, %r423, %r423, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f627, %f627};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f975, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f627, %f627, %f627, %f975};
	st.local.u32 	[%rd2+48], %r423;
	st.local.v4.f32 	[%rd2+116], {%f975, %f975, %f975, %f627};
	st.local.v4.u32 	[%rd2+4], {%r423, %r423, %r373, %r423};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p54, %r527, 0;
	@%p54 bra 	BB8_71;

	ld.const.u64 	%rd7, [params+272];
	ld.const.f32 	%f158, [params+76];
	ld.const.v2.u32 	{%r474, %r475}, [params+240];
	ld.const.v2.f32 	{%f635, %f636}, [params+224];
	mov.f32 	%f977, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f161, [params+232];
	mov.f32 	%f976, %f977;
	mov.f32 	%f975, %f977;
	mov.f32 	%f968, %f627;
	mov.f32 	%f967, %f627;
	mov.f32 	%f966, %f627;

BB8_73:
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd2+100];
	neg.ftz.f32 	%f644, %f639;
	neg.ftz.f32 	%f645, %f638;
	neg.ftz.f32 	%f646, %f637;
	st.local.v2.f32 	[%rd2+84], {%f646, %f645};
	st.local.f32 	[%rd2+92], %f644;
	st.local.v2.f32 	[%rd2+132], {%f627, %f627};
	st.local.f32 	[%rd2+80], %f961;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	setp.lt.s32	%p55, %r80, 0;
	@%p55 bra 	BB8_78;

	or.b32  	%r476, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r476;
	add.u64 	%rd83, %SPL, 0;
	mul.wide.s32 	%rd84, %r80, 16;
	add.s64 	%rd8, %rd83, %rd84;
	ld.local.v4.f32 	{%f648, %f649, %f650, %f651}, [%rd8];
	add.u64 	%rd86, %SPL, 64;
	add.s64 	%rd87, %rd86, %rd84;
	ld.local.v4.f32 	{%f656, %f657, %f658, %f659}, [%rd87];
	st.local.v4.f32 	[%rd2+52], {%f656, %f657, %f658, %f659};
	add.u64 	%rd89, %SPL, 128;
	mul.wide.s32 	%rd90, %r80, 4;
	add.s64 	%rd91, %rd89, %rd90;
	ld.local.f32 	%f172, [%rd91];
	st.local.v4.f32 	[%rd2+36], {%f648, %f649, %f650, %f172};
	st.local.f32 	[%rd2+132], %f651;
	add.s32 	%r477, %r80, -1;
	setp.lt.s32	%p56, %r477, 0;
	@%p56 bra 	BB8_76;

	ld.local.f32 	%f664, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f664;

BB8_76:
	setp.leu.ftz.f32	%p57, %f172, 0f00000000;
	@%p57 bra 	BB8_78;

	ld.local.u32 	%r478, [%rd2];
	mad.lo.s32 	%r479, %r478, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r479;
	and.b32  	%r480, %r479, 16777215;
	cvt.rn.f32.u32	%f665, %r480;
	mov.f32 	%f666, 0f4B800000;
	div.approx.ftz.f32 	%f667, %f665, %f666;
	lg2.approx.ftz.f32 	%f668, %f667;
	mul.ftz.f32 	%f669, %f668, 0fBF317218;
	mul.ftz.f32 	%f961, %f669, %f172;

BB8_78:
	ld.local.v4.f32 	{%f679, %f680, %f681, %f682}, [%rd2+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	ld.local.v4.f32 	{%f683, %f684, %f685, %f686}, [%rd2+100];
	shr.u64 	%rd94, %rd17, 32;
	cvt.u32.u64	%r490, %rd94;
	cvt.u32.u64	%r491, %rd17;
	mov.u32 	%r493, -1;
	mov.f32 	%f678, 0f00000000;
	// inline asm
	call (%r481, %r482, %r483, %r484), _optix_trace_4, (%rd7, %f679, %f680, %f681, %f683, %f684, %f685, %f158, %f961, %f678, %r485, %r423, %r423, %r488, %r423, %r490, %r491, %r493, %r493);
	// inline asm
	ld.local.u32 	%r494, [%rd2+16];
	add.s32 	%r88, %r494, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p58, %r494, 0;
	@%p58 bra 	BB8_80;

	ld.local.v4.f32 	{%f687, %f688, %f689, %f690}, [%rd2+68];
	add.ftz.f32 	%f916, %f916, %f687;
	add.ftz.f32 	%f917, %f917, %f688;
	add.ftz.f32 	%f918, %f918, %f689;
	mov.u32 	%r529, %r483;
	mov.u32 	%r530, %r484;

BB8_80:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r495, %r93, 4096;
	setp.eq.s32	%p59, %r495, 0;
	@%p59 bra 	BB8_88;

	and.b32  	%r496, %r93, 512;
	setp.eq.s32	%p60, %r496, 0;
	@%p60 bra 	BB8_84;
	bra.uni 	BB8_82;

BB8_84:
	ld.local.f32 	%f961, [%rd2+80];
	bra.uni 	BB8_85;

BB8_82:
	st.local.f32 	[%rd2+80], %f961;
	ld.local.v4.f32 	{%f694, %f695, %f696, %f697}, [%rd2+100];
	ld.local.v4.f32 	{%f701, %f702, %f703, %f704}, [%rd2+68];
	fma.rn.ftz.f32 	%f708, %f961, %f695, %f702;
	fma.rn.ftz.f32 	%f709, %f961, %f694, %f701;
	st.local.v2.f32 	[%rd2+68], {%f709, %f708};
	fma.rn.ftz.f32 	%f710, %f961, %f696, %f703;
	st.local.f32 	[%rd2+76], %f710;
	setp.lt.u32	%p61, %r88, %r475;
	@%p61 bra 	BB8_85;

	ld.local.v4.f32 	{%f711, %f712, %f713, %f714}, [%rd18];
	add.ftz.f32 	%f718, %f636, %f712;
	add.ftz.f32 	%f719, %f635, %f711;
	st.local.v2.f32 	[%rd18], {%f719, %f718};
	add.ftz.f32 	%f720, %f161, %f713;
	st.local.f32 	[%rd2+-20], %f720;

BB8_85:
	ld.local.v4.f32 	{%f721, %f722, %f723, %f724}, [%rd2+36];
	add.ftz.f32 	%f728, %f721, 0f38D1B717;
	add.ftz.f32 	%f729, %f722, 0f38D1B717;
	add.ftz.f32 	%f730, %f723, 0f38D1B717;
	neg.ftz.f32 	%f731, %f961;
	div.approx.ftz.f32 	%f732, %f731, %f728;
	div.approx.ftz.f32 	%f733, %f731, %f729;
	div.approx.ftz.f32 	%f734, %f731, %f730;
	mul.ftz.f32 	%f735, %f732, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f183, %f735;
	mul.ftz.f32 	%f736, %f733, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f184, %f736;
	mul.ftz.f32 	%f737, %f734, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f185, %f737;
	mul.ftz.f32 	%f966, %f966, %f183;
	mul.ftz.f32 	%f967, %f967, %f184;
	mul.ftz.f32 	%f968, %f968, %f185;
	and.b32  	%r497, %r93, 16777216;
	setp.eq.s32	%p62, %r497, 0;
	@%p62 bra 	BB8_88;

	ld.local.v4.f32 	{%f738, %f739, %f740, %f741}, [%rd2+-12];
	mul.ftz.f32 	%f745, %f184, %f739;
	mul.ftz.f32 	%f746, %f183, %f738;
	st.local.v2.f32 	[%rd2+-12], {%f746, %f745};
	mul.ftz.f32 	%f747, %f185, %f740;
	st.local.f32 	[%rd2+-4], %f747;
	@%p60 bra 	BB8_88;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB8_88:
	ld.local.v4.f32 	{%f748, %f749, %f750, %f751}, [%rd18];
	fma.rn.ftz.f32 	%f977, %f966, %f748, %f977;
	fma.rn.ftz.f32 	%f976, %f967, %f749, %f976;
	fma.rn.ftz.f32 	%f975, %f968, %f750, %f975;
	setp.lt.s32	%p64, %r96, 0;
	@%p64 bra 	BB8_100;

	ld.local.f32 	%f755, [%rd2+32];
	setp.le.ftz.f32	%p65, %f755, 0f00000000;
	@%p65 bra 	BB8_100;

	ld.local.v2.f32 	{%f756, %f757}, [%rd2+20];
	setp.neu.ftz.f32	%p66, %f756, 0f00000000;
	setp.neu.ftz.f32	%p67, %f757, 0f00000000;
	or.pred  	%p68, %p66, %p67;
	@%p68 bra 	BB8_92;

	ld.local.f32 	%f758, [%rd2+28];
	setp.eq.ftz.f32	%p69, %f758, 0f00000000;
	@%p69 bra 	BB8_100;

BB8_92:
	mul.ftz.f32 	%f966, %f966, %f756;
	mul.ftz.f32 	%f967, %f967, %f757;
	ld.local.f32 	%f759, [%rd2+28];
	mul.ftz.f32 	%f968, %f968, %f759;
	setp.ge.u32	%p70, %r474, %r88;
	@%p70 bra 	BB8_95;

	max.ftz.f32 	%f760, %f966, %f967;
	max.ftz.f32 	%f200, %f760, %f968;
	ld.local.u32 	%r499, [%rd2];
	mad.lo.s32 	%r500, %r499, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r500;
	and.b32  	%r501, %r500, 16777215;
	cvt.rn.f32.u32	%f761, %r501;
	mov.f32 	%f762, 0f4B800000;
	div.approx.ftz.f32 	%f763, %f761, %f762;
	setp.lt.ftz.f32	%p71, %f200, %f763;
	@%p71 bra 	BB8_100;

	rcp.approx.ftz.f32 	%f764, %f200;
	mul.ftz.f32 	%f966, %f966, %f764;
	mul.ftz.f32 	%f967, %f967, %f764;
	mul.ftz.f32 	%f968, %f968, %f764;

BB8_95:
	and.b32  	%r502, %r96, 288;
	setp.ne.s32	%p72, %r502, 256;
	@%p72 bra 	BB8_99;

	and.b32  	%r503, %r96, 16;
	setp.eq.s32	%p73, %r503, 0;
	@%p73 bra 	BB8_98;
	bra.uni 	BB8_97;

BB8_98:
	add.s32 	%r514, %r80, -1;
	max.s32 	%r80, %r514, %r493;
	bra.uni 	BB8_99;

BB8_97:
	add.s32 	%r504, %r80, 1;
	mov.u32 	%r505, 3;
	min.s32 	%r80, %r504, %r505;
	add.u64 	%rd100, %SPL, 0;
	mul.wide.s32 	%rd101, %r80, 16;
	add.s64 	%rd102, %rd100, %rd101;
	ld.local.v4.u32 	{%r506, %r507, %r508, %r509}, [%rd2+116];
	st.local.v4.u32 	[%rd102], {%r506, %r507, %r508, %r509};
	ld.local.v4.f32 	{%f765, %f766, %f767, %f768}, [%rd2+52];
	add.u64 	%rd104, %SPL, 64;
	add.s64 	%rd105, %rd104, %rd101;
	st.local.v4.f32 	[%rd105], {%f765, %f766, %f767, %f768};
	ld.local.f32 	%f773, [%rd2+48];
	add.u64 	%rd107, %SPL, 128;
	mul.wide.s32 	%rd108, %r80, 4;
	add.s64 	%rd109, %rd107, %rd108;
	st.local.f32 	[%rd109], %f773;

BB8_99:
	setp.lt.u32	%p74, %r88, %r475;
	mov.f32 	%f961, 0f5A0E1BCA;
	@%p74 bra 	BB8_73;
	bra.uni 	BB8_100;

BB8_71:
	mov.f32 	%f976, %f975;
	mov.f32 	%f977, %f975;

BB8_100:
	ld.local.f32 	%f978, [%rd2+96];
	setp.eq.ftz.f32	%p75, %f949, %f950;
	@%p75 bra 	BB8_102;

	mul.ftz.f32 	%f978, %f978, 0f3F000000;
	st.local.f32 	[%rd2+96], %f978;

BB8_102:
	add.ftz.f32 	%f775, %f949, %f950;
	add.ftz.f32 	%f776, %f775, %f978;
	rcp.approx.ftz.f32 	%f777, %f776;
	mul.ftz.f32 	%f778, %f948, %f950;
	fma.rn.ftz.f32 	%f779, %f919, %f949, %f778;
	mul.ftz.f32 	%f780, %f947, %f950;
	fma.rn.ftz.f32 	%f781, %f920, %f949, %f780;
	mul.ftz.f32 	%f782, %f946, %f950;
	fma.rn.ftz.f32 	%f783, %f921, %f949, %f782;
	fma.rn.ftz.f32 	%f784, %f977, %f978, %f779;
	fma.rn.ftz.f32 	%f785, %f976, %f978, %f781;
	fma.rn.ftz.f32 	%f786, %f975, %f978, %f783;
	mul.ftz.f32 	%f919, %f777, %f784;
	mul.ftz.f32 	%f920, %f777, %f785;
	mul.ftz.f32 	%f921, %f777, %f786;
	mul.ftz.f32 	%f787, %f616, %f950;
	mul.ftz.f32 	%f788, %f617, %f950;
	mul.ftz.f32 	%f789, %f618, %f950;
	fma.rn.ftz.f32 	%f790, %f982, %f949, %f787;
	fma.rn.ftz.f32 	%f791, %f983, %f949, %f788;
	fma.rn.ftz.f32 	%f792, %f984, %f949, %f789;
	ld.local.v4.f32 	{%f793, %f794, %f795, %f796}, [%rd2+-12];
	fma.rn.ftz.f32 	%f800, %f978, %f793, %f790;
	fma.rn.ftz.f32 	%f801, %f978, %f794, %f791;
	fma.rn.ftz.f32 	%f802, %f978, %f795, %f792;
	mul.ftz.f32 	%f982, %f777, %f800;
	mul.ftz.f32 	%f983, %f777, %f801;
	mul.ftz.f32 	%f984, %f777, %f802;
	mul.ftz.f32 	%f803, %f620, %f950;
	mul.ftz.f32 	%f804, %f621, %f950;
	mul.ftz.f32 	%f805, %f622, %f950;
	fma.rn.ftz.f32 	%f806, %f979, %f949, %f803;
	fma.rn.ftz.f32 	%f807, %f980, %f949, %f804;
	fma.rn.ftz.f32 	%f808, %f981, %f949, %f805;
	ld.local.v4.f32 	{%f809, %f810, %f811, %f812}, [%rd2+4];
	fma.rn.ftz.f32 	%f816, %f978, %f809, %f806;
	fma.rn.ftz.f32 	%f817, %f978, %f810, %f807;
	fma.rn.ftz.f32 	%f818, %f978, %f811, %f808;
	mul.ftz.f32 	%f979, %f777, %f816;
	mul.ftz.f32 	%f980, %f777, %f817;
	mul.ftz.f32 	%f981, %f777, %f818;
	mul.ftz.f32 	%f916, %f916, 0f3EAAAAAB;
	mul.ftz.f32 	%f917, %f917, 0f3EAAAAAB;
	mul.ftz.f32 	%f918, %f918, 0f3EAAAAAB;

BB8_103:
	mul.ftz.f32 	%f823, %f980, %f980;
	fma.rn.ftz.f32 	%f824, %f979, %f979, %f823;
	fma.rn.ftz.f32 	%f825, %f981, %f981, %f824;
	rsqrt.approx.ftz.f32 	%f826, %f825;
	mul.ftz.f32 	%f240, %f979, %f826;
	mul.ftz.f32 	%f241, %f980, %f826;
	mul.ftz.f32 	%f242, %f981, %f826;
	abs.ftz.f32 	%f827, %f919;
	setp.gtu.ftz.f32	%p76, %f827, 0f7F800000;
	abs.ftz.f32 	%f828, %f920;
	setp.gtu.ftz.f32	%p77, %f828, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	abs.ftz.f32 	%f829, %f921;
	setp.gtu.ftz.f32	%p79, %f829, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f827, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f828, 0f7F800000;
	or.pred  	%p84, %p82, %p83;
	setp.eq.ftz.f32	%p85, %f829, 0f7F800000;
	or.pred  	%p1, %p84, %p85;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p86, %r104, 0;
	mov.f32 	%f991, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f992, %f991;
	mov.f32 	%f993, %f991;
	mov.f32 	%f994, %f991;
	@%p86 bra 	BB8_105;

	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd110, %rd10;
	shl.b64 	%rd111, %rd136, 4;
	add.s64 	%rd112, %rd110, %rd111;
	ld.global.v4.f32 	{%f991, %f992, %f993, %f994}, [%rd112];

BB8_105:
	cvt.u64.u32	%rd137, %r105;
	cvta.to.global.u64 	%rd113, %rd10;
	shl.b64 	%rd114, %rd137, 4;
	add.s64 	%rd115, %rd113, %rd114;
	selp.f32	%f834, 0f00000000, %f919, %p1;
	selp.f32	%f835, 0f00000000, %f920, %p1;
	selp.f32	%f836, 0f00000000, %f921, %p1;
	selp.f32	%f837, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f838, %f837, %f994;
	add.ftz.f32 	%f839, %f836, %f993;
	add.ftz.f32 	%f840, %f835, %f992;
	add.ftz.f32 	%f841, %f834, %f991;
	st.global.v4.f32 	[%rd115], {%f841, %f840, %f839, %f838};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p87, %rd11, 0;
	@%p87 bra 	BB8_109;

	abs.ftz.f32 	%f846, %f982;
	setp.gtu.ftz.f32	%p89, %f846, 0f7F800000;
	abs.ftz.f32 	%f847, %f983;
	setp.gtu.ftz.f32	%p90, %f847, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	abs.ftz.f32 	%f848, %f984;
	setp.gtu.ftz.f32	%p92, %f848, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f846, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f847, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	setp.eq.ftz.f32	%p98, %f848, 0f7F800000;
	or.pred  	%p99, %p97, %p98;
	selp.f32	%f251, 0f00000000, %f982, %p99;
	selp.f32	%f252, 0f00000000, %f983, %p99;
	selp.f32	%f253, 0f00000000, %f984, %p99;
	mov.f32 	%f995, 0f00000000;
	mov.f32 	%f996, %f995;
	mov.f32 	%f997, %f995;
	mov.f32 	%f998, %f995;
	@%p86 bra 	BB8_108;

	cvta.to.global.u64 	%rd116, %rd11;
	add.s64 	%rd118, %rd116, %rd114;
	ld.global.v4.f32 	{%f995, %f996, %f997, %f852}, [%rd118];
	add.ftz.f32 	%f998, %f852, 0f00000000;

BB8_108:
	cvta.to.global.u64 	%rd119, %rd11;
	add.s64 	%rd121, %rd119, %rd114;
	add.ftz.f32 	%f854, %f253, %f997;
	add.ftz.f32 	%f855, %f252, %f996;
	add.ftz.f32 	%f856, %f251, %f995;
	st.global.v4.f32 	[%rd121], {%f856, %f855, %f854, %f998};

BB8_109:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p100, %rd12, 0;
	@%p100 bra 	BB8_113;

	abs.ftz.f32 	%f861, %f240;
	setp.gtu.ftz.f32	%p102, %f861, 0f7F800000;
	abs.ftz.f32 	%f862, %f241;
	setp.gtu.ftz.f32	%p103, %f862, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	abs.ftz.f32 	%f863, %f242;
	setp.gtu.ftz.f32	%p105, %f863, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f861, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f862, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	setp.eq.ftz.f32	%p111, %f863, 0f7F800000;
	or.pred  	%p112, %p110, %p111;
	selp.f32	%f262, 0f00000000, %f240, %p112;
	selp.f32	%f263, 0f00000000, %f241, %p112;
	selp.f32	%f264, 0f00000000, %f242, %p112;
	mov.f32 	%f999, 0f00000000;
	mov.f32 	%f1000, %f999;
	mov.f32 	%f1001, %f999;
	mov.f32 	%f1002, %f999;
	@%p86 bra 	BB8_112;

	cvta.to.global.u64 	%rd122, %rd12;
	add.s64 	%rd124, %rd122, %rd114;
	ld.global.v4.f32 	{%f999, %f1000, %f1001, %f867}, [%rd124];
	add.ftz.f32 	%f1002, %f867, 0f00000000;

BB8_112:
	cvta.to.global.u64 	%rd125, %rd12;
	add.s64 	%rd127, %rd125, %rd114;
	add.ftz.f32 	%f869, %f264, %f1001;
	add.ftz.f32 	%f870, %f263, %f1000;
	add.ftz.f32 	%f871, %f262, %f999;
	st.global.v4.f32 	[%rd127], {%f871, %f870, %f869, %f1002};

BB8_113:
	setp.lt.u64	%p113, %rd9, 4294967296;
	@%p113 bra 	BB8_115;

	not.b32 	%r516, %r111;
	add.s32 	%r517, %r109, %r516;
	mad.lo.s32 	%r518, %r517, %r108, %r110;
	ld.const.f32 	%f872, [params+80];
	sub.ftz.f32 	%f873, %f916, %f872;
	sub.ftz.f32 	%f874, %f917, %f292;
	mul.ftz.f32 	%f875, %f874, %f874;
	fma.rn.ftz.f32 	%f876, %f873, %f873, %f875;
	sub.ftz.f32 	%f877, %f918, %f8;
	fma.rn.ftz.f32 	%f878, %f877, %f877, %f876;
	sqrt.approx.ftz.f32 	%f879, %f878;
	ld.const.v2.f32 	{%f880, %f881}, [params+176];
	mul.ftz.f32 	%f884, %f14, %f880;
	mul.ftz.f32 	%f885, %f15, %f881;
	neg.ftz.f32 	%f886, %f885;
	sub.ftz.f32 	%f887, %f886, %f884;
	ld.const.f32 	%f888, [params+184];
	mul.ftz.f32 	%f889, %f16, %f888;
	sub.ftz.f32 	%f890, %f887, %f889;
	ld.const.u64 	%rd128, [params+48];
	cvta.to.global.u64 	%rd129, %rd128;
	mul.wide.u32 	%rd130, %r518, 16;
	add.s64 	%rd131, %rd129, %rd130;
	mul.ftz.f32 	%f891, %f879, %f890;
	st.global.v4.f32 	[%rd131], {%f916, %f917, %f918, %f891};
	ld.const.u64 	%rd132, [params+56];
	cvta.to.global.u64 	%rd133, %rd132;
	mul.wide.u32 	%rd134, %r518, 8;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.v2.u32 	[%rd135], {%r529, %r530};

BB8_115:
	ret;
}

	// .globl	__raygen__tex_test_camera
.visible .entry __raygen__tex_test_camera(

)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<99>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<37>;


	ld.const.v2.u32 	{%r9, %r10}, [params+64];
	// inline asm
	call (%r6), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd6, [params+16];
	cvta.to.global.u64 	%rd7, %rd6;
	cvt.u64.u32	%rd1, %r6;
	mul.wide.u32 	%rd8, %r6, 8;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.v2.u32 	{%r11, %r12}, [%rd9];
	add.s32 	%r13, %r9, -1;
	setp.gt.s32	%p2, %r11, %r13;
	add.s32 	%r14, %r10, -1;
	setp.gt.s32	%p3, %r12, %r14;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB9_13;

	cvt.rn.f32.s32	%f32, %r11;
	add.ftz.f32 	%f33, %f32, 0f3F000000;
	cvt.rn.f32.s32	%f34, %r12;
	add.ftz.f32 	%f35, %f34, 0f3F000000;
	cvt.rn.f32.s32	%f36, %r9;
	div.approx.ftz.f32 	%f37, %f33, %f36;
	cvt.rn.f32.s32	%f38, %r10;
	div.approx.ftz.f32 	%f39, %f35, %f38;
	ld.const.u64 	%rd10, [params+208];
	mov.f32 	%f40, 0f3F800000;
	sub.ftz.f32 	%f41, %f40, %f39;
	tex.2d.v4.f32.f32	{%f1, %f42, %f43, %f44}, [%rd10, {%f37, %f41}];
	abs.ftz.f32 	%f45, %f1;
	setp.gtu.ftz.f32	%p5, %f45, 0f7F800000;
	mov.f32 	%f87, 0f00000000;
	abs.ftz.f32 	%f46, %f87;
	setp.gtu.ftz.f32	%p6, %f46, 0f7F800000;
	or.pred  	%p7, %p5, %p6;
	setp.eq.ftz.f32	%p8, %f45, 0f7F800000;
	or.pred  	%p9, %p7, %p8;
	setp.eq.ftz.f32	%p10, %f46, 0f7F800000;
	or.pred  	%p1, %p9, %p10;
	ld.const.u64 	%rd2, [params];
	cvt.u32.u64	%r5, %rd2;
	setp.eq.s32	%p11, %r5, 0;
	ld.const.u64 	%rd3, [params+24];
	mov.f32 	%f88, %f87;
	mov.f32 	%f89, %f87;
	mov.f32 	%f90, %f87;
	@%p11 bra 	BB9_3;

	cvta.to.global.u64 	%rd11, %rd3;
	shl.b64 	%rd12, %rd1, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.v4.f32 	{%f87, %f48, %f49, %f90}, [%rd13];
	add.ftz.f32 	%f88, %f48, 0f00000000;
	add.ftz.f32 	%f89, %f49, 0f00000000;

BB9_3:
	cvta.to.global.u64 	%rd14, %rd3;
	shl.b64 	%rd15, %rd1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	selp.f32	%f53, 0f00000000, %f1, %p1;
	selp.f32	%f54, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f55, %f54, %f90;
	add.ftz.f32 	%f56, %f53, %f87;
	st.global.v4.f32 	[%rd16], {%f56, %f88, %f89, %f55};
	ld.const.u64 	%rd4, [params+32];
	setp.eq.s64	%p12, %rd4, 0;
	@%p12 bra 	BB9_7;

	mov.f32 	%f61, 0f3E4CCCCD;
	abs.ftz.f32 	%f10, %f61;
	mov.f32 	%f91, 0f00000000;
	mov.f32 	%f92, %f91;
	mov.f32 	%f93, %f91;
	mov.f32 	%f94, %f91;
	@%p11 bra 	BB9_6;

	cvta.to.global.u64 	%rd17, %rd4;
	add.s64 	%rd19, %rd17, %rd15;
	ld.global.v4.f32 	{%f91, %f92, %f93, %f65}, [%rd19];
	add.ftz.f32 	%f94, %f65, 0f00000000;

BB9_6:
	setp.lt.ftz.f32	%p14, %f10, 0f7F800000;
	selp.f32	%f67, 0f3E4CCCCD, 0f00000000, %p14;
	cvta.to.global.u64 	%rd20, %rd4;
	add.s64 	%rd22, %rd20, %rd15;
	add.ftz.f32 	%f68, %f67, %f93;
	add.ftz.f32 	%f69, %f67, %f92;
	add.ftz.f32 	%f70, %f67, %f91;
	st.global.v4.f32 	[%rd22], {%f70, %f69, %f68, %f94};

BB9_7:
	ld.const.u64 	%rd5, [params+40];
	setp.eq.s64	%p15, %rd5, 0;
	@%p15 bra 	BB9_11;

	mov.f32 	%f75, 0f3F13CD3A;
	abs.ftz.f32 	%f19, %f75;
	mov.f32 	%f95, 0f00000000;
	mov.f32 	%f96, %f95;
	mov.f32 	%f97, %f95;
	mov.f32 	%f98, %f95;
	@%p11 bra 	BB9_10;

	cvta.to.global.u64 	%rd23, %rd5;
	add.s64 	%rd25, %rd23, %rd15;
	ld.global.v4.f32 	{%f95, %f96, %f97, %f79}, [%rd25];
	add.ftz.f32 	%f98, %f79, 0f00000000;

BB9_10:
	setp.lt.ftz.f32	%p17, %f19, 0f7F800000;
	selp.f32	%f81, 0f3F13CD3A, 0f00000000, %p17;
	cvta.to.global.u64 	%rd26, %rd5;
	add.s64 	%rd28, %rd26, %rd15;
	add.ftz.f32 	%f82, %f81, %f97;
	add.ftz.f32 	%f83, %f81, %f96;
	add.ftz.f32 	%f84, %f81, %f95;
	st.global.v4.f32 	[%rd28], {%f84, %f83, %f82, %f98};

BB9_11:
	setp.lt.u64	%p18, %rd2, 4294967296;
	@%p18 bra 	BB9_13;

	not.b32 	%r15, %r12;
	add.s32 	%r16, %r10, %r15;
	mad.lo.s32 	%r17, %r16, %r9, %r11;
	ld.const.u64 	%rd29, [params+48];
	cvta.to.global.u64 	%rd30, %rd29;
	mul.wide.u32 	%rd31, %r17, 16;
	add.s64 	%rd32, %rd30, %rd31;
	mov.f32 	%f85, 0f3F000000;
	mov.f32 	%f86, 0f3DCCCCCD;
	st.global.v4.f32 	[%rd32], {%f86, %f86, %f86, %f85};
	ld.const.u64 	%rd33, [params+56];
	cvta.to.global.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r17, 8;
	add.s64 	%rd36, %rd34, %rd35;
	mov.u32 	%r18, 305419896;
	st.global.v2.u32 	[%rd36], {%r18, %r18};

BB9_13:
	ret;
}


