// Seed: 2525284724
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  final $display(1);
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    output wor id_8,
    output supply1 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input supply0 id_16
);
  wire id_18;
  tri0 id_19;
  assign id_19 = 1;
  assign id_10 = id_15;
  always_latch @(posedge 1 or negedge 1);
  module_0(
      id_19, id_19
  );
endmodule
