// Seed: 31642539
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    input wand id_3,
    input wand id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7,
    input wand id_8,
    input wand id_9,
    output wire id_10,
    output wire id_11,
    input tri id_12,
    input tri id_13,
    output tri0 id_14
);
  wire id_16;
  assign id_14 = 1'b0;
  assign id_5  = id_2 ^ id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output logic id_7
);
  always id_7 = #1 1;
  nor (id_2, id_0, id_5);
  module_0(
      id_2, id_5, id_5, id_0, id_0, id_4, id_5, id_6, id_0, id_0, id_3, id_6, id_5, id_0, id_2
  );
endmodule
