=====
SETUP
-6.469
29.036
22.568
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n189_s1
24.536
24.799
bu/n189_s0
24.799
24.935
bu/data_read_18_s2
25.453
25.715
bu/data_read_18_s0
26.205
26.666
bu/data_read_18_s
28.774
29.036
cpu_1/MEMWB_DMemOut_18_s0
29.036
=====
SETUP
-6.462
29.005
22.543
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n184_s1
24.541
25.068
bu/n184_s0
25.068
25.204
bu/data_read_23_s2
25.824
26.285
bu/data_read_23_s0
26.668
27.129
bu/data_read_23_s
28.715
29.005
cpu_1/MEMWB_DMemOut_23_s0
29.005
=====
SETUP
-6.460
29.015
22.555
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n182_s1
25.106
25.633
bu/n182_s0
25.633
25.769
bu/data_read_25_s2
26.151
26.678
bu/data_read_25_s0
27.060
27.576
bu/data_read_25_s
28.499
29.015
cpu_1/MEMWB_DMemOut_25_s0
29.015
=====
SETUP
-6.419
28.984
22.565
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/unsigned_sub_18_s
14.633
15.125
cpu_1/cpu_alu/unsigned_sub_19_s
15.125
15.175
cpu_1/cpu_alu/unsigned_sub_20_s
15.175
15.225
cpu_1/cpu_alu/unsigned_sub_21_s
15.225
15.275
cpu_1/cpu_alu/unsigned_sub_22_s
15.275
15.325
cpu_1/cpu_alu/unsigned_sub_23_s
15.325
15.375
cpu_1/cpu_alu/unsigned_sub_24_s
15.375
15.425
cpu_1/cpu_alu/unsigned_sub_25_s
15.425
15.475
cpu_1/cpu_alu/unsigned_sub_26_s
15.475
15.719
cpu_1/n2181_s19
17.049
17.339
cpu_1/n2181_s14
17.344
17.759
cpu_1/n2181_s8
17.916
18.438
bu/btn_ren_Z_s7
18.788
19.203
bu/btn_ren_Z_s2
20.128
20.418
bu/n97_s10
21.626
21.889
bu/n220_s3
22.026
22.289
bu/n415_s4
22.476
22.938
bu/n415_s1
23.075
23.338
bu/n206_s1
24.381
24.843
bu/n206_s0
24.843
24.979
bu/data_read_1_s2
25.361
25.878
bu/data_read_1_s0
25.880
26.145
bu/data_read_1_s
28.458
28.984
cpu_1/MEMWB_DMemOut_1_s0
28.984
=====
SETUP
-6.406
28.716
22.310
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2275_s3
8.775
9.236
cpu_1/ALUInB_1_s2
9.776
10.156
cpu_1/cpu_alu/n61_s2
13.624
14.086
cpu_1/data_addr_Z_11_s35
14.738
15.028
cpu_1/data_addr_Z_11_s34
15.033
15.531
cpu_1/data_addr_Z_11_s28
16.421
16.683
cpu_1/data_addr_Z_11_s19
16.686
17.212
bu/data_read_24_s18
18.103
18.619
bu/data_read_24_s16
19.827
20.089
usb/n784_s10
22.016
22.278
usb/n784_s7
22.759
23.257
usb/n784_s4
23.439
23.901
usb/n784_s9
24.121
24.647
usb/data_out_9_s3
26.157
26.683
usb/data_out_20_s0
28.716
=====
SETUP
-6.406
28.716
22.310
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2275_s3
8.775
9.236
cpu_1/ALUInB_1_s2
9.776
10.156
cpu_1/cpu_alu/n61_s2
13.624
14.086
cpu_1/data_addr_Z_11_s35
14.738
15.028
cpu_1/data_addr_Z_11_s34
15.033
15.531
cpu_1/data_addr_Z_11_s28
16.421
16.683
cpu_1/data_addr_Z_11_s19
16.686
17.212
bu/data_read_24_s18
18.103
18.619
bu/data_read_24_s16
19.827
20.089
usb/n784_s10
22.016
22.278
usb/n784_s7
22.759
23.257
usb/n784_s4
23.439
23.901
usb/n784_s9
24.121
24.647
usb/data_out_9_s3
26.157
26.683
usb/data_out_21_s0
28.716
=====
SETUP
-6.406
28.716
22.310
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2275_s3
8.775
9.236
cpu_1/ALUInB_1_s2
9.776
10.156
cpu_1/cpu_alu/n61_s2
13.624
14.086
cpu_1/data_addr_Z_11_s35
14.738
15.028
cpu_1/data_addr_Z_11_s34
15.033
15.531
cpu_1/data_addr_Z_11_s28
16.421
16.683
cpu_1/data_addr_Z_11_s19
16.686
17.212
bu/data_read_24_s18
18.103
18.619
bu/data_read_24_s16
19.827
20.089
usb/n784_s10
22.016
22.278
usb/n784_s7
22.759
23.257
usb/n784_s4
23.439
23.901
usb/n784_s9
24.121
24.647
usb/data_out_9_s3
26.157
26.683
usb/data_out_22_s0
28.716
=====
SETUP
-6.406
28.716
22.310
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2275_s3
8.775
9.236
cpu_1/ALUInB_1_s2
9.776
10.156
cpu_1/cpu_alu/n61_s2
13.624
14.086
cpu_1/data_addr_Z_11_s35
14.738
15.028
cpu_1/data_addr_Z_11_s34
15.033
15.531
cpu_1/data_addr_Z_11_s28
16.421
16.683
cpu_1/data_addr_Z_11_s19
16.686
17.212
bu/data_read_24_s18
18.103
18.619
bu/data_read_24_s16
19.827
20.089
usb/n784_s10
22.016
22.278
usb/n784_s7
22.759
23.257
usb/n784_s4
23.439
23.901
usb/n784_s9
24.121
24.647
usb/data_out_9_s3
26.157
26.683
usb/data_out_23_s0
28.716
=====
SETUP
-6.375
28.914
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/unsigned_sub_18_s
14.633
15.125
cpu_1/cpu_alu/unsigned_sub_19_s
15.125
15.175
cpu_1/cpu_alu/unsigned_sub_20_s
15.175
15.419
cpu_1/n2187_s21
16.718
17.008
cpu_1/n2187_s20
17.334
17.860
cpu_1/n2187_s17
17.863
18.389
cpu_1/n2187_s14
18.391
18.908
cpu_1/n2187_s9
18.910
19.173
cpu_1/n2187_s4
19.175
19.691
bu/n97_s17
20.041
20.304
mem/saved_data_addr_c_0_s3
21.423
21.838
bu/data_read_24_s21
22.713
22.975
bu/data_read_24_s4
22.978
23.240
bu/data_read_24_s0
23.243
23.759
bu/data_read_26_s1
27.309
27.825
bu/data_read_26_s
28.388
28.914
cpu_1/MEMWB_DMemOut_26_s0
28.914
=====
SETUP
-6.371
28.919
22.548
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n193_s1
25.299
25.815
bu/n193_s0
25.815
25.951
bu/data_read_14_s2
26.144
26.605
bu/data_read_14_s0
26.988
27.504
bu/data_read_14_s
28.393
28.919
cpu_1/MEMWB_DMemOut_14_s0
28.919
=====
SETUP
-6.344
28.649
22.305
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s4
23.979
24.394
flashController/n7_s2
24.396
24.923
flashController/n7_s0
25.694
26.210
flashController/data_out_17_s0
28.649
=====
SETUP
-6.283
28.842
22.559
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_0_s1
2.646
3.028
cpu_1/control_bypass_ex/n17_s0
4.269
4.832
cpu_1/control_bypass_ex/n18_s0
4.832
4.882
cpu_1/control_bypass_ex/n19_s0
4.882
4.932
cpu_1/control_bypass_ex/n20_s0
4.932
4.982
cpu_1/control_bypass_ex/n21_s0
4.982
5.032
cpu_1/ALUInA_3_s6
5.821
6.337
cpu_1/ALUInA_19_s2
7.812
8.328
cpu_1/ALUInA_19_s1
8.331
8.593
cpu_1/ALUInA_19_s0
9.602
10.128
cpu_1/cpu_alu/n52_s4
12.866
13.128
cpu_1/cpu_alu/n50_s2
13.133
13.649
cpu_1/data_addr_Z_9_s40
14.189
14.651
cpu_1/data_addr_Z_1_s19
14.656
14.918
cpu_1/data_addr_Z_1_s8
15.076
15.602
cpu_1/data_addr_Z_1_s1
15.762
16.223
cpu_1/data_addr_Z_1_s
18.372
18.787
flashController/n575_s5
19.946
20.472
flashController/n575_s3
22.178
22.694
bu/n296_s7
23.203
23.664
bu/n296_s5
25.204
25.467
bu/n296_s3
26.442
26.694
bu/data_read_24_s
28.316
28.842
cpu_1/MEMWB_DMemOut_24_s0
28.842
=====
SETUP
-6.278
28.810
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n185_s1
24.631
25.158
bu/n185_s0
25.158
25.294
bu/data_read_22_s2
25.486
25.948
bu/data_read_22_s0
26.558
27.074
bu/data_read_22_s
28.548
28.810
cpu_1/MEMWB_DMemOut_22_s0
28.810
=====
SETUP
-6.256
28.835
22.579
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n194_s1
24.666
25.193
bu/n194_s0
25.193
25.329
bu/data_read_13_s2
26.524
27.040
bu/data_read_13_s0
27.198
27.488
bu/data_read_13_s
28.573
28.835
cpu_1/MEMWB_DMemOut_13_s0
28.835
=====
SETUP
-6.253
28.791
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n197_s1
24.409
24.935
bu/n197_s0
24.935
25.071
bu/data_read_10_s3
25.264
25.761
bu/data_read_10_s0
27.103
27.365
bu/data_read_10_s
28.529
28.791
cpu_1/MEMWB_DMemOut_10_s0
28.791
=====
SETUP
-6.244
28.821
22.577
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n205_s1
24.199
24.660
bu/n205_s0
24.660
24.796
bu/data_read_2_s2
24.954
25.480
bu/data_read_2_s0
25.970
26.486
bu/data_read_2_s
28.305
28.821
cpu_1/MEMWB_DMemOut_2_s0
28.821
=====
SETUP
-6.236
28.784
22.548
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n180_s1
24.541
25.068
bu/n180_s0
25.068
25.204
bu/data_read_27_s2
25.586
26.103
bu/data_read_27_s0
26.295
26.811
bu/data_read_27_s
28.323
28.784
cpu_1/MEMWB_DMemOut_27_s0
28.784
=====
SETUP
-6.179
28.724
22.544
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n97_s23
21.013
21.275
bu/n97_s11
21.608
21.898
bu/n97_s32
22.015
22.278
bu/n415_s7
22.653
23.114
bu/n415_s2
23.441
23.704
bu/n188_s1
24.349
24.875
bu/n188_s0
24.875
25.011
bu/data_read_19_s4
25.169
25.630
bu/data_read_19_s1
26.971
27.234
bu/data_read_19_s
28.208
28.724
cpu_1/MEMWB_DMemOut_19_s0
28.724
=====
SETUP
-6.174
28.463
22.288
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s3
23.729
24.190
flashController/n7_s1
24.193
24.483
flashController/n1303_s0
25.368
25.829
flashController/flash_data_in_3_s0
28.463
=====
SETUP
-6.168
28.463
22.294
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s3
23.729
24.190
flashController/n7_s1
24.193
24.483
flashController/n1303_s0
25.368
25.829
flashController/flash_data_in_10_s0
28.463
=====
SETUP
-6.058
28.608
22.550
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_0_s1
2.646
3.028
cpu_1/control_bypass_ex/n17_s0
4.269
4.832
cpu_1/control_bypass_ex/n18_s0
4.832
4.882
cpu_1/control_bypass_ex/n19_s0
4.882
4.932
cpu_1/control_bypass_ex/n20_s0
4.932
4.982
cpu_1/control_bypass_ex/n21_s0
4.982
5.032
cpu_1/ALUInA_3_s6
5.821
6.337
cpu_1/ALUInA_19_s2
7.812
8.328
cpu_1/ALUInA_19_s1
8.331
8.593
cpu_1/ALUInA_19_s0
9.602
10.128
cpu_1/cpu_alu/n52_s4
12.866
13.128
cpu_1/cpu_alu/n50_s2
13.133
13.649
cpu_1/data_addr_Z_9_s40
14.189
14.651
cpu_1/data_addr_Z_1_s19
14.656
14.918
cpu_1/data_addr_Z_1_s8
15.076
15.602
cpu_1/data_addr_Z_1_s1
15.762
16.223
cpu_1/data_addr_Z_1_s
18.372
18.787
flashController/n575_s5
19.946
20.472
flashController/n575_s3
22.178
22.694
bu/n296_s7
23.203
23.664
bu/n296_s5
25.204
25.467
bu/n312_s3
26.634
26.887
bu/data_read_8_s
28.346
28.608
cpu_1/MEMWB_DMemOut_8_s0
28.608
=====
SETUP
-6.031
28.569
22.538
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_0_s1
2.646
3.028
cpu_1/control_bypass_ex/n17_s0
4.269
4.832
cpu_1/control_bypass_ex/n18_s0
4.832
4.882
cpu_1/control_bypass_ex/n19_s0
4.882
4.932
cpu_1/control_bypass_ex/n20_s0
4.932
4.982
cpu_1/control_bypass_ex/n21_s0
4.982
5.032
cpu_1/ALUInA_3_s6
5.821
6.337
cpu_1/ALUInA_19_s2
7.812
8.328
cpu_1/ALUInA_19_s1
8.331
8.593
cpu_1/ALUInA_19_s0
9.602
10.128
cpu_1/cpu_alu/n52_s4
12.866
13.128
cpu_1/cpu_alu/n50_s2
13.133
13.649
cpu_1/data_addr_Z_9_s40
14.189
14.651
cpu_1/data_addr_Z_1_s19
14.656
14.918
cpu_1/data_addr_Z_1_s8
15.076
15.602
cpu_1/data_addr_Z_1_s1
15.762
16.223
cpu_1/data_addr_Z_1_s
18.372
18.787
flashController/n575_s5
19.946
20.472
flashController/n575_s3
22.178
22.694
bu/n296_s7
23.203
23.664
bu/n296_s23
24.583
25.081
bu/data_read_31_s1
26.071
26.532
bu/data_read_31_s
28.043
28.569
cpu_1/MEMWB_DMemOut_31_s0
28.569
=====
SETUP
-5.988
28.283
22.294
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s4
23.979
24.394
flashController/n7_s2
24.396
24.923
flashController/n7_s0
25.694
26.210
flashController/data_out_26_s0
28.283
=====
SETUP
-5.985
28.289
22.304
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s4
23.979
24.394
flashController/n7_s2
24.396
24.923
flashController/n7_s0
25.694
26.210
flashController/data_out_24_s0
28.289
=====
SETUP
-5.979
28.523
22.543
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_1_s1
2.626
3.009
cpu_1/control_bypass_ex/n31_s0
5.085
5.641
cpu_1/control_bypass_ex/n32_s0
5.641
5.691
cpu_1/control_bypass_ex/n33_s0
5.691
5.741
cpu_1/control_bypass_ex/n34_s0
5.741
5.791
cpu_1/n2276_s9
7.734
8.024
cpu_1/n2258_s3
10.014
10.276
cpu_1/ALUInB_18_s3
11.284
11.549
cpu_1/ALUInB_18_s5
12.715
13.005
cpu_1/cpu_alu/n414_s
14.628
15.120
cpu_1/cpu_alu/n413_s
15.120
15.170
cpu_1/cpu_alu/n412_s
15.170
15.220
cpu_1/cpu_alu/n411_s
15.220
15.270
cpu_1/cpu_alu/n410_s
15.270
15.320
cpu_1/cpu_alu/n409_s
15.320
15.370
cpu_1/cpu_alu/n408_s
15.370
15.420
cpu_1/cpu_alu/n407_s
15.420
15.470
cpu_1/cpu_alu/n406_s
15.470
15.520
cpu_1/cpu_alu/n405_s
15.520
15.570
cpu_1/cpu_alu/n404_s
15.570
15.620
cpu_1/cpu_alu/n403_s
15.620
15.916
cpu_1/n2177_s16
17.244
17.506
cpu_1/n2177_s12
17.509
17.799
cpu_1/n2177_s6
18.440
18.703
cpu_1/n2177_s4
19.240
19.701
bu/n415_s9
21.493
22.009
bu/n220_s5
22.204
22.720
flashController/n7_s4
23.979
24.394
flashController/n7_s2
24.396
24.923
flashController/n563_s20
26.775
27.301
flashController/n563_s18
27.304
27.566
flashController/n563_s15
27.996
28.523
flashController/data_out_10_s0
28.523
=====
HOLD
0.006
2.690
2.684
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_0_s0
2.690
=====
HOLD
0.006
2.690
2.684
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_13_s0
2.690
=====
HOLD
0.006
2.691
2.686
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dpi_s0
2.691
=====
HOLD
0.013
2.691
2.678
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dmi_s0
2.691
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_13_s0
2.675
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_14_s0
2.675
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_15_s0
2.675
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_16_s0
2.675
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_17_s0
2.675
=====
HOLD
0.015
2.675
2.661
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_18_s0
2.675
=====
HOLD
0.015
2.666
2.650
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dmid_s0
2.666
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_7_s0
2.696
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_8_s0
2.696
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_9_s0
2.696
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_10_s0
2.696
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_11_s0
2.696
=====
HOLD
0.016
2.696
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_12_s0
2.696
=====
HOLD
0.017
2.693
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/ukprdy_s0
2.693
=====
HOLD
0.017
2.671
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/ukprdyd_s0
2.671
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_7_s0
2.675
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_8_s0
2.675
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_9_s0
2.675
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_10_s0
2.675
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_11_s0
2.675
=====
HOLD
0.019
2.675
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_12_s0
2.675
