m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/simulation/modelsim
vALU
Z1 !s110 1624835914
!i10b 1
!s100 0V]loXCIF6<d4DdSl9<^02
IYF[z06m5kzj5Jb<b:]N[b0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624827766
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1624835914.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier
Z7 tCvgOpt 0
n@a@l@u
vcontrol_unit
Z8 !s110 1624835915
!i10b 1
!s100 27o8A<4ELGg3?Oi_g[Ko>1
I5SXiJfY;eMn?MITbEn>8z2
R2
R0
w1624835824
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1624835915.000000
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/control_unit.v|
!i113 1
R5
R6
R7
vcore
R1
!i10b 1
!s100 kRl:HIDHMTaCf=C<WhoFJ1
IeLaNEnmcf?F3[E?W1gnOQ2
R2
R0
w1624835699
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/core.v|
!i113 1
R5
R6
R7
vdecoder_3to8
R8
!i10b 1
!s100 MGLTBLDUobTTa^e@]:gJ62
Io5olD4o?a62Ck<Xj`<f:m3
R2
R0
Z10 w1624124023
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_3to8.v|
!i113 1
R5
R6
R7
vdecoder_4to16
R1
!i10b 1
!s100 OoXKb@cK^NRb]GZ0=9;OG2
I<ojDD2V0ee>I<DQC[@M_z1
R2
R0
w1624821807
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/decoder_4to16.v|
!i113 1
R5
R6
R7
vDRAM
R8
!i10b 1
!s100 1F7B<;8h0;IV=TO_XK[@k0
IW6>N^@znUichJnWTbWHVh2
R2
R0
w1624831856
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v
Z11 L0 39
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/DRAM.v|
!i113 1
R5
R6
R7
n@d@r@a@m
vIRAM
R8
!i10b 1
!s100 L3i;2cZ3[oFl;>J2`@P2;3
IlD`hHIG7^;g>m?:Zi6]aH1
R2
R0
w1624831727
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v
R11
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/IRAM.v|
!i113 1
R5
R6
R7
n@i@r@a@m
vmux_32
R8
!i10b 1
!s100 Wh_KhFPSReBAbV>aDXbFU1
I4hF<E=F8GNEE_i]AKzR693
R2
R0
w1624828157
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_32.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_32.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_32.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/mux_32.v|
!i113 1
R5
R6
R7
vreg16
R1
!i10b 1
!s100 Gj;3zk9UYRl4VJmhD?RGk3
INfhXcRDhmVDAd?g==3oaS1
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16.v|
!i113 1
R5
R6
R7
vreg16_inc
R1
!i10b 1
!s100 SWfmFLdb=oQ5H5:h2PchG0
I]>e=M6NXH?EaE>@]eaTRG2
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg16_inc.v|
!i113 1
R5
R6
R7
vreg8
R1
!i10b 1
!s100 zgDd`BQDbz>1>]Xhik9GV2
I^GGK>X<>NdJ<m5CfCE?lI0
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8.v|
!i113 1
R5
R6
R7
vreg8_inc
R1
!i10b 1
!s100 ZaFg3=HN]zH3SZ:n^@lzg3
IeCOF?Tm=:om90WBY4Q<AV2
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/reg8_inc.v|
!i113 1
R5
R6
R7
vregAC
R1
!i10b 1
!s100 dNV@?`PN;3Y^_E3:96P^H2
IoAE1e@Q>=NOKC5j4MRll33
R2
R0
w1624826367
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regAC.v|
!i113 1
R5
R6
R7
nreg@a@c
vregCID
R8
!i10b 1
!s100 C7hZQ=kKj?n5VV]l:5;Uk1
ILjKWoiQG8YAGU>`6cPQZb0
R2
R0
w1624835700
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regCID.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regCID.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regCID.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/regCID.v|
!i113 1
R5
R6
R7
nreg@c@i@d
vtb_top
R8
!i10b 1
!s100 1ToZnJifib1f[KnLdBV3@3
ICPZMTWjz2e5dUKK`cPoT72
R2
R0
R10
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v
L0 2
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/tb_top.v|
!i113 1
R5
R6
R7
vtop
R8
!i10b 1
!s100 Z9k_ajNf^TK4b2d;b^oh<1
I_59RDG]]fW:cSWDaTmCU_2
R2
R0
w1624835550
8D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v
FD:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier|D:/Academics/FPGA-Matrix_Multiplier/Verilog_modules/Sem_5-Matrix_Muliplier/top.v|
!i113 1
R5
R6
R7
