<stg><name>Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="70" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %key_cache_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache_load

]]></Node>
<StgValue><ssdm name="key_cache_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:4 %sext_ln78_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln78

]]></Node>
<StgValue><ssdm name="sext_ln78_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
newFuncRoot:5 %tmp_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="62" op_0_bw="33">
<![CDATA[
newFuncRoot:6 %sext_ln78_cast = sext i33 %sext_ln78_read

]]></Node>
<StgValue><ssdm name="sext_ln78_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="70" op_0_bw="39">
<![CDATA[
newFuncRoot:8 %sext_ln76 = sext i39 %tmp_read

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="70" op_1_bw="70">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i70 0, i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln83 = store i64 0, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln84 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc66.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="70" op_0_bw="70" op_1_bw="0">
<![CDATA[
for.inc66.i.i.i:0 %indvar_flatten_load = load i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
for.inc66.i.i.i:1 %add_ln83_2 = add i70 %indvar_flatten_load, i70 1

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="70" op_1_bw="70">
<![CDATA[
for.inc66.i.i.i:2 %icmp_ln83 = icmp_eq  i70 %indvar_flatten_load, i70 %sext_ln76

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66.i.i.i:3 %br_ln83 = br i1 %icmp_ln83, void %for.inc69.i.i.i, void %Q_LOAD.i.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="70" op_1_bw="70" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i:1 %store_ln83 = store i70 %add_ln83_2, i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i:1 %t_load = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69.i.i.i:3 %icmp_ln84 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc69.i.i.i:4 %select_ln83 = select i1 %icmp_ln84, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i:5 %add_ln83_3 = add i64 %t_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.i.i.i:6 %select_ln83_1 = select i1 %icmp_ln84, i64 %add_ln83_3, i64 %t_load

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69.i.i.i:7 %first_iter_0 = icmp_eq  i7 %select_ln83, i7 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="52" op_0_bw="64">
<![CDATA[
for.inc69.i.i.i:8 %trunc_ln83 = trunc i64 %select_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="62" op_0_bw="62" op_1_bw="52" op_2_bw="10">
<![CDATA[
for.inc69.i.i.i:9 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %trunc_ln83, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="64">
<![CDATA[
for.inc69.i.i.i:10 %trunc_ln83_1 = trunc i64 %select_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="54" op_2_bw="8">
<![CDATA[
for.inc69.i.i.i:11 %p_shl9 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i54.i8, i54 %trunc_ln83_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc69.i.i.i:12 %sub_ln83 = sub i62 %p_shl, i62 %p_shl9

]]></Node>
<StgValue><ssdm name="sub_ln83"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc69.i.i.i:13 %add_ln83 = add i62 %sub_ln83, i62 %sext_ln78_cast

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69.i.i.i:19 %br_ln84 = br i1 %first_iter_0, void %for.inc66.split.i.i.i, void %for.first.iter.for.inc66.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="7">
<![CDATA[
for.inc66.split.i.i.i:0 %trunc_ln84 = trunc i7 %select_ln83

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66.split.i.i.i:5 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln83, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="64">
<![CDATA[
for.inc66.split.i.i.i:6 %trunc_ln86 = trunc i64 %select_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc66.split.i.i.i:17 %switch_ln86 = switch i3 %trunc_ln84, void %arrayidx65.case.7.i.i.i, i3 0, void %arrayidx65.case.0.i.i.i, i3 1, void %arrayidx65.case.1.i.i.i, i3 2, void %arrayidx65.case.2.i.i.i, i3 3, void %arrayidx65.case.3.i.i.i, i3 4, void %arrayidx65.case.4.i.i.i, i3 5, void %arrayidx65.case.5.i.i.i, i3 6, void %arrayidx65.case.6.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln86"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx65.exit.i.i.i:0 %add_ln84 = add i7 %select_ln83, i7 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i:2 %store_ln83 = store i64 %select_ln83_1, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i:3 %store_ln84 = store i7 %add_ln84, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i:4 %br_ln84 = br void %for.inc66.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_K_CACHE_VITIS_LOOP_84_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
for.inc69.i.i.i:14 %shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln83, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i:15 %add_ln83_1 = add i64 %key_cache_load_read, i64 %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc69.i.i.i:16 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln83_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="62">
<![CDATA[
for.inc69.i.i.i:17 %sext_ln84 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i:18 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln84

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc66.i.i.i:0 %muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:1 %muxLogicAXIMBurst_to_empty = muxlogic i64 64

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem2_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc66.i.i.i:3 %br_ln84 = br void %for.inc66.split.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
Q_LOAD.i.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66.split.i.i.i:1 %specpipeline_ln85 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln85"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32">
<![CDATA[
for.inc66.split.i.i.i:2 %muxLogicAXIMCE_to_gmem2_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc66.split.i.i.i:3 %gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc66.split.i.i.i:4 %bitcast_ln86 = bitcast i32 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.inc66.split.i.i.i:7 %or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln86, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
for.inc66.split.i.i.i:8 %zext_ln86 = zext i12 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:9 %k_cache_local_0_i_i_addr = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_0_i_i_addr"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:10 %k_cache_local_1_i_i_addr = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_1_i_i_addr"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:11 %k_cache_local_2_i_i_addr = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_2_i_i_addr"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:12 %k_cache_local_3_i_i_addr = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_3_i_i_addr"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:13 %k_cache_local_4_i_i_addr = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_4_i_i_addr"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:14 %k_cache_local_5_i_i_addr = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_5_i_i_addr"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:15 %k_cache_local_6_i_i_addr = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_6_i_i_addr"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i:16 %k_cache_local_7_i_i_addr = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="k_cache_local_7_i_i_addr"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.6.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.6.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_6_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.6.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_6_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.6.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.5.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.5.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_5_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.5.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_5_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.5.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.4.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.4.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_4_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.4.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_4_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.4.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.3.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.3.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_3_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.3.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_3_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.3.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.2.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.2.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_2_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.2.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_2_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.2.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.1.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.1.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_1_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.1.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_1_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.1.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.0.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.0.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_0_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.0.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_0_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.0.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.7.i.i.i:0 %muxLogicRAMData_to_store_ln86 = muxlogic i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln86"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.7.i.i.i:1 %muxLogicRAMAddr_to_store_ln86 = muxlogic i12 %k_cache_local_7_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln86"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.7.i.i.i:2 %store_ln86 = store i32 %bitcast_ln86, i12 %k_cache_local_7_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln84" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.7.i.i.i:3 %br_ln86 = br void %arrayidx65.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="171" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
<port id="172" name="k_cache_local_7_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_7_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="k_cache_local_6_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_6_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="k_cache_local_5_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_5_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="k_cache_local_4_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_4_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="k_cache_local_3_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_3_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="k_cache_local_2_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_2_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="k_cache_local_1_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_1_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="k_cache_local_0_i_i" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="k_cache_local_0_i_i"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="sext_ln78" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln78"/></StgValue>
</port>
<port id="181" name="key_cache_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="key_cache_load"/></StgValue>
</port>
<port id="182" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="184" from="StgValue_183" to="j" fromId="183" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_183" to="t" fromId="183" toId="18">
</dataflow>
<dataflow id="186" from="StgValue_183" to="indvar_flatten" fromId="183" toId="19">
</dataflow>
<dataflow id="188" from="_ssdm_op_Read.ap_auto.i64" to="key_cache_load_read" fromId="187" toId="20">
</dataflow>
<dataflow id="189" from="key_cache_load" to="key_cache_load_read" fromId="181" toId="20">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.i33" to="sext_ln78_read" fromId="190" toId="21">
</dataflow>
<dataflow id="192" from="sext_ln78" to="sext_ln78_read" fromId="180" toId="21">
</dataflow>
<dataflow id="194" from="_ssdm_op_Read.ap_auto.i39" to="tmp_read" fromId="193" toId="22">
</dataflow>
<dataflow id="195" from="tmp" to="tmp_read" fromId="171" toId="22">
</dataflow>
<dataflow id="196" from="sext_ln78_read" to="sext_ln78_cast" fromId="21" toId="23">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="197" toId="24">
</dataflow>
<dataflow id="199" from="gmem2" to="specinterface_ln0" fromId="182" toId="24">
</dataflow>
<dataflow id="201" from="empty_50" to="specinterface_ln0" fromId="200" toId="24">
</dataflow>
<dataflow id="203" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="204" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="206" from="empty_99" to="specinterface_ln0" fromId="205" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="208" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="210" from="empty_57" to="specinterface_ln0" fromId="209" toId="24">
</dataflow>
<dataflow id="212" from="empty_52" to="specinterface_ln0" fromId="211" toId="24">
</dataflow>
<dataflow id="213" from="empty_99" to="specinterface_ln0" fromId="205" toId="24">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="24">
</dataflow>
<dataflow id="216" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="24">
</dataflow>
<dataflow id="218" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="24">
</dataflow>
<dataflow id="219" from="StgValue_217" to="specinterface_ln0" fromId="217" toId="24">
</dataflow>
<dataflow id="220" from="empty_99" to="specinterface_ln0" fromId="205" toId="24">
</dataflow>
<dataflow id="221" from="empty_99" to="specinterface_ln0" fromId="205" toId="24">
</dataflow>
<dataflow id="223" from="StgValue_222" to="specinterface_ln0" fromId="222" toId="24">
</dataflow>
<dataflow id="224" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="225" from="StgValue_202" to="specinterface_ln0" fromId="202" toId="24">
</dataflow>
<dataflow id="226" from="tmp_read" to="sext_ln76" fromId="22" toId="25">
</dataflow>
<dataflow id="228" from="StgValue_227" to="store_ln0" fromId="227" toId="26">
</dataflow>
<dataflow id="229" from="indvar_flatten" to="store_ln0" fromId="19" toId="26">
</dataflow>
<dataflow id="231" from="StgValue_230" to="store_ln83" fromId="230" toId="27">
</dataflow>
<dataflow id="232" from="t" to="store_ln83" fromId="18" toId="27">
</dataflow>
<dataflow id="234" from="StgValue_233" to="store_ln84" fromId="233" toId="28">
</dataflow>
<dataflow id="235" from="j" to="store_ln84" fromId="17" toId="28">
</dataflow>
<dataflow id="236" from="indvar_flatten" to="indvar_flatten_load" fromId="19" toId="30">
</dataflow>
<dataflow id="237" from="indvar_flatten_load" to="add_ln83_2" fromId="30" toId="31">
</dataflow>
<dataflow id="239" from="StgValue_238" to="add_ln83_2" fromId="238" toId="31">
</dataflow>
<dataflow id="240" from="indvar_flatten_load" to="icmp_ln83" fromId="30" toId="32">
</dataflow>
<dataflow id="241" from="sext_ln76" to="icmp_ln83" fromId="25" toId="32">
</dataflow>
<dataflow id="242" from="icmp_ln83" to="br_ln83" fromId="32" toId="33">
</dataflow>
<dataflow id="243" from="add_ln83_2" to="store_ln83" fromId="31" toId="34">
</dataflow>
<dataflow id="244" from="indvar_flatten" to="store_ln83" fromId="19" toId="34">
</dataflow>
<dataflow id="245" from="j" to="j_load" fromId="17" toId="35">
</dataflow>
<dataflow id="246" from="t" to="t_load" fromId="18" toId="36">
</dataflow>
<dataflow id="247" from="j_load" to="icmp_ln84" fromId="35" toId="37">
</dataflow>
<dataflow id="249" from="StgValue_248" to="icmp_ln84" fromId="248" toId="37">
</dataflow>
<dataflow id="250" from="icmp_ln84" to="select_ln83" fromId="37" toId="38">
</dataflow>
<dataflow id="251" from="StgValue_233" to="select_ln83" fromId="233" toId="38">
</dataflow>
<dataflow id="252" from="j_load" to="select_ln83" fromId="35" toId="38">
</dataflow>
<dataflow id="253" from="t_load" to="add_ln83_3" fromId="36" toId="39">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln83_3" fromId="254" toId="39">
</dataflow>
<dataflow id="256" from="icmp_ln84" to="select_ln83_1" fromId="37" toId="40">
</dataflow>
<dataflow id="257" from="add_ln83_3" to="select_ln83_1" fromId="39" toId="40">
</dataflow>
<dataflow id="258" from="t_load" to="select_ln83_1" fromId="36" toId="40">
</dataflow>
<dataflow id="259" from="select_ln83" to="first_iter_0" fromId="38" toId="41">
</dataflow>
<dataflow id="260" from="StgValue_233" to="first_iter_0" fromId="233" toId="41">
</dataflow>
<dataflow id="261" from="select_ln83_1" to="trunc_ln83" fromId="40" toId="42">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitConcatenate.i62.i52.i10" to="p_shl" fromId="262" toId="43">
</dataflow>
<dataflow id="264" from="trunc_ln83" to="p_shl" fromId="42" toId="43">
</dataflow>
<dataflow id="266" from="StgValue_265" to="p_shl" fromId="265" toId="43">
</dataflow>
<dataflow id="267" from="select_ln83_1" to="trunc_ln83_1" fromId="40" toId="44">
</dataflow>
<dataflow id="269" from="_ssdm_op_BitConcatenate.i62.i54.i8" to="p_shl9" fromId="268" toId="45">
</dataflow>
<dataflow id="270" from="trunc_ln83_1" to="p_shl9" fromId="44" toId="45">
</dataflow>
<dataflow id="272" from="StgValue_271" to="p_shl9" fromId="271" toId="45">
</dataflow>
<dataflow id="273" from="p_shl" to="sub_ln83" fromId="43" toId="46">
</dataflow>
<dataflow id="274" from="p_shl9" to="sub_ln83" fromId="45" toId="46">
</dataflow>
<dataflow id="275" from="sub_ln83" to="add_ln83" fromId="46" toId="47">
</dataflow>
<dataflow id="276" from="sext_ln78_cast" to="add_ln83" fromId="23" toId="47">
</dataflow>
<dataflow id="277" from="first_iter_0" to="br_ln84" fromId="41" toId="48">
</dataflow>
<dataflow id="278" from="select_ln83" to="trunc_ln84" fromId="38" toId="49">
</dataflow>
<dataflow id="280" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="lshr_ln" fromId="279" toId="50">
</dataflow>
<dataflow id="281" from="select_ln83" to="lshr_ln" fromId="38" toId="50">
</dataflow>
<dataflow id="283" from="StgValue_282" to="lshr_ln" fromId="282" toId="50">
</dataflow>
<dataflow id="285" from="StgValue_284" to="lshr_ln" fromId="284" toId="50">
</dataflow>
<dataflow id="286" from="select_ln83_1" to="trunc_ln86" fromId="40" toId="51">
</dataflow>
<dataflow id="287" from="trunc_ln84" to="switch_ln86" fromId="49" toId="52">
</dataflow>
<dataflow id="289" from="StgValue_288" to="switch_ln86" fromId="288" toId="52">
</dataflow>
<dataflow id="291" from="StgValue_290" to="switch_ln86" fromId="290" toId="52">
</dataflow>
<dataflow id="293" from="StgValue_292" to="switch_ln86" fromId="292" toId="52">
</dataflow>
<dataflow id="295" from="StgValue_294" to="switch_ln86" fromId="294" toId="52">
</dataflow>
<dataflow id="297" from="StgValue_296" to="switch_ln86" fromId="296" toId="52">
</dataflow>
<dataflow id="299" from="StgValue_298" to="switch_ln86" fromId="298" toId="52">
</dataflow>
<dataflow id="301" from="StgValue_300" to="switch_ln86" fromId="300" toId="52">
</dataflow>
<dataflow id="302" from="select_ln83" to="add_ln84" fromId="38" toId="53">
</dataflow>
<dataflow id="304" from="StgValue_303" to="add_ln84" fromId="303" toId="53">
</dataflow>
<dataflow id="305" from="select_ln83_1" to="store_ln83" fromId="40" toId="54">
</dataflow>
<dataflow id="306" from="t" to="store_ln83" fromId="18" toId="54">
</dataflow>
<dataflow id="307" from="add_ln84" to="store_ln84" fromId="53" toId="55">
</dataflow>
<dataflow id="308" from="j" to="store_ln84" fromId="17" toId="55">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="309" toId="57">
</dataflow>
<dataflow id="312" from="LOAD_K_CACHE_VITIS_LOOP_84_2_str" to="specloopname_ln0" fromId="311" toId="57">
</dataflow>
<dataflow id="314" from="_ssdm_op_BitConcatenate.i64.i62.i2" to="shl_ln3" fromId="313" toId="58">
</dataflow>
<dataflow id="315" from="add_ln83" to="shl_ln3" fromId="47" toId="58">
</dataflow>
<dataflow id="317" from="StgValue_316" to="shl_ln3" fromId="316" toId="58">
</dataflow>
<dataflow id="318" from="key_cache_load_read" to="add_ln83_1" fromId="20" toId="59">
</dataflow>
<dataflow id="319" from="shl_ln3" to="add_ln83_1" fromId="58" toId="59">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="320" toId="60">
</dataflow>
<dataflow id="322" from="add_ln83_1" to="trunc_ln" fromId="59" toId="60">
</dataflow>
<dataflow id="324" from="StgValue_323" to="trunc_ln" fromId="323" toId="60">
</dataflow>
<dataflow id="326" from="StgValue_325" to="trunc_ln" fromId="325" toId="60">
</dataflow>
<dataflow id="327" from="trunc_ln" to="sext_ln84" fromId="60" toId="61">
</dataflow>
<dataflow id="328" from="gmem2" to="gmem2_addr" fromId="182" toId="62">
</dataflow>
<dataflow id="329" from="sext_ln84" to="gmem2_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="330" from="gmem2_addr" to="muxLogicAXIMAddr_to_empty" fromId="62" toId="63">
</dataflow>
<dataflow id="332" from="StgValue_331" to="muxLogicAXIMBurst_to_empty" fromId="331" toId="64">
</dataflow>
<dataflow id="334" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="65">
</dataflow>
<dataflow id="335" from="gmem2_addr" to="empty" fromId="62" toId="65">
</dataflow>
<dataflow id="336" from="StgValue_331" to="empty" fromId="331" toId="65">
</dataflow>
<dataflow id="337" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="66">
</dataflow>
<dataflow id="338" from="gmem2_addr" to="empty" fromId="62" toId="66">
</dataflow>
<dataflow id="339" from="StgValue_331" to="empty" fromId="331" toId="66">
</dataflow>
<dataflow id="340" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="67">
</dataflow>
<dataflow id="341" from="gmem2_addr" to="empty" fromId="62" toId="67">
</dataflow>
<dataflow id="342" from="StgValue_331" to="empty" fromId="331" toId="67">
</dataflow>
<dataflow id="343" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="68">
</dataflow>
<dataflow id="344" from="gmem2_addr" to="empty" fromId="62" toId="68">
</dataflow>
<dataflow id="345" from="StgValue_331" to="empty" fromId="331" toId="68">
</dataflow>
<dataflow id="346" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="69">
</dataflow>
<dataflow id="347" from="gmem2_addr" to="empty" fromId="62" toId="69">
</dataflow>
<dataflow id="348" from="StgValue_331" to="empty" fromId="331" toId="69">
</dataflow>
<dataflow id="349" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="70">
</dataflow>
<dataflow id="350" from="gmem2_addr" to="empty" fromId="62" toId="70">
</dataflow>
<dataflow id="351" from="StgValue_331" to="empty" fromId="331" toId="70">
</dataflow>
<dataflow id="352" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="71">
</dataflow>
<dataflow id="353" from="gmem2_addr" to="empty" fromId="62" toId="71">
</dataflow>
<dataflow id="354" from="StgValue_331" to="empty" fromId="331" toId="71">
</dataflow>
<dataflow id="355" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="72">
</dataflow>
<dataflow id="356" from="gmem2_addr" to="empty" fromId="62" toId="72">
</dataflow>
<dataflow id="357" from="StgValue_331" to="empty" fromId="331" toId="72">
</dataflow>
<dataflow id="358" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="73">
</dataflow>
<dataflow id="359" from="gmem2_addr" to="empty" fromId="62" toId="73">
</dataflow>
<dataflow id="360" from="StgValue_331" to="empty" fromId="331" toId="73">
</dataflow>
<dataflow id="361" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="74">
</dataflow>
<dataflow id="362" from="gmem2_addr" to="empty" fromId="62" toId="74">
</dataflow>
<dataflow id="363" from="StgValue_331" to="empty" fromId="331" toId="74">
</dataflow>
<dataflow id="364" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="333" toId="75">
</dataflow>
<dataflow id="365" from="gmem2_addr" to="empty" fromId="62" toId="75">
</dataflow>
<dataflow id="366" from="StgValue_331" to="empty" fromId="331" toId="75">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecPipeline" to="specpipeline_ln85" fromId="367" toId="77">
</dataflow>
<dataflow id="369" from="StgValue_183" to="specpipeline_ln85" fromId="183" toId="77">
</dataflow>
<dataflow id="370" from="StgValue_202" to="specpipeline_ln85" fromId="202" toId="77">
</dataflow>
<dataflow id="371" from="StgValue_202" to="specpipeline_ln85" fromId="202" toId="77">
</dataflow>
<dataflow id="372" from="StgValue_202" to="specpipeline_ln85" fromId="202" toId="77">
</dataflow>
<dataflow id="373" from="empty_99" to="specpipeline_ln85" fromId="205" toId="77">
</dataflow>
<dataflow id="375" from="_ssdm_op_Read.m_axi.p1i32" to="gmem2_addr_read" fromId="374" toId="79">
</dataflow>
<dataflow id="376" from="gmem2_addr" to="gmem2_addr_read" fromId="62" toId="79">
</dataflow>
<dataflow id="377" from="gmem2_addr_read" to="bitcast_ln86" fromId="79" toId="80">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="or_ln" fromId="378" toId="81">
</dataflow>
<dataflow id="380" from="trunc_ln86" to="or_ln" fromId="51" toId="81">
</dataflow>
<dataflow id="381" from="lshr_ln" to="or_ln" fromId="50" toId="81">
</dataflow>
<dataflow id="382" from="or_ln" to="zext_ln86" fromId="81" toId="82">
</dataflow>
<dataflow id="383" from="k_cache_local_0_i_i" to="k_cache_local_0_i_i_addr" fromId="179" toId="83">
</dataflow>
<dataflow id="384" from="StgValue_230" to="k_cache_local_0_i_i_addr" fromId="230" toId="83">
</dataflow>
<dataflow id="385" from="zext_ln86" to="k_cache_local_0_i_i_addr" fromId="82" toId="83">
</dataflow>
<dataflow id="386" from="k_cache_local_1_i_i" to="k_cache_local_1_i_i_addr" fromId="178" toId="84">
</dataflow>
<dataflow id="387" from="StgValue_230" to="k_cache_local_1_i_i_addr" fromId="230" toId="84">
</dataflow>
<dataflow id="388" from="zext_ln86" to="k_cache_local_1_i_i_addr" fromId="82" toId="84">
</dataflow>
<dataflow id="389" from="k_cache_local_2_i_i" to="k_cache_local_2_i_i_addr" fromId="177" toId="85">
</dataflow>
<dataflow id="390" from="StgValue_230" to="k_cache_local_2_i_i_addr" fromId="230" toId="85">
</dataflow>
<dataflow id="391" from="zext_ln86" to="k_cache_local_2_i_i_addr" fromId="82" toId="85">
</dataflow>
<dataflow id="392" from="k_cache_local_3_i_i" to="k_cache_local_3_i_i_addr" fromId="176" toId="86">
</dataflow>
<dataflow id="393" from="StgValue_230" to="k_cache_local_3_i_i_addr" fromId="230" toId="86">
</dataflow>
<dataflow id="394" from="zext_ln86" to="k_cache_local_3_i_i_addr" fromId="82" toId="86">
</dataflow>
<dataflow id="395" from="k_cache_local_4_i_i" to="k_cache_local_4_i_i_addr" fromId="175" toId="87">
</dataflow>
<dataflow id="396" from="StgValue_230" to="k_cache_local_4_i_i_addr" fromId="230" toId="87">
</dataflow>
<dataflow id="397" from="zext_ln86" to="k_cache_local_4_i_i_addr" fromId="82" toId="87">
</dataflow>
<dataflow id="398" from="k_cache_local_5_i_i" to="k_cache_local_5_i_i_addr" fromId="174" toId="88">
</dataflow>
<dataflow id="399" from="StgValue_230" to="k_cache_local_5_i_i_addr" fromId="230" toId="88">
</dataflow>
<dataflow id="400" from="zext_ln86" to="k_cache_local_5_i_i_addr" fromId="82" toId="88">
</dataflow>
<dataflow id="401" from="k_cache_local_6_i_i" to="k_cache_local_6_i_i_addr" fromId="173" toId="89">
</dataflow>
<dataflow id="402" from="StgValue_230" to="k_cache_local_6_i_i_addr" fromId="230" toId="89">
</dataflow>
<dataflow id="403" from="zext_ln86" to="k_cache_local_6_i_i_addr" fromId="82" toId="89">
</dataflow>
<dataflow id="404" from="k_cache_local_7_i_i" to="k_cache_local_7_i_i_addr" fromId="172" toId="90">
</dataflow>
<dataflow id="405" from="StgValue_230" to="k_cache_local_7_i_i_addr" fromId="230" toId="90">
</dataflow>
<dataflow id="406" from="zext_ln86" to="k_cache_local_7_i_i_addr" fromId="82" toId="90">
</dataflow>
<dataflow id="407" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="91">
</dataflow>
<dataflow id="408" from="k_cache_local_6_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="89" toId="92">
</dataflow>
<dataflow id="409" from="bitcast_ln86" to="store_ln86" fromId="80" toId="93">
</dataflow>
<dataflow id="410" from="k_cache_local_6_i_i_addr" to="store_ln86" fromId="89" toId="93">
</dataflow>
<dataflow id="411" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="95">
</dataflow>
<dataflow id="412" from="k_cache_local_5_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="88" toId="96">
</dataflow>
<dataflow id="413" from="bitcast_ln86" to="store_ln86" fromId="80" toId="97">
</dataflow>
<dataflow id="414" from="k_cache_local_5_i_i_addr" to="store_ln86" fromId="88" toId="97">
</dataflow>
<dataflow id="415" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="99">
</dataflow>
<dataflow id="416" from="k_cache_local_4_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="87" toId="100">
</dataflow>
<dataflow id="417" from="bitcast_ln86" to="store_ln86" fromId="80" toId="101">
</dataflow>
<dataflow id="418" from="k_cache_local_4_i_i_addr" to="store_ln86" fromId="87" toId="101">
</dataflow>
<dataflow id="419" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="103">
</dataflow>
<dataflow id="420" from="k_cache_local_3_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="86" toId="104">
</dataflow>
<dataflow id="421" from="bitcast_ln86" to="store_ln86" fromId="80" toId="105">
</dataflow>
<dataflow id="422" from="k_cache_local_3_i_i_addr" to="store_ln86" fromId="86" toId="105">
</dataflow>
<dataflow id="423" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="107">
</dataflow>
<dataflow id="424" from="k_cache_local_2_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="85" toId="108">
</dataflow>
<dataflow id="425" from="bitcast_ln86" to="store_ln86" fromId="80" toId="109">
</dataflow>
<dataflow id="426" from="k_cache_local_2_i_i_addr" to="store_ln86" fromId="85" toId="109">
</dataflow>
<dataflow id="427" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="111">
</dataflow>
<dataflow id="428" from="k_cache_local_1_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="84" toId="112">
</dataflow>
<dataflow id="429" from="bitcast_ln86" to="store_ln86" fromId="80" toId="113">
</dataflow>
<dataflow id="430" from="k_cache_local_1_i_i_addr" to="store_ln86" fromId="84" toId="113">
</dataflow>
<dataflow id="431" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="115">
</dataflow>
<dataflow id="432" from="k_cache_local_0_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="83" toId="116">
</dataflow>
<dataflow id="433" from="bitcast_ln86" to="store_ln86" fromId="80" toId="117">
</dataflow>
<dataflow id="434" from="k_cache_local_0_i_i_addr" to="store_ln86" fromId="83" toId="117">
</dataflow>
<dataflow id="435" from="bitcast_ln86" to="muxLogicRAMData_to_store_ln86" fromId="80" toId="119">
</dataflow>
<dataflow id="436" from="k_cache_local_7_i_i_addr" to="muxLogicRAMAddr_to_store_ln86" fromId="90" toId="120">
</dataflow>
<dataflow id="437" from="bitcast_ln86" to="store_ln86" fromId="80" toId="121">
</dataflow>
<dataflow id="438" from="k_cache_local_7_i_i_addr" to="store_ln86" fromId="90" toId="121">
</dataflow>
<dataflow id="439" from="icmp_ln83" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="440" from="first_iter_0" to="StgValue_4" fromId="41" toId="4">
</dataflow>
<dataflow id="441" from="first_iter_0" to="StgValue_5" fromId="41" toId="5">
</dataflow>
<dataflow id="442" from="first_iter_0" to="StgValue_6" fromId="41" toId="6">
</dataflow>
<dataflow id="443" from="first_iter_0" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="444" from="first_iter_0" to="StgValue_8" fromId="41" toId="8">
</dataflow>
<dataflow id="445" from="first_iter_0" to="StgValue_9" fromId="41" toId="9">
</dataflow>
<dataflow id="446" from="first_iter_0" to="StgValue_10" fromId="41" toId="10">
</dataflow>
<dataflow id="447" from="first_iter_0" to="StgValue_11" fromId="41" toId="11">
</dataflow>
<dataflow id="448" from="first_iter_0" to="StgValue_12" fromId="41" toId="12">
</dataflow>
<dataflow id="449" from="first_iter_0" to="StgValue_13" fromId="41" toId="13">
</dataflow>
<dataflow id="450" from="first_iter_0" to="StgValue_14" fromId="41" toId="14">
</dataflow>
<dataflow id="451" from="trunc_ln84" to="StgValue_15" fromId="49" toId="15">
</dataflow>
<dataflow id="452" from="icmp_ln83" to="StgValue_14" fromId="32" toId="14">
</dataflow>
</dataflows>


</stg>
