<MODULE>
MotorControl
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0002,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,00D0,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0008,NO
R_DSEG,data,0002,NO
R_OSEG,data,0001,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,01EC,NO
</SEGMENTS>

<LOCALS>
L002006?,R_CSEG,0031,0000
L002004?,R_CSEG,0025,0000
L002002?,R_CSEG,0014,0000
L003006?,R_CSEG,003B,0000
L003003?,R_CSEG,003B,0000
L007014?,R_CSEG,0135,0000
L007012?,R_CSEG,0125,0000
L007010?,R_CSEG,0123,0000
L004002?,R_CSEG,0096,0000
_T2_ISR_sloc0_1_0,R_BSEG,0001,0001
L010005?,R_CSEG,01EB,0000
L007007?,R_CSEG,0161,0000
L010001?,R_CSEG,01B5,0000
L007004?,R_CSEG,0159,0000
L007003?,R_CSEG,0151,0000
L007002?,R_CSEG,0149,0000
L007001?,R_CSEG,0141,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,006C,0000
__str_3,R_CONST,00B5,0000
__str_4,R_CONST,00C1,0000
__str_5,R_CONST,00CA,0000
L008004?,R_CSEG,016F,0000
L008001?,R_CSEG,016A,0000
L009007?,R_CSEG,01A9,0000
L009004?,R_CSEG,0199,0000
L009001?,R_CSEG,019E,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,003C,0000
_power_level,R_DSEG,0001,0001
__c51_external_startup,R_CSEG,00C1,0000
_delayUs,R_CSEG,0183,0000
_SPI_ISR,R_CSEG,0036,0000
_getADCAtPin,R_CSEG,0162,0000
_delay,R_CSEG,01AD,0000
_pwm_count,R_DSEG,0000,0001
_initializePin,R_CSEG,0118,0000
_initializePin_PARM_2,R_OSEG,0000,0001
_T2_ISR,R_CSEG,0000,0000
_reverse,R_BSEG,0000,0001
_initializeADC,R_CSEG,010E,0000
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 0023>
02 addr16(_SPI_ISR;)  
</CODE>

<CODE AT 002B>
02 addr16(_T2_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
75 data8(_pwm_count;) 00
75 data8(_power_level;) 32
C2 bit(_reverse;)
</CODE>

<CODE R_CSEG>
C0 E0
C0 D0
75 D0 00
C2 CF
05 data8(_pwm_count;)
E5 data8(_pwm_count;)
24 9B
50 rel2(L002002?;)
75 data8(_pwm_count;) 00
30 bit(_reverse;) rel3(L002004?;)
C3
E5 data8(_power_level;)
95 data8(_pwm_count;)
92 data8(_T2_ISR_sloc0_1_0;)
B3
92 A6
C2 A7
80 rel2(L002006?;)
C3
E5 data8(_power_level;)
95 data8(_pwm_count;)
92 data8(_T2_ISR_sloc0_1_0;)
B3
92 A7
C2 A6
D0 D0
D0 E0
32
10 98 rel3(L003006?;)
80 rel2(L003003?;)
32
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
75 data8(_initializePin_PARM_2;) 05
75 82 01
12 addr16(_initializePin;)  
12 addr16(_initializeADC;)  
75 82 05
12 addr16(_getADCAtPin;)  
AA 82
AB 83
C0 02
C0 03
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FB
F5 81
90 00 32
12 addr16(_delay;)  
80 rel2(L004002?;)
53 D9 BF
75 FF 80
75 EF 06
43 A9 03
43 B2 03
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
53 A6 E3
75 E1 01
75 E2 40
75 C8 00
43 8E 10
75 CA 78
75 CB EC
75 CC FF
75 CD FF
D2 AD
D2 CA
D2 AF
75 82 00
22
75 BC F8
75 E8 80
75 D1 08
22
AA 82
85 data8(_initializePin_PARM_2;) F0
05 F0
74 01
80 rel2(L007012?;)
25 E0
D5 F0 rel3(L007010?;)
FB
EA
24 FC
40 rel2(L007007?;)
EA
2A
2A
90 data16(L007014?;)  
73
02 addr16(L007001?;)  
02 addr16(L007002?;)  
02 addr16(L007003?;)  
02 addr16(L007004?;)  
EB
F4
52 F1
EB
42 D4
22
EB
F4
52 F2
EB
42 D5
22
EB
F4
52 F3
EB
42 D6
22
EB
F4
FA
52 F4
EB
42 DF
22
85 82 BB
75 BA 1F
D2 EC
20 EC rel3(L008001?;)
D2 EC
20 EC rel3(L008004?;)
AA BD
7B 00
AD BE
7C 00
EC
2A
F5 82
ED
3B
F5 83
22
AA 82
43 8E 40
75 92 D0
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L009007?;)
E5 91
30 E7 rel3(L009001?;)
53 91 7F
0B
80 rel2(L009004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L010005?;)
75 82 F9
C0 02
C0 03
C0 04
C0 05
12 addr16(_delayUs;)  
75 82 F9
12 addr16(_delayUs;)  
75 82 F9
12 addr16(_delayUs;)  
75 82 FA
12 addr16(_delayUs;)  
D0 05
D0 04
D0 03
D0 02
0C
BC 00 rel3(L010001?;)
0D
80 rel2(L010001?;)
22
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
50 57 4D 20 61 6E 64 20 6D 6F 74 6F 72 20 6F 75 74
70 75 74 
0A
41 75 74 68 6F 72 3A 20 20 20 4D 75 63 68 65 6E 20
48 65 20 28 34 34 36 33 38 31 35 34 29 
0A
46 69 6C 65 3A 20 20 20 
20 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 3D
3D 3D 
0A
00
43 3A 
5C
55 73 65 72 73 
5C
6D 61 6E 73 75 
5C
4F 6E 65 44 72 69 76 65 
5C
44 6F 63 75 6D 65 6E 74 73 
5C
32 30 31 37 20 55 42 43 
5C
45 4C 45 43 20 32 39 31 
5C
4C 61 62 20 36 
5C
4D 6F 
74 6F 72 43 6F 6E 74 72 6F 6C 2E 63 
00
4D 61 72 20 31 34 20 32 30 31 37 
00
31 32 3A 33 30 3A 30 35 
00
24 25 64 3B 
0A
00
</CODE>

<CODE AT 002E>
</CODE>
