## Hi there ðŸ‘‹ I am Anqi Huang ###
I am  currently  Grad student study at UCSD, major in  Electronic and Computer Engineering , and I got my bachelorâ€™s degrees at Penn State University major in Computer Engineering and minor with Math. My skills in Verilog, System Verilog, Cpp, C, Python, and MATLAB, also familiar with develop tools such as Vivadoï¼ŒCadence Virtuoso, ModealSim, Keil 5ï¼ŒQuartus Primeï¼Œetc. I have experience with ASIC front end , back end design,  FPGA design, Embedded System , and also I am interested in hand on work in lab. 

I am Open to Digital Design, Digital Physical Designï¼ŒRTL Designï¼ŒSTAï¼Œ SoC design ,  ASIC, FPGA ,Verification related  New Grad and Intern opportunity

I will Graduate at Dec 2024. 

I have shared some of my study summaries on the following website.
-
https://alluring-crop-788.notion.site/digital-ic-backend-design-related-knowledge-summary-7b80c58ac0914ba8a136e21c38836cf5


- ðŸ”­ Iâ€™m currently working on getting a job .
- âš¡ Fun fact: I have a cat // I am left handed // AFOLs LEGO builders.

