# Benchmark "mux" written by ABC on Sun Jul 13 20:28:35 2025
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins_valid[0] ins_valid[1] index[0] index[1] index_valid \
 outs_ready
.outputs ins_ready[0] ins_ready[1] index_ready outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] \
 outs[12] outs[13] outs_valid
.names index[1] index_valid new_n55
01 1
.names ins_valid[0] index[0] new_n56
10 1
.names new_n55 new_n56 new_n57
11 1
.names outs_ready new_n57 new_n58
11 1
.names ins_valid[0] new_n58 new_n59
10 1
.names rst new_n59 ins_ready[0]
00 1
.names ins_valid[1] index[0] new_n61
11 1
.names new_n55 new_n61 new_n62
11 1
.names outs_ready new_n62 new_n63
11 1
.names ins_valid[1] new_n63 new_n64
10 1
.names rst new_n64 ins_ready[1]
00 1
.names new_n57 new_n62 new_n66
00 1
.names rst new_n66 outs_valid
00 1
.names outs_ready outs_valid new_n68
11 1
.names index_valid new_n68 index_ready
10 0
.names ins[0] new_n62 new_n70
10 1
.names ins[14] new_n62 new_n71
11 1
.names new_n70 new_n71 new_n72
00 1
.names rst new_n72 outs[0]
00 1
.names ins[1] new_n62 new_n74
10 1
.names ins[15] new_n62 new_n75
11 1
.names new_n74 new_n75 new_n76
00 1
.names rst new_n76 outs[1]
00 1
.names ins[2] new_n62 new_n78
10 1
.names ins[16] new_n62 new_n79
11 1
.names new_n78 new_n79 new_n80
00 1
.names rst new_n80 outs[2]
00 1
.names ins[3] new_n62 new_n82
10 1
.names ins[17] new_n62 new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 outs[3]
00 1
.names ins[4] new_n62 new_n86
10 1
.names ins[18] new_n62 new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 outs[4]
00 1
.names ins[5] new_n62 new_n90
10 1
.names ins[19] new_n62 new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names rst new_n92 outs[5]
00 1
.names ins[6] new_n62 new_n94
10 1
.names ins[20] new_n62 new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names rst new_n96 outs[6]
00 1
.names ins[7] new_n62 new_n98
10 1
.names ins[21] new_n62 new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names rst new_n100 outs[7]
00 1
.names ins[8] new_n62 new_n102
10 1
.names ins[22] new_n62 new_n103
11 1
.names new_n102 new_n103 new_n104
00 1
.names rst new_n104 outs[8]
00 1
.names ins[9] new_n62 new_n106
10 1
.names ins[23] new_n62 new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names rst new_n108 outs[9]
00 1
.names ins[10] new_n62 new_n110
10 1
.names ins[24] new_n62 new_n111
11 1
.names new_n110 new_n111 new_n112
00 1
.names rst new_n112 outs[10]
00 1
.names ins[11] new_n62 new_n114
10 1
.names ins[25] new_n62 new_n115
11 1
.names new_n114 new_n115 new_n116
00 1
.names rst new_n116 outs[11]
00 1
.names ins[12] new_n62 new_n118
10 1
.names ins[26] new_n62 new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names rst new_n120 outs[12]
00 1
.names ins[13] new_n62 new_n122
10 1
.names ins[27] new_n62 new_n123
11 1
.names new_n122 new_n123 new_n124
00 1
.names rst new_n124 outs[13]
00 1
.end
