[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Nov  7 11:51:20 2020
[*]
[dumpfile] "/mnt/share/MyCore/test/logs/vlt_dump.vcd"
[dumpfile_mtime] "Sat Nov  7 08:39:30 2020"
[dumpfile_size] 72005
[savefile] "/mnt/share/MyCore/test/waveformat.gtkw"
[timestart] 0
[size] 1432 903
[pos] -1 -1
*-4.000000 13 222 240 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.Top.
[treeopen] TOP.Top.core.
[treeopen] TOP.Top.core.ds_top.
[treeopen] TOP.Top.core.ds_top.rf.
[sst_width] 247
[signals_width] 439
[sst_expanded] 1
[sst_vpaned_height] 216
@28
TOP.Top.core.pre_top.clock
TOP.Top.core.pre_top.reset
@c00200
-core
@800200
-pre
@28
TOP.Top.core.pre_top.br_taken_0
@22
TOP.Top.core.pre_top.br_target_0[63:0]
@28
TOP.Top.core.pre_top.buf_valid
@22
TOP.Top.core.pre_top.buf_npc[63:0]
@28
TOP.Top.core.pre_top.imem_req_r
@22
[color] 1
TOP.Top.core.pre_top.pre_pc[63:0]
TOP.Top.core.pre_top.io_fs_bits_PC[63:0]
@28
TOP.Top.core.pre_top.io_fs_ready
TOP.Top.core.pre_top.io_fs_valid
@22
[color] 2
TOP.Top.core.pre_top.io_imem_req_bits_addr[63:0]
@28
TOP.Top.core.pre_top.io_imem_req_ready
TOP.Top.core.pre_top.io_imem_req_valid
TOP.Top.core.pre_top.pre_ready_go
@22
TOP.Top.core.pre_top.seq_pc[63:0]
@1000200
-pre
@800200
-fs
@22
[color] 3
TOP.Top.core.fs_top.from_pre_r_PC[63:0]
@28
TOP.Top.core.fs_top.fs_ready_go
TOP.Top.core.fs_top.fs_valid
@22
TOP.Top.core.fs_top.io_ds_bits_PC[63:0]
[color] 6
TOP.Top.core.fs_top.io_ds_bits_inst[31:0]
@28
TOP.Top.core.fs_top.io_ds_ready
TOP.Top.core.fs_top.io_ds_valid
TOP.Top.core.fs_top.io_imem_resp_valid
@22
TOP.Top.core.fs_top.io_pres_bits_PC[63:0]
@28
TOP.Top.core.fs_top.io_pres_ready
TOP.Top.core.fs_top.io_pres_valid
@1000200
-fs
@800200
-ds
@22
[color] 3
TOP.Top.core.ds_top.from_fs_r_PC[63:0]
[color] 3
TOP.Top.core.ds_top.from_fs_r_inst[31:0]
@28
TOP.Top.core.ds_top.br_taken
TOP.Top.core.ds_top.br_taken_0
@22
TOP.Top.core.ds_top.branch_target[65:0]
TOP.Top.core.ds_top.rf.io_rs1_addr[4:0]
TOP.Top.core.ds_top.rf.io_rs1_data[63:0]
TOP.Top.core.ds_top.rf.io_rs2_addr[4:0]
TOP.Top.core.ds_top.rf.io_rs2_data[63:0]
@28
TOP.Top.core.ds_top.rf.io_wr_stall
[color] 2
TOP.Top.core.ds_top.ds_ready_go
TOP.Top.core.ds_top.ds_valid
TOP.Top.core.ds_top.es_res_wb_sel[1:0]
@22
TOP.Top.core.ds_top.es_res_wr_addr[4:0]
TOP.Top.core.ds_top.es_res_wr_data[63:0]
@28
TOP.Top.core.ds_top.io_es_ready
TOP.Top.core.ds_top.io_es_valid
TOP.Top.core.ds_top.io_fs_ready
TOP.Top.core.ds_top.io_fs_valid
@1000200
-ds
@800200
-es
@22
[color] 1
TOP.Top.core.es_top.from_ds_r_inst[31:0]
[color] 2
TOP.Top.core.es_top.from_ds_r_PC[63:0]
TOP.Top.core.es_top.alu_io_in1[63:0]
TOP.Top.core.es_top.alu_io_in2[63:0]
TOP.Top.core.es_top.alu_io_opcode[5:0]
TOP.Top.core.es_top.alu_io_out[63:0]
@28
TOP.Top.core.es_top.io_ds_ready
TOP.Top.core.es_top.io_ds_valid
TOP.Top.core.es_top.io_ms_ready
TOP.Top.core.es_top.io_ms_valid
TOP.Top.core.es_top.es_valid
TOP.Top.core.es_top.dmem_req_r
TOP.Top.core.es_top.es_ready_go
[color] 3
TOP.Top.core.es_top.io_dmem_req_ready
[color] 4
TOP.Top.core.es_top.io_dmem_req_valid
TOP.Top.core.es_top.io_dmem_req_bits_wr
@22
[color] 6
TOP.Top.core.es_top.io_dmem_req_bits_addr[63:0]
TOP.Top.core.es_top.io_dmem_req_bits_data[63:0]
@28
TOP.Top.core.es_top.es_res_rf_we
TOP.Top.core.es_top.es_res_wb_sel[1:0]
@22
TOP.Top.core.es_top.es_res_wr_addr[4:0]
TOP.Top.core.es_top.es_res_wr_data[63:0]
@1000200
-es
@800200
-ms
@28
TOP.Top.core.fs_top.clock
@22
[color] 3
TOP.Top.core.ms_top.from_es_r_PC[63:0]
[color] 3
TOP.Top.core.ms_top.from_es_r_alu_result[63:0]
@28
TOP.Top.core.ms_top.from_es_r_decode_mem_wr
TOP.Top.core.ms_top.from_es_r_decode_rf_wen
TOP.Top.core.ms_top.from_es_r_decode_wb_sel[1:0]
TOP.Top.core.ms_top.io_dmem_resp_valid
@22
TOP.Top.core.ms_top.io__dmem_resp_bits_data[63:0]
[color] 3
TOP.Top.core_io_dmem_resp_bits_data[63:0]
@28
TOP.Top.core.ms_top.ms_res_0_rf_we
@22
TOP.Top.core.ms_top.ms_res_0_wr_addr[4:0]
TOP.Top.core.ms_top.ms_res_0_wr_data[63:0]
TOP.Top.core.ms_top.unfinished_store[3:0]
@28
TOP.Top.core.ms_top.ms_valid
TOP.Top.core.ms_top.ms_ready_go
@1000200
-ms
@800200
-ws
@28
TOP.Top.core.clock
@22
[color] 1
TOP.Top.core.ws_top.from_ms_r_PC[63:0]
@28
[color] 2
TOP.Top.core.ws_top.from_ms_r__decode_rf_wen
@22
[color] 3
TOP.Top.core.ws_top.from_ms_r__final_result[63:0]
[color] 4
TOP.Top.core.ws_top.from_ms_r__rd_addr[4:0]
TOP.Top.core.ws_top.io_ms_bits_PC[63:0]
@28
TOP.Top.core.ws_top.io_ms_bits_decode_rf_wen
@22
TOP.Top.core.ws_top.io_ms_bits_final_result[63:0]
TOP.Top.core.ws_top.io_ms_bits_rd_addr[4:0]
@28
TOP.Top.core.ws_top.io_ms_ready
TOP.Top.core.ws_top.io_ms_valid
TOP.Top.core.ws_top.io_rf_rf_we
@22
TOP.Top.core.ws_top.io_rf_wr_addr[4:0]
TOP.Top.core.ws_top.io_rf_wr_data[63:0]
@28
TOP.Top.core.ws_top.is_commit
@1000200
-ws
@28
TOP.Top.core.ws_top_is_commit_0
@22
TOP.Top.core.io_debug_PC[63:0]
@28
TOP.Top.io_debug_valid
TOP.Top.core.io_debug_trap
@800200
-mem_mask
@1000200
-mem_mask
@1401200
-core
@800200
-bridge
@28
TOP.Top.bridge.addr_rcv
@22
TOP.Top.bridge.araddr[63:0]
@28
TOP.Top.bridge.arburst[1:0]
@22
TOP.Top.bridge.arcache[3:0]
TOP.Top.bridge.arid[3:0]
TOP.Top.bridge.arlen[7:0]
@28
TOP.Top.bridge.arlock[1:0]
TOP.Top.bridge.arprot[2:0]
TOP.Top.bridge.arready
TOP.Top.bridge.arsize[2:0]
TOP.Top.bridge.arvalid
@22
TOP.Top.bridge.awaddr[63:0]
@28
TOP.Top.bridge.awburst[1:0]
@22
TOP.Top.bridge.awcache[3:0]
TOP.Top.bridge.awid[3:0]
TOP.Top.bridge.awlen[7:0]
@800028
TOP.Top.bridge.awlock[1:0]
@28
(0)TOP.Top.bridge.awlock[1:0]
@1001200
-group_end
@28
TOP.Top.bridge.awprot[2:0]
TOP.Top.bridge.awready
TOP.Top.bridge.awsize[2:0]
TOP.Top.bridge.awvalid
@22
TOP.Top.bridge.bid[3:0]
@28
TOP.Top.bridge.bready
TOP.Top.bridge.bresp[1:0]
TOP.Top.bridge.bvalid
TOP.Top.bridge.clock
@22
TOP.Top.bridge.data_addr[63:0]
@28
TOP.Top.bridge.data_addr_ok
TOP.Top.bridge.data_back
TOP.Top.bridge.data_data_ok
@22
TOP.Top.bridge.data_rdata[63:0]
@28
TOP.Top.bridge.data_req
@22
TOP.Top.bridge.data_size[7:0]
TOP.Top.bridge.data_wdata[63:0]
@28
TOP.Top.bridge.data_wr
@22
TOP.Top.bridge.do_addr_r[63:0]
@28
TOP.Top.bridge.do_req
TOP.Top.bridge.do_req_or
@22
TOP.Top.bridge.do_size_r[7:0]
TOP.Top.bridge.do_wdata_r[63:0]
@28
TOP.Top.bridge.do_wr_r
@22
TOP.Top.bridge.inst_addr[63:0]
@28
TOP.Top.bridge.inst_addr_ok
TOP.Top.bridge.inst_data_ok
@22
TOP.Top.bridge.inst_rdata[63:0]
@28
TOP.Top.bridge.inst_req
@22
TOP.Top.bridge.inst_size[7:0]
TOP.Top.bridge.inst_wdata[63:0]
@28
TOP.Top.bridge.inst_wr
@22
TOP.Top.bridge.rdata[63:0]
@28
TOP.Top.bridge.reset
TOP.Top.bridge.resetn
@22
TOP.Top.bridge.rid[3:0]
@28
TOP.Top.bridge.rlast
TOP.Top.bridge.rready
TOP.Top.bridge.rresp[1:0]
TOP.Top.bridge.rvalid
@22
TOP.Top.bridge.wdata[63:0]
@28
TOP.Top.bridge.wdata_rcv
@22
TOP.Top.bridge.wid[3:0]
@28
TOP.Top.bridge.wlast
TOP.Top.bridge.wready
@22
TOP.Top.bridge.wstrb[7:0]
@28
TOP.Top.bridge.wvalid
@1000200
-bridge
@800201
-ram
@23
TOP.Top.ram.ADDR_WIDTH[31:0]
TOP.Top.ram.DATA_WIDTH[31:0]
TOP.Top.ram.ID_WIDTH[31:0]
TOP.Top.ram.PIPELINE_OUTPUT[31:0]
@29
TOP.Top.ram.READ_STATE_BURST[0]
TOP.Top.ram.READ_STATE_IDLE[0]
@23
TOP.Top.ram.STRB_WIDTH[31:0]
TOP.Top.ram.VALID_ADDR_WIDTH[31:0]
TOP.Top.ram.WORD_SIZE[31:0]
TOP.Top.ram.WORD_WIDTH[31:0]
@29
TOP.Top.ram.WRITE_STATE_BURST[1:0]
TOP.Top.ram.WRITE_STATE_IDLE[1:0]
TOP.Top.ram.WRITE_STATE_RESP[1:0]
@23
TOP.Top.ram.araddr[19:0]
TOP.Top.ram.araddr_valid[16:0]
@29
TOP.Top.ram.arburst[1:0]
@23
TOP.Top.ram.arcache[3:0]
TOP.Top.ram.arid[7:0]
TOP.Top.ram.arlen[7:0]
@29
TOP.Top.ram.arlock
TOP.Top.ram.arprot[2:0]
TOP.Top.ram.arready
TOP.Top.ram.arready_next
TOP.Top.ram.arready_reg
TOP.Top.ram.arsize[2:0]
TOP.Top.ram.arvalid
@23
TOP.Top.ram.awaddr[19:0]
TOP.Top.ram.awaddr_valid[16:0]
@29
TOP.Top.ram.awburst[1:0]
@23
TOP.Top.ram.awcache[3:0]
TOP.Top.ram.awid[7:0]
TOP.Top.ram.awlen[7:0]
@29
TOP.Top.ram.awlock
TOP.Top.ram.awprot[2:0]
TOP.Top.ram.awready
TOP.Top.ram.awready_next
TOP.Top.ram.awready_reg
TOP.Top.ram.awsize[2:0]
TOP.Top.ram.awvalid
@23
TOP.Top.ram.bid[7:0]
TOP.Top.ram.bid_next[7:0]
TOP.Top.ram.bid_reg[7:0]
@29
TOP.Top.ram.bready
TOP.Top.ram.bresp[1:0]
TOP.Top.ram.bvalid
TOP.Top.ram.bvalid_next
TOP.Top.ram.bvalid_reg
TOP.Top.ram.clock
@23
TOP.Top.ram.i[31:0]
TOP.Top.ram.j[31:0]
TOP.Top.ram.mem_file[31:0]
@29
TOP.Top.ram.mem_rd_en
TOP.Top.ram.mem_wr_en
@23
TOP.Top.ram.rdata[63:0]
TOP.Top.ram.rdata_next[63:0]
TOP.Top.ram.rdata_pipe_reg[63:0]
TOP.Top.ram.rdata_reg[63:0]
TOP.Top.ram.read_addr_next[19:0]
TOP.Top.ram.read_addr_reg[19:0]
TOP.Top.ram.read_addr_valid[16:0]
@29
TOP.Top.ram.read_burst_next[1:0]
TOP.Top.ram.read_burst_reg[1:0]
@23
TOP.Top.ram.read_count_next[7:0]
TOP.Top.ram.read_count_reg[7:0]
TOP.Top.ram.read_id_next[7:0]
TOP.Top.ram.read_id_reg[7:0]
@29
TOP.Top.ram.read_size_next[2:0]
TOP.Top.ram.read_size_reg[2:0]
TOP.Top.ram.read_state_next[0]
TOP.Top.ram.read_state_reg[0]
TOP.Top.ram.reset
@23
TOP.Top.ram.rid[7:0]
TOP.Top.ram.rid_next[7:0]
TOP.Top.ram.rid_pipe_reg[7:0]
TOP.Top.ram.rid_reg[7:0]
@29
TOP.Top.ram.rlast
TOP.Top.ram.rlast_next
TOP.Top.ram.rlast_pipe_reg
TOP.Top.ram.rlast_reg
TOP.Top.ram.rready
TOP.Top.ram.rresp[1:0]
TOP.Top.ram.rvalid
TOP.Top.ram.rvalid_next
TOP.Top.ram.rvalid_pipe_reg
TOP.Top.ram.rvalid_reg
@23
TOP.Top.ram.wdata[63:0]
TOP.Top.ram.wid[7:0]
@29
TOP.Top.ram.wlast
TOP.Top.ram.wready
TOP.Top.ram.wready_next
TOP.Top.ram.wready_reg
@23
TOP.Top.ram.write_addr_next[19:0]
TOP.Top.ram.write_addr_reg[19:0]
TOP.Top.ram.write_addr_valid[16:0]
@29
TOP.Top.ram.write_burst_next[1:0]
TOP.Top.ram.write_burst_reg[1:0]
@23
TOP.Top.ram.write_count_next[7:0]
TOP.Top.ram.write_count_reg[7:0]
TOP.Top.ram.write_id_next[7:0]
TOP.Top.ram.write_id_reg[7:0]
@29
TOP.Top.ram.write_size_next[2:0]
TOP.Top.ram.write_size_reg[2:0]
TOP.Top.ram.write_state_next[1:0]
TOP.Top.ram.write_state_reg[1:0]
@23
TOP.Top.ram.wstrb[7:0]
@29
TOP.Top.ram.wvalid
@1000201
-ram
[pattern_trace] 1
[pattern_trace] 0
