// Seed: 335463806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  wire id_9;
  assign id_2 = id_6;
  tri1 id_10;
  id_11(
      .sum(id_10 - 1),
      .id_0((1)),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1'b0),
      .id_6(id_9),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  );
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2
    , id_11,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    output wire id_8
    , id_12,
    input tri0 id_9
);
  assign id_0 = 1;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12
  );
endmodule
