// Seed: 4119112839
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7
    , id_17,
    input logic id_8,
    output id_9,
    output id_10,
    output logic id_11,
    output logic id_12,
    output supply1 id_13,
    input id_14,
    input logic id_15,
    output id_16
);
  assign id_13[1 : 1] = (id_4);
  specify
    (id_18 => id_19) = (id_14);
    if (id_17 ? 1 : id_14) (id_20 => id_21) = 1;
    (id_22 => id_23) = (1, 1);
    (id_24 => id_25) = (id_15  : 1'd0 : 1'b0, ~1  : 1  : 1);
    (id_26 + => id_27) = (1, 1  : id_26  : 1'h0);
  endspecify
  logic id_28 = 1;
endmodule
