// Seed: 2015270435
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    input wand id_7
    , id_27,
    input uwire id_8,
    output supply0 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14
    , id_28,
    input tri1 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    output wor id_19,
    output supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    input supply1 id_23
    , id_29,
    input supply0 id_24,
    input supply1 id_25
);
  wire id_30;
  assign id_30 = id_27;
  wire id_31, id_32;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri1 id_4
);
  wire id_6;
  module_0(
      id_2,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_0,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
