# RISC-V-CPU
Developed a 5-stage pipeline RISC-V CPU in SystemVerilog, optimized for performance and resource efficiency, capable of executing all RV32IM instructions.
