// Seed: 1565427364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_19 = 1 ? 1'b0 : {1, -1 - 1};
endmodule
module module_1 (
    output wire id_0,
    output wire id_1
    , id_19,
    output tri id_2,
    output supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    input tri1 id_10,
    output tri id_11,
    inout tri id_12,
    output tri1 id_13,
    input tri1 id_14,
    output tri id_15,
    input tri0 id_16,
    input uwire id_17
);
  final $clog2(31);
  ;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
