// Seed: 1325908918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = id_7;
  wire id_9;
  wire id_10;
endmodule
macromodule module_1 (
    id_1,
    id_2#(
        .id_3(id_4),
        .id_5(id_6[1])
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37#(
        .id_38(id_39),
        .id_40(~1'b0),
        .id_41(id_42),
        .id_43(id_44),
        .id_45(id_46[~&1]),
        .id_47(id_48[1])
    ),
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66
);
  inout wire id_51;
  inout wire id_50;
  input wire id_49;
  inout wire id_48;
  output wire id_47;
  inout wire id_46;
  inout wire id_45;
  output wire id_44;
  input wire id_43;
  output wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  output wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_67 = 1;
  assign id_9 = 1;
  wire id_68;
  wire id_69;
  module_0 modCall_1 (
      id_63,
      id_8,
      id_65,
      id_32,
      id_61,
      id_51,
      id_65,
      id_23
  );
  assign id_34 = "";
endmodule
