{
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "FFD_NoCE": [
            "FFD_NoCE",
            "HnhJZ",
            "module"
        ],
        "Testbench_FPU_multiplication": [
            "Testbench_FPU_multiplication",
            "NNGm3",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 56368,
            "ru_utime_sec": 0.13897799999999999,
            "ru_stime_sec": 0.036993999999999999,
            "ru_nivcsw": 59,
            "ru_minflt": 14730,
            "ru_majflt": 1,
            "ru_nvcsw": 43
        },
        "nMops": 10073,
        "ru_childs_end": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "nQuads": 3790,
        "ru_self_end": {
            "ru_maxrss_kb": 64720,
            "ru_utime_sec": 0.21996599999999999,
            "ru_stime_sec": 0.045992999999999999,
            "ru_nivcsw": 80,
            "ru_minflt": 17176,
            "ru_majflt": 1,
            "ru_nvcsw": 43
        },
        "quadSpeed": 46797.056354027758,
        "totalObjSize": 235970,
        "outputSizePerQuad": 62.0,
        "mopSpeed": 124376.45083222205,
        "CodeGen(%)": 36.818417391778731,
        "mop/quad": 2.6577836411609499,
        "Frontend(%)": 63.181582608221262
    },
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95912
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "mode": 4,
                "bytes": 8623,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "checksum": 4294967295
            }
        },
        "FFD_NoCE": {
            "HnhJZ_d": {
                "mode": 4,
                "bytes": 8379,
                "mod": "FFD_NoCE",
                "checksum": 4294967295,
                "out": "HnhJZ_d.o",
                "archive": "archive.2/_prev_archive_1.a"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "FFD_NoCE",
        "Testbench_FPU_multiplication"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.11599.json"
    ],
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpmult_arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.2"
    },
    "CompileStatus": "Successful"
}