[2025-09-17 10:33:27] START suite=qualcomm_srv trace=srv561_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv561_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2571838 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4997939 heartbeat IPC: 4.122 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4997939 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4997939 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13264374 heartbeat IPC: 1.21 cumulative IPC: 1.21 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21514065 heartbeat IPC: 1.212 cumulative IPC: 1.211 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29733091 heartbeat IPC: 1.217 cumulative IPC: 1.213 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 37950440 heartbeat IPC: 1.217 cumulative IPC: 1.214 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46229169 heartbeat IPC: 1.208 cumulative IPC: 1.213 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 54501368 heartbeat IPC: 1.209 cumulative IPC: 1.212 (Simulation time: 00 hr 07 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv561_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 62903456 heartbeat IPC: 1.19 cumulative IPC: 1.209 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71311742 heartbeat IPC: 1.189 cumulative IPC: 1.206 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 79734593 heartbeat IPC: 1.187 cumulative IPC: 1.204 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83160833 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83160833 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv561_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.202 instructions: 100000000 cycles: 83160833
CPU 0 Branch Prediction Accuracy: 92.61% MPKI: 13.13 Average ROB Occupancy at Mispredict: 29.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08526
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.31
BRANCH_DIRECT_CALL: 0.4209
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4059


====Backend Stall Breakdown====
ROB_STALL: 35548
LQ_STALL: 0
SQ_STALL: 59052


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 10.551499

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 35548

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3369

cpu0->cpu0_STLB TOTAL        ACCESS:    2123843 HIT:    2123116 MISS:        727 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123843 HIT:    2123116 MISS:        727 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 111 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9482894 HIT:    8777434 MISS:     705460 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7752824 HIT:    7136356 MISS:     616468 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580284 HIT:     504477 MISS:      75807 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148475 HIT:    1136051 MISS:      12424 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1311 HIT:        550 MISS:        761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15830422 HIT:    7685820 MISS:    8144602 MSHR_MERGE:    2026065
cpu0->cpu0_L1I LOAD         ACCESS:   15830422 HIT:    7685820 MISS:    8144602 MSHR_MERGE:    2026065
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30593740 HIT:   26681440 MISS:    3912300 MSHR_MERGE:    1696418
cpu0->cpu0_L1D LOAD         ACCESS:   16721391 HIT:   14579988 MISS:    2141403 MSHR_MERGE:     507119
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13870891 HIT:   12101328 MISS:    1769563 MSHR_MERGE:    1189276
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1458 HIT:        124 MISS:       1334 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12975590 HIT:   10682775 MISS:    2292815 MSHR_MERGE:    1160180
cpu0->cpu0_ITLB LOAD         ACCESS:   12975590 HIT:   10682775 MISS:    2292815 MSHR_MERGE:    1160180
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29098419 HIT:   27764783 MISS:    1333636 MSHR_MERGE:     342429
cpu0->cpu0_DTLB LOAD         ACCESS:   29098419 HIT:   27764783 MISS:    1333636 MSHR_MERGE:     342429
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->LLC TOTAL        ACCESS:     839306 HIT:     829570 MISS:       9736 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     616468 HIT:     606976 MISS:       9492 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75806 HIT:      75796 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     146271 HIT:     146269 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        761 HIT:        529 MISS:        232 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:       9721
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6930

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       550406       528415        74241          646
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           53           77           16
  STLB miss resolved @ L2C                0           67          281          289           22
  STLB miss resolved @ LLC                0           25          185          372           30
  STLB miss resolved @ MEM                0            0          102          126          101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201881        48518      1564174       113463            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            2            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            2           10           16            0
  STLB miss resolved @ MEM                0            0            8           20            4
[2025-09-17 10:45:45] END   suite=qualcomm_srv trace=srv561_ap (rc=0)
