Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Wed Aug 28 22:12:42 2024 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell system_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/system_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Wed Aug 28 22:12:52 2024
viaInitial ends at Wed Aug 28 22:12:52 2024
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/system_TOP.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.144 (Current mem = 188.992M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.0M) ***
Set top cell to system_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
*** End library_loading (cpu=0.11min, mem=90.8M, fe_cpu=0.14min, fe_mem=279.8M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell system_TOP ...
*** Netlist is unique.
** info: there are 2535 modules.
** info: there are 1953 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.102M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=295.4M) ***
*info - Done with setDoAssign with 32 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/system_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/system_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/system_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_func.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_func.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_capture.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_capture.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/system_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/system_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_RX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 34).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'UART_TX_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 37).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/system_TOP_scan.sdc, Line 40).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/system_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> loadFPlan ./system_TOP.fp
Reading floorplan file - ./system_TOP.fp (mem = 303.9M).
Set FPlanBox to (0 0 480940 320940)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 303.9M) ***
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 72 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=305.8M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.9 mem=366.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.4 mem=381.9M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1881 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2005 #term=8342 #term/net=4.16, #fixedIo=0, #floatIo=0, #fixedPin=22, #floatPin=0
stdCell: 1881 single + 0 double + 0 multi
Total standard cell length = 9.7359 (mm), area = 0.0279 (mm^2)
Average module density = 0.837.
Density for the design = 0.837.
       = stdcell_area 23746 (27942 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.351.
            = total # of pins 8342 / total Instance area 23746.
Identified 1 spare or floating instance, with no clusters.
Iteration  1: Total net bbox = 6.242e+03 (4.62e+03 1.62e+03)
              Est.  stn bbox = 6.242e+03 (4.62e+03 1.62e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 387.1M
Iteration  2: Total net bbox = 6.242e+03 (4.62e+03 1.62e+03)
              Est.  stn bbox = 6.242e+03 (4.62e+03 1.62e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 387.1M
Iteration  3: Total net bbox = 7.611e+03 (5.16e+03 2.45e+03)
              Est.  stn bbox = 7.611e+03 (5.16e+03 2.45e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 387.2M
Iteration  4: Total net bbox = 2.517e+04 (1.53e+04 9.89e+03)
              Est.  stn bbox = 2.517e+04 (1.53e+04 9.89e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 387.2M
Iteration  5: Total net bbox = 3.457e+04 (1.97e+04 1.48e+04)
              Est.  stn bbox = 3.457e+04 (1.97e+04 1.48e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 387.2M
Iteration  6: Total net bbox = 3.875e+04 (2.18e+04 1.69e+04)
              Est.  stn bbox = 3.875e+04 (2.18e+04 1.69e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 387.4M
Iteration  7: Total net bbox = 4.318e+04 (2.60e+04 1.72e+04)
              Est.  stn bbox = 5.526e+04 (3.29e+04 2.24e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 387.4M
Iteration  8: Total net bbox = 4.339e+04 (2.59e+04 1.75e+04)
              Est.  stn bbox = 5.545e+04 (3.28e+04 2.27e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 387.4M
Iteration  9: Total net bbox = 4.339e+04 (2.40e+04 1.94e+04)
              Est.  stn bbox = 4.339e+04 (2.40e+04 1.94e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 388.0M
Iteration 10: Total net bbox = 4.686e+04 (2.74e+04 1.95e+04)
              Est.  stn bbox = 5.925e+04 (3.43e+04 2.50e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 388.0M
Iteration 11: Total net bbox = 4.998e+04 (3.05e+04 1.95e+04)
              Est.  stn bbox = 6.265e+04 (3.77e+04 2.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 388.0M
*** cost = 4.998e+04 (3.05e+04 1.95e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.5 real: 0:00:01.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 5.084e+04 = 3.103e+04 H + 1.980e+04 V
wire length = 4.470e+04 = 2.514e+04 H + 1.956e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        28.29 um
  inst (uart_RX/dut3/U16) with max move: (61.91, 141.04) -> (36.49, 138.17)
  mean    (X+Y) =         4.81 um
Total instances flipped : 32
Total instances moved : 1493
*** cpu=0:00:00.0   mem=387.4M  mem(used)=0.0M***
Total net length = 4.466e+04 (2.514e+04 1.952e+04) (ext = 2.694e+03)
*** End of Placement (cpu=0:00:06.2, real=0:00:07.0, mem=387.4M) ***
default core: bins with density >  0.75 = 70.8 % ( 34 / 48 )
*** Free Virtual Timing Model ...(mem=387.4M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=387.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=201, multi-gpins=402, moved blk term=0/68

Phase 1a route (0:00:00.0 387.4M):
Est net length = 5.806e+04um = 3.156e+04H + 2.650e+04V
Usage: (16.8%H 17.9%V) = (3.784e+04um 4.679e+04um) = (18366 16301)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)
Number obstruct path=16 reroute=0

Phase 1b route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.780e+04um 4.682e+04um) = (18343 16312)
Overflow: 16 = 0 (0.00% H) + 16 (0.26% V)

Phase 1c route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.768e+04um 4.675e+04um) = (18287 16289)
Overflow: 14 = 0 (0.00% H) + 14 (0.22% V)

Phase 1d route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.768e+04um 4.676e+04um) = (18288 16289)
Overflow: 13 = 0 (0.00% H) + 13 (0.20% V)

Phase 1e route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.769e+04um 4.676e+04um) = (18291 16291)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Phase 1f route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.770e+04um 4.678e+04um) = (18298 16298)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	52	 0.83%
  1:	0	 0.00%	54	 0.86%
  2:	0	 0.00%	62	 0.99%
  3:	0	 0.00%	41	 0.65%
  4:	6	 0.09%	3	 0.05%
  5:	6	 0.09%	14	 0.22%
  6:	11	 0.17%	34	 0.54%
  7:	11	 0.17%	57	 0.91%
  8:	38	 0.60%	136	 2.17%
  9:	89	 1.41%	351	 5.59%
 10:	181	 2.86%	524	 8.35%
 11:	276	 4.36%	847	13.50%
 12:	558	 8.82%	1166	18.58%
 13:	789	12.47%	1199	19.10%
 14:	1196	18.91%	897	14.29%
 15:	1285	20.32%	798	12.72%
 16:	994	15.72%	11	 0.18%
 17:	519	 8.21%	6	 0.10%
 18:	251	 3.97%	15	 0.24%
 20:	115	 1.82%	6	 0.10%



*** Memory Usage v0.144 (Current mem = 387.359M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.0 387.4M):


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 18.4%V) = (3.882e+04um 4.792e+04um) = (18838 16693)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	40	 0.64%
  1:	0	 0.00%	52	 0.83%
  2:	1	 0.02%	59	 0.94%
  3:	3	 0.05%	43	 0.69%
  4:	8	 0.13%	5	 0.08%
  5:	5	 0.08%	21	 0.33%
  6:	9	 0.14%	48	 0.76%
  7:	18	 0.28%	77	 1.23%
  8:	51	 0.81%	153	 2.44%
  9:	105	 1.66%	326	 5.19%
 10:	182	 2.88%	520	 8.29%
 11:	304	 4.81%	853	13.59%
 12:	574	 9.08%	1147	18.28%
 13:	779	12.32%	1187	18.91%
 14:	1207	19.08%	886	14.12%
 15:	1260	19.92%	800	12.75%
 16:	961	15.19%	11	 0.18%
 17:	503	 7.95%	6	 0.10%
 18:	240	 3.79%	15	 0.24%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 387.4M) ***


Total length: 6.032e+04um, number of vias: 17309
M1(H) length: 2.062e+00um, number of vias: 8320
M2(V) length: 2.273e+04um, number of vias: 7602
M3(H) length: 2.705e+04um, number of vias: 1089
M4(V) length: 6.354e+03um, number of vias: 284
M5(H) length: 4.078e+03um, number of vias: 10
M6(V) length: 7.134e+01um, number of vias: 4
M7(H) length: 3.362e+01um
*** Completed Phase 2 route (0:00:00.0 387.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=387.4M) ***
Peak Memory Usage was 387.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=387.4M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.359M)
************ Recovering area ***************
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.0 387.359M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.4M) ***
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 83.742% **

*** starting 1-st reclaim pass: 1469 instances 
*** starting 2-nd reclaim pass: 178 instances 
*** starting 3-rd reclaim pass: 22 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 31 Downsize = 0 **
** Density Change = 0.402% **
** Density after area reclaim = 83.340% **
*** Finished Area Reclaim (0:00:00.8) ***
*** Starting sequential cell resizing ***
density before resizing = 83.340%
*summary:      0 instances changed cell type
density after resizing = 83.340%
*** Finish sequential cell resizing (cpu=0:00:00.2 mem=387.4M) ***
*** Starting trialRoute (mem=387.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=201, multi-gpins=402, moved blk term=0/68

Phase 1a route (0:00:00.0 387.4M):
Est net length = 5.817e+04um = 3.156e+04H + 2.661e+04V
Usage: (16.8%H 17.9%V) = (3.783e+04um 4.675e+04um) = (18360 16289)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)
Number obstruct path=16 reroute=0

Phase 1b route (0:00:00.0 387.4M):
Usage: (16.8%H 17.9%V) = (3.778e+04um 4.679e+04um) = (18333 16300)
Overflow: 16 = 0 (0.00% H) + 16 (0.26% V)

Phase 1c route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.767e+04um 4.672e+04um) = (18280 16276)
Overflow: 14 = 0 (0.00% H) + 14 (0.22% V)

Phase 1d route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.767e+04um 4.672e+04um) = (18281 16276)
Overflow: 13 = 0 (0.00% H) + 13 (0.20% V)

Phase 1e route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.767e+04um 4.672e+04um) = (18283 16278)
Overflow: 11 = 0 (0.00% H) + 11 (0.18% V)

Phase 1f route (0:00:00.0 387.4M):
Usage: (16.7%H 17.9%V) = (3.769e+04um 4.674e+04um) = (18293 16284)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	53	 0.84%
  1:	0	 0.00%	51	 0.81%
  2:	0	 0.00%	63	 1.00%
  3:	0	 0.00%	42	 0.67%
  4:	3	 0.05%	8	 0.13%
  5:	8	 0.13%	10	 0.16%
  6:	12	 0.19%	37	 0.59%
  7:	18	 0.28%	58	 0.92%
  8:	37	 0.58%	134	 2.14%
  9:	90	 1.42%	348	 5.54%
 10:	180	 2.85%	521	 8.30%
 11:	282	 4.46%	856	13.64%
 12:	550	 8.70%	1141	18.18%
 13:	759	12.00%	1208	19.25%
 14:	1225	19.37%	904	14.40%
 15:	1268	20.05%	800	12.75%
 16:	1007	15.92%	12	 0.19%
 17:	515	 8.14%	6	 0.10%
 18:	256	 4.05%	15	 0.24%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.359M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.4M):


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 18.4%V) = (3.882e+04um 4.790e+04um) = (18840 16687)
Overflow: 24 = 0 (0.00% H) + 24 (0.38% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	15	 0.24%
--------------------------------------
  0:	0	 0.00%	42	 0.67%
  1:	0	 0.00%	48	 0.76%
  2:	0	 0.00%	60	 0.96%
  3:	4	 0.06%	45	 0.72%
  4:	5	 0.08%	10	 0.16%
  5:	7	 0.11%	19	 0.30%
  6:	17	 0.27%	47	 0.75%
  7:	17	 0.27%	81	 1.29%
  8:	50	 0.79%	148	 2.36%
  9:	102	 1.61%	323	 5.15%
 10:	185	 2.92%	515	 8.21%
 11:	316	 5.00%	873	13.91%
 12:	562	 8.89%	1114	17.75%
 13:	751	11.87%	1194	19.02%
 14:	1232	19.48%	895	14.26%
 15:	1246	19.70%	802	12.78%
 16:	969	15.32%	12	 0.19%
 17:	504	 7.97%	6	 0.10%
 18:	243	 3.84%	15	 0.24%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 387.4M) ***


Total length: 6.047e+04um, number of vias: 17234
M1(H) length: 2.062e+00um, number of vias: 8258
M2(V) length: 2.265e+04um, number of vias: 7571
M3(H) length: 2.687e+04um, number of vias: 1091
M4(V) length: 6.527e+03um, number of vias: 294
M5(H) length: 4.297e+03um, number of vias: 16
M6(V) length: 1.005e+02um, number of vias: 4
M7(H) length: 2.337e+01um
*** Completed Phase 2 route (0:00:00.1 387.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.4M) ***
Peak Memory Usage was 387.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.4M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.359M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.0 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.4M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 387.4M **
*info: Start fixing DRV (Mem = 387.36M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (387.4M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=387.4M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.833404
Start fixing design rules ... (0:00:00.0 387.4M)
Done fixing design rule (0:00:01.1 387.4M)

Summary:
14 buffers added on 9 nets (with 31 drivers resized)

Density after buffering = 0.836895
*** Completed dpFixDRCViolation (0:00:01.1 387.4M)

*** Starting trialRoute (mem=387.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=205, multi-gpins=410, moved blk term=0/68

Phase 1a route (0:00:00.0 387.4M):
Est net length = 5.845e+04um = 3.176e+04H + 2.669e+04V
Usage: (16.9%H 18.0%V) = (3.804e+04um 4.690e+04um) = (18463 16341)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)
Number obstruct path=18 reroute=0

Phase 1b route (0:00:00.0 387.4M):
Usage: (16.9%H 18.0%V) = (3.799e+04um 4.693e+04um) = (18438 16351)
Overflow: 20 = 0 (0.00% H) + 20 (0.31% V)

Phase 1c route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.788e+04um 4.689e+04um) = (18385 16336)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Phase 1d route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.789e+04um 4.689e+04um) = (18386 16336)
Overflow: 16 = 0 (0.00% H) + 16 (0.26% V)

Phase 1e route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.790e+04um 4.689e+04um) = (18391 16337)
Overflow: 11 = 0 (0.00% H) + 11 (0.18% V)

Phase 1f route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.792e+04um 4.691e+04um) = (18401 16343)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	52	 0.83%
  1:	0	 0.00%	53	 0.84%
  2:	0	 0.00%	66	 1.05%
  3:	0	 0.00%	37	 0.59%
  4:	3	 0.05%	9	 0.14%
  5:	6	 0.09%	11	 0.18%
  6:	14	 0.22%	34	 0.54%
  7:	19	 0.30%	62	 0.99%
  8:	30	 0.47%	147	 2.34%
  9:	108	 1.71%	335	 5.34%
 10:	177	 2.80%	525	 8.37%
 11:	279	 4.41%	859	13.69%
 12:	562	 8.89%	1163	18.53%
 13:	785	12.41%	1177	18.75%
 14:	1164	18.40%	894	14.24%
 15:	1316	20.81%	812	12.94%
 16:	981	15.51%	9	 0.14%
 17:	517	 8.17%	8	 0.13%
 18:	249	 3.94%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.359M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.4M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.4%V) = (3.908e+04um 4.811e+04um) = (18965 16761)
Overflow: 27 = 0 (0.00% H) + 27 (0.43% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	18	 0.29%
--------------------------------------
  0:	0	 0.00%	42	 0.67%
  1:	0	 0.00%	48	 0.76%
  2:	0	 0.00%	60	 0.96%
  3:	4	 0.06%	40	 0.64%
  4:	4	 0.06%	16	 0.25%
  5:	8	 0.13%	14	 0.22%
  6:	18	 0.28%	50	 0.80%
  7:	18	 0.28%	83	 1.32%
  8:	45	 0.71%	140	 2.23%
  9:	116	 1.83%	347	 5.53%
 10:	181	 2.86%	499	 7.95%
 11:	319	 5.04%	881	14.04%
 12:	569	 9.00%	1134	18.07%
 13:	783	12.38%	1162	18.51%
 14:	1179	18.64%	884	14.09%
 15:	1270	20.08%	815	12.99%
 16:	960	15.18%	9	 0.14%
 17:	498	 7.87%	8	 0.13%
 18:	238	 3.76%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 387.4M) ***


Total length: 6.071e+04um, number of vias: 17317
M1(H) length: 2.062e+00um, number of vias: 8285
M2(V) length: 2.248e+04um, number of vias: 7579
M3(H) length: 2.701e+04um, number of vias: 1118
M4(V) length: 6.696e+03um, number of vias: 309
M5(H) length: 4.287e+03um, number of vias: 20
M6(V) length: 1.230e+02um, number of vias: 6
M7(H) length: 1.136e+02um
*** Completed Phase 2 route (0:00:00.1 387.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.4M) ***
Peak Memory Usage was 387.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.4M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.359M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.0 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   816
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 387.36M).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 387.4M **
*** Starting optFanout (387.4M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=387.4M) ***
Start fixing timing ... (0:00:00.0 387.4M)

Start clock batches slack = -7.025ns
End batches slack = -5.900ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 387.4M)

Summary:
6 buffers added on 6 nets (with 7 drivers resized)

Density after buffering = 0.840387
*** Completed optFanout (0:00:00.3 387.4M)

*** Starting trialRoute (mem=387.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=215, multi-gpins=431, moved blk term=0/68

Phase 1a route (0:00:00.0 387.4M):
Est net length = 5.845e+04um = 3.176e+04H + 2.669e+04V
Usage: (16.9%H 18.0%V) = (3.805e+04um 4.694e+04um) = (18464 16354)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 21 = 0 (0.00% H) + 21 (0.33% V)
Number obstruct path=18 reroute=0

Phase 1b route (0:00:00.0 387.4M):
Usage: (16.9%H 18.0%V) = (3.799e+04um 4.697e+04um) = (18439 16364)
Overflow: 20 = 0 (0.00% H) + 20 (0.31% V)

Phase 1c route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.789e+04um 4.693e+04um) = (18386 16349)
Overflow: 17 = 0 (0.00% H) + 17 (0.27% V)

Phase 1d route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.789e+04um 4.693e+04um) = (18387 16349)
Overflow: 16 = 0 (0.00% H) + 16 (0.26% V)

Phase 1e route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.790e+04um 4.693e+04um) = (18392 16350)
Overflow: 11 = 0 (0.00% H) + 11 (0.18% V)

Phase 1f route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.792e+04um 4.695e+04um) = (18402 16356)
Overflow: 3 = 0 (0.00% H) + 3 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.05%
--------------------------------------
  0:	0	 0.00%	50	 0.80%
  1:	0	 0.00%	51	 0.81%
  2:	0	 0.00%	67	 1.07%
  3:	0	 0.00%	40	 0.64%
  4:	3	 0.05%	9	 0.14%
  5:	6	 0.09%	11	 0.18%
  6:	13	 0.21%	34	 0.54%
  7:	18	 0.28%	62	 0.99%
  8:	32	 0.51%	148	 2.36%
  9:	107	 1.69%	336	 5.35%
 10:	178	 2.81%	526	 8.38%
 11:	280	 4.43%	862	13.73%
 12:	560	 8.85%	1163	18.53%
 13:	789	12.47%	1174	18.71%
 14:	1162	18.37%	892	14.21%
 15:	1314	20.77%	811	12.92%
 16:	983	15.54%	9	 0.14%
 17:	517	 8.17%	8	 0.13%
 18:	248	 3.92%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.359M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.4M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.4%V) = (3.907e+04um 4.812e+04um) = (18961 16763)
Overflow: 26 = 0 (0.00% H) + 26 (0.41% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	5	 0.08%
 -1:	0	 0.00%	17	 0.27%
--------------------------------------
  0:	0	 0.00%	38	 0.61%
  1:	0	 0.00%	49	 0.78%
  2:	0	 0.00%	61	 0.97%
  3:	4	 0.06%	43	 0.69%
  4:	4	 0.06%	16	 0.25%
  5:	8	 0.13%	13	 0.21%
  6:	17	 0.27%	51	 0.81%
  7:	18	 0.28%	86	 1.37%
  8:	44	 0.70%	137	 2.18%
  9:	115	 1.82%	346	 5.51%
 10:	185	 2.92%	505	 8.05%
 11:	316	 5.00%	879	14.01%
 12:	573	 9.06%	1134	18.07%
 13:	781	12.35%	1161	18.50%
 14:	1181	18.67%	883	14.07%
 15:	1267	20.03%	814	12.97%
 16:	962	15.21%	9	 0.14%
 17:	497	 7.86%	8	 0.13%
 18:	238	 3.76%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 387.4M) ***


Total length: 6.069e+04um, number of vias: 17321
M1(H) length: 2.062e+00um, number of vias: 8297
M2(V) length: 2.254e+04um, number of vias: 7578
M3(H) length: 2.698e+04um, number of vias: 1110
M4(V) length: 6.621e+03um, number of vias: 310
M5(H) length: 4.309e+03um, number of vias: 20
M6(V) length: 1.218e+02um, number of vias: 6
M7(H) length: 1.136e+02um
*** Completed Phase 2 route (0:00:00.1 387.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.4M) ***
Peak Memory Usage was 387.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.4M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.359M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.4M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 387.4M **
*** Timing NOT met, worst failing slack is -6.446
*** Check timing (0:00:00.1)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 84.039% **

*** starting 1-st reclaim pass: 1458 instances 
*** starting 2-nd reclaim pass: 177 instances 
*** starting 3-rd reclaim pass: 39 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 43 **
** Density Change = 0.060% **
** Density after area reclaim = 83.979% **
*** Finished Area Reclaim (0:00:00.9) ***
*** Starting sequential cell resizing ***
density before resizing = 83.979%
*summary:     16 instances changed cell type
density after resizing = 84.268%
*** Finish sequential cell resizing (cpu=0:00:00.3 mem=387.4M) ***
density before resizing = 84.268%
* summary of transition time violation fixes:
*summary:      9 instances changed cell type
density after resizing = 84.331%
*** Starting trialRoute (mem=387.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=217, multi-gpins=436, moved blk term=0/68

Phase 1a route (0:00:00.0 387.4M):
Est net length = 5.846e+04um = 3.177e+04H + 2.669e+04V
Usage: (16.9%H 18.0%V) = (3.807e+04um 4.696e+04um) = (18477 16360)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 23 = 0 (0.00% H) + 23 (0.37% V)
Number obstruct path=18 reroute=0

Phase 1b route (0:00:00.0 387.4M):
Usage: (16.9%H 18.0%V) = (3.802e+04um 4.699e+04um) = (18452 16370)
Overflow: 23 = 0 (0.00% H) + 23 (0.36% V)

Phase 1c route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.793e+04um 4.694e+04um) = (18406 16354)
Overflow: 20 = 0 (0.00% H) + 20 (0.32% V)

Phase 1d route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.793e+04um 4.694e+04um) = (18407 16354)
Overflow: 19 = 0 (0.00% H) + 19 (0.31% V)

Phase 1e route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.794e+04um 4.695e+04um) = (18413 16356)
Overflow: 10 = 0 (0.00% H) + 10 (0.16% V)

Phase 1f route (0:00:00.0 387.4M):
Usage: (16.8%H 18.0%V) = (3.795e+04um 4.696e+04um) = (18419 16361)
Overflow: 4 = 0 (0.00% H) + 4 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	4	 0.06%
--------------------------------------
  0:	0	 0.00%	51	 0.81%
  1:	0	 0.00%	52	 0.83%
  2:	0	 0.00%	66	 1.05%
  3:	0	 0.00%	39	 0.62%
  4:	3	 0.05%	6	 0.10%
  5:	6	 0.09%	12	 0.19%
  6:	13	 0.21%	32	 0.51%
  7:	18	 0.28%	56	 0.89%
  8:	33	 0.52%	157	 2.50%
  9:	103	 1.63%	336	 5.35%
 10:	174	 2.75%	533	 8.49%
 11:	279	 4.41%	863	13.75%
 12:	578	 9.14%	1149	18.31%
 13:	782	12.36%	1185	18.88%
 14:	1179	18.64%	883	14.07%
 15:	1305	20.63%	815	12.99%
 16:	964	15.24%	9	 0.14%
 17:	523	 8.27%	8	 0.13%
 18:	250	 3.95%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 387.359M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 387.4M):


*** After '-updateRemainTrks' operation: 

Usage: (17.3%H 18.5%V) = (3.909e+04um 4.813e+04um) = (18969 16767)
Overflow: 29 = 0 (0.00% H) + 29 (0.46% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	7	 0.11%
 -1:	0	 0.00%	17	 0.27%
--------------------------------------
  0:	0	 0.00%	39	 0.62%
  1:	0	 0.00%	47	 0.75%
  2:	0	 0.00%	63	 1.00%
  3:	4	 0.06%	40	 0.64%
  4:	6	 0.09%	10	 0.16%
  5:	7	 0.11%	17	 0.27%
  6:	13	 0.21%	51	 0.81%
  7:	18	 0.28%	73	 1.16%
  8:	51	 0.81%	154	 2.45%
  9:	107	 1.69%	349	 5.56%
 10:	183	 2.89%	509	 8.11%
 11:	309	 4.89%	872	13.89%
 12:	593	 9.38%	1127	17.96%
 13:	785	12.41%	1174	18.71%
 14:	1181	18.67%	871	13.88%
 15:	1266	20.02%	818	13.03%
 16:	945	14.94%	9	 0.14%
 17:	502	 7.94%	8	 0.13%
 18:	240	 3.79%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 387.4M) ***


Total length: 6.079e+04um, number of vias: 17321
M1(H) length: 2.308e+00um, number of vias: 8297
M2(V) length: 2.265e+04um, number of vias: 7585
M3(H) length: 2.697e+04um, number of vias: 1126
M4(V) length: 6.609e+03um, number of vias: 295
M5(H) length: 4.462e+03um, number of vias: 14
M6(V) length: 7.421e+01um, number of vias: 4
M7(H) length: 2.050e+01um
*** Completed Phase 2 route (0:00:00.1 387.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=387.4M) ***
Peak Memory Usage was 387.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=387.4M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 387.359M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 387.4M)
Number of Loop : 0
Start delay calculation (mem=387.359M)...
Delay calculation completed.
(0:00:00.1 387.359M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 387.4M) ***
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 387.4M **
*** Timing NOT met, worst failing slack is -5.357
*** Check timing (0:00:00.1)
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 51 no-driver nets excluded.
Density : 0.8433
Max route overflow : 0.0046
Current slack : -5.356 ns, density : 0.8433
Current slack : -4.450 ns, density : 0.8444
Current slack : -4.450 ns, density : 0.8444
Current slack : -4.450 ns, density : 0.8444
Current slack : -4.364 ns, density : 0.8444
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
Current slack : -3.488 ns, density : 0.8517
*** Starting delays update (0:00:45.7 mem=387.4M) ***
*** Finished delays update (0:00:46.2 mem=387.4M) ***
*** Starting delays update (0:00:46.4 mem=387.4M) ***
*** Finished delays update (0:00:46.9 mem=387.4M) ***
*** Done optCritPath (0:00:47.0 387.36M) ***
**optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 387.4M **
**optDesign ... cpu = 0:00:56, real = 0:00:55, mem = 387.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=387.4M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.8 mem=387.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.4 mem=389.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=2279 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2384 #term=9438 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=22, #floatPin=0
stdCell: 2279 single + 0 double + 0 multi
Total standard cell length = 10.7461 (mm), area = 0.0308 (mm^2)
Average module density = 0.924.
Density for the design = 0.924.
       = stdcell_area 26210 (30841 um^2) / alloc_area 28356 (33367 um^2).
Pin Density = 0.360.
            = total # of pins 9438 / total Instance area 26210.
Identified 1 spare or floating instance, with no clusters.
Iteration 11: Total net bbox = 4.824e+04 (2.86e+04 1.96e+04)
              Est.  stn bbox = 6.117e+04 (3.60e+04 2.52e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 393.2M
Iteration 12: Total net bbox = 5.173e+04 (3.20e+04 1.97e+04)
              Est.  stn bbox = 6.507e+04 (3.98e+04 2.52e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 393.2M
*** cost = 5.173e+04 (3.20e+04 1.97e+04) (cpu for global=0:00:00.7) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:00.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 5.655e+04 = 3.601e+04 H + 2.053e+04 V
wire length = 4.850e+04 = 2.836e+04 H + 2.014e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        38.95 um
  inst (FE_OFC3_scan_rst_sync1_mux_out) with max move: (144.32, 86.51) -> (108.24, 89.38)
  mean    (X+Y) =         5.51 um
Total instances flipped : 37
Total instances moved : 2127
*** cpu=0:00:00.1   mem=391.3M  mem(used)=0.0M***
Total net length = 4.847e+04 (2.838e+04 2.009e+04) (ext = 2.526e+03)
*** End of Placement (cpu=0:00:05.3, real=0:00:06.0, mem=391.3M) ***
default core: bins with density >  0.75 = 81.2 % ( 39 / 48 )
*** Free Virtual Timing Model ...(mem=391.3M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 1: 7, real = 0: 1: 8, mem = 391.3M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE
INFO: Total Number of Tie Cells (TIELOM) placed: 2
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE
INFO: Total Number of Tie Cells (TIEHIM) placed: 4
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> getFillerMode -quiet
**ERROR: (SOCSYT-16284):	Please enter a filler cell name.
<CMD_INTERNAL> uiSetTool stretchWire
<CMD_INTERNAL> uiSetTool select
<CMD> zoomBox 247.945 164.882 -13.392 149.431
<CMD> zoomBox 123.921 169.862 76.362 146.782
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 391.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 0.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Aug 28 22:23:40 2024

Design Name: system_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net rx_div/HTIE_LTIEHI_NET: no routing.
Net tx_div/HTIE_LTIEHI_NET: no routing.
Net uart_clk_rst_sync/HTIE_LTIEHI_NET: no routing.
Net ref_clk_rst_sync/HTIE_LTIEHI_NET: no routing.
Net rx_div/LTIE_LTIELO_NET: no routing.
Net sys_ctrl/LTIE_LTIELO_NET: no routing.
Net alu/div_30/FE_RN_633_0: no routing.
Net alu/div_30/FE_RN_632_0: no routing.
Net alu/div_30/FE_RN_631_0: no routing.
Net alu/div_30/FE_RN_630_0: no routing.
Net alu/div_30/FE_RN_629_0: no routing.
Net alu/div_30/FE_RN_628_0: no routing.
Net alu/div_30/FE_RN_627_0: no routing.
Net alu/div_30/FE_RN_626_0: no routing.
Net alu/div_30/FE_RN_625_0: no routing.
Net alu/div_30/FE_RN_624_0: no routing.
Net alu/div_30/FE_RN_623_0: no routing.
Net alu/div_30/FE_RN_622_0: no routing.
Net alu/div_30/FE_RN_621_0: no routing.
Net alu/div_30/FE_RN_615_0: no routing.
Net alu/div_30/FE_RN_614_0: no routing.
Net alu/div_30/FE_RN_613_0: no routing.
Net alu/div_30/FE_RN_612_0: no routing.
Net alu/div_30/FE_RN_611_0: no routing.
Net alu/div_30/FE_RN_610_0: no routing.
Net alu/div_30/FE_RN_609_0: no routing.
Net alu/div_30/FE_RN_608_0: no routing.
Net alu/div_30/FE_RN_607_0: no routing.
Net alu/div_30/FE_RN_606_0: no routing.
Net alu/div_30/FE_RN_605_0: no routing.
Net alu/div_30/FE_RN_604_0: no routing.
Net alu/div_30/FE_RN_603_0: no routing.
Net alu/div_30/FE_RN_602_0: no routing.
Net alu/div_30/FE_RN_601_0: no routing.
Net alu/div_30/FE_RN_600_0: no routing.
Net alu/div_30/FE_RN_599_0: no routing.
Net alu/div_30/FE_RN_598_0: no routing.
Net alu/div_30/FE_RN_597_0: no routing.
Net alu/div_30/FE_RN_596_0: no routing.
Net alu/div_30/FE_RN_595_0: no routing.
Net alu/div_30/FE_RN_594_0: no routing.
Net alu/div_30/FE_RN_592_0: no routing.
Net alu/div_30/FE_RN_591_0: no routing.
Net alu/div_30/FE_RN_590_0: no routing.
Net alu/div_30/FE_RN_589_0: no routing.
Net alu/div_30/FE_RN_588_0: no routing.
Net alu/div_30/FE_RN_587_0: no routing.
Net alu/div_30/FE_RN_586_0: no routing.
Net alu/div_30/FE_RN_585_0: no routing.
Net alu/div_30/FE_RN_584_0: no routing.
Net alu/div_30/FE_RN_583_0: no routing.
Net alu/div_30/FE_RN_582_0: no routing.
Net alu/div_30/FE_RN_581_0: no routing.
Net alu/div_30/FE_RN_580_0: no routing.
Net alu/div_30/FE_RN_578_0: no routing.
Net alu/div_30/FE_RN_577_0: no routing.
Net alu/div_30/FE_RN_576_0: no routing.
Net alu/div_30/FE_RN_575_0: no routing.
Net alu/div_30/FE_RN_574_0: no routing.
Net alu/div_30/FE_RN_573_0: no routing.
Net alu/div_30/FE_RN_572_0: no routing.
Net alu/div_30/FE_RN_571_0: no routing.
Net alu/div_30/FE_RN_570_0: no routing.
Net alu/div_30/FE_RN_569_0: no routing.
Net alu/div_30/FE_RN_568_0: no routing.
Net alu/div_30/FE_RN_567_0: no routing.
Net alu/div_30/FE_RN_566_0: no routing.
Net alu/div_30/FE_RN_565_0: no routing.
Net alu/div_30/FE_RN_564_0: no routing.
Net alu/div_30/FE_RN_563_0: no routing.
Net alu/div_30/FE_RN_562_0: no routing.
Net alu/div_30/FE_RN_561_0: no routing.
Net alu/div_30/FE_RN_560_0: no routing.
Net alu/div_30/FE_RN_559_0: no routing.
Net alu/div_30/FE_RN_558_0: no routing.
Net alu/div_30/FE_RN_557_0: no routing.
Net alu/div_30/FE_RN_556_0: no routing.
Net alu/div_30/FE_RN_555_0: no routing.
Net alu/div_30/FE_RN_554_0: no routing.
Net alu/div_30/FE_RN_553_0: no routing.
Net alu/div_30/FE_RN_552_0: no routing.
Net alu/div_30/FE_RN_551_0: no routing.
Net alu/div_30/FE_RN_550_0: no routing.
Net alu/div_30/FE_RN_549_0: no routing.
Net alu/div_30/FE_RN_548_0: no routing.
Net alu/div_30/FE_RN_547_0: no routing.
Net alu/div_30/FE_RN_545_0: no routing.
Net alu/div_30/FE_RN_544_0: no routing.
Net alu/div_30/FE_RN_543_0: no routing.
Net alu/div_30/FE_RN_542_0: no routing.
Net alu/div_30/FE_RN_541_0: no routing.
Net alu/div_30/FE_RN_540_0: no routing.
Net alu/div_30/FE_RN_539_0: no routing.
Net alu/div_30/FE_RN_538_0: no routing.
Net alu/div_30/FE_RN_537_0: no routing.
Net alu/div_30/FE_RN_536_0: no routing.
Net alu/div_30/FE_RN_535_0: no routing.
Net alu/div_30/FE_RN_534_0: no routing.
Net alu/div_30/FE_RN_533_0: no routing.
Net alu/div_30/FE_RN_532_0: no routing.
Net alu/div_30/FE_RN_531_0: no routing.
Net alu/div_30/FE_RN_530_0: no routing.
Net alu/div_30/FE_RN_528_0: no routing.
Net alu/div_30/FE_RN_527_0: no routing.
Net alu/div_30/FE_RN_526_0: no routing.
Net alu/div_30/FE_RN_525_0: no routing.
Net alu/div_30/FE_RN_524_0: no routing.
Net alu/div_30/FE_RN_523_0: no routing.
Net alu/div_30/FE_RN_522_0: no routing.
Net alu/div_30/FE_RN_521_0: no routing.
Net alu/div_30/FE_RN_520_0: no routing.
Net alu/div_30/FE_RN_519_0: no routing.
Net alu/div_30/FE_RN_500_0: no routing.
Net alu/div_30/FE_RN_499_0: no routing.
Net alu/div_30/FE_RN_498_0: no routing.
Net alu/div_30/FE_RN_497_0: no routing.
Net alu/div_30/FE_RN_496_0: no routing.
Net alu/div_30/FE_RN_495_0: no routing.
Net alu/div_30/FE_RN_494_0: no routing.
Net alu/div_30/FE_RN_493_0: no routing.
Net alu/div_30/FE_RN_492_0: no routing.
Net alu/div_30/FE_RN_491_0: no routing.
Net alu/div_30/FE_RN_490_0: no routing.
Net alu/div_30/FE_RN_489_0: no routing.
Net alu/div_30/FE_RN_488_0: no routing.
Net alu/div_30/FE_RN_487_0: no routing.
Net alu/div_30/FE_RN_486_0: no routing.
Net alu/div_30/FE_RN_485_0: no routing.
Net alu/div_30/FE_RN_484_0: no routing.
Net alu/div_30/FE_RN_483_0: no routing.
Net alu/div_30/FE_RN_482_0: no routing.
Net alu/div_30/FE_RN_480_0: no routing.
Net alu/div_30/FE_RN_479_0: no routing.
Net alu/div_30/FE_RN_478_0: no routing.
Net alu/div_30/FE_RN_477_0: no routing.
Net alu/div_30/FE_RN_476_0: no routing.
Net alu/div_30/FE_RN_475_0: no routing.
Net alu/div_30/FE_RN_474_0: no routing.
Net alu/div_30/FE_RN_473_0: no routing.
Net alu/div_30/FE_RN_453_0: no routing.
Net alu/div_30/FE_RN_452_0: no routing.
Net alu/div_30/FE_RN_451_0: no routing.
Net alu/div_30/FE_RN_450_0: no routing.
Net alu/div_30/FE_RN_449_0: no routing.
Net alu/div_30/FE_RN_448_0: no routing.
Net alu/div_30/FE_RN_447_0: no routing.
Net alu/div_30/FE_RN_446_0: no routing.
Net alu/div_30/FE_RN_445_0: no routing.
Net alu/div_30/FE_RN_444_0: no routing.
Net alu/div_30/FE_RN_443_0: no routing.
Net alu/div_30/FE_RN_442_0: no routing.
Net alu/div_30/FE_RN_441_0: no routing.
Net alu/div_30/FE_RN_440_0: no routing.
Net alu/div_30/FE_RN_439_0: no routing.
Net alu/div_30/FE_RN_438_0: no routing.
Net alu/div_30/FE_RN_437_0: no routing.
Net alu/div_30/FE_RN_436_0: no routing.
Net alu/div_30/FE_RN_435_0: no routing.
Net alu/div_30/FE_RN_434_0: no routing.
Net alu/div_30/FE_RN_433_0: no routing.
Net alu/div_30/FE_RN_432_0: no routing.
Net alu/div_30/FE_RN_431_0: no routing.
Net alu/div_30/FE_RN_430_0: no routing.
Net alu/div_30/FE_RN_408_0: no routing.
Net alu/div_30/FE_RN_407_0: no routing.
Net alu/div_30/FE_RN_406_0: no routing.
Net alu/div_30/FE_RN_405_0: no routing.
Net alu/div_30/FE_RN_404_0: no routing.
Net alu/div_30/FE_RN_403_0: no routing.
Net alu/div_30/FE_RN_402_0: no routing.
Net alu/div_30/FE_RN_401_0: no routing.
Net alu/div_30/FE_RN_400_0: no routing.
Net alu/div_30/FE_RN_399_0: no routing.
Net alu/div_30/FE_RN_398_0: no routing.
Net alu/div_30/FE_RN_397_0: no routing.
Net alu/div_30/FE_RN_396_0: no routing.
Net alu/div_30/FE_RN_395_0: no routing.
Net alu/div_30/FE_RN_394_0: no routing.
Net alu/div_30/FE_RN_393_0: no routing.
Net alu/div_30/FE_RN_392_0: no routing.
Net alu/div_30/FE_RN_391_0: no routing.
Net alu/div_30/FE_RN_390_0: no routing.
Net alu/div_30/FE_RN_389_0: no routing.
Net alu/div_30/FE_RN_388_0: no routing.
Net alu/div_30/FE_RN_387_0: no routing.
Net alu/div_30/FE_RN_386_0: no routing.
Net alu/div_30/FE_RN_385_0: no routing.
Net alu/div_30/FE_RN_384_0: no routing.
Net alu/div_30/FE_RN_383_0: no routing.
Net alu/div_30/FE_RN_382_0: no routing.
Net alu/div_30/FE_RN_381_0: no routing.
Net alu/div_30/FE_RN_380_0: no routing.
Net alu/div_30/FE_RN_379_0: no routing.
Net alu/div_30/FE_RN_378_0: no routing.
Net alu/div_30/FE_RN_377_0: no routing.
Net alu/div_30/FE_RN_376_0: no routing.
Net alu/div_30/FE_RN_375_0: no routing.
Net alu/div_30/FE_RN_374_0: no routing.
Net alu/div_30/FE_RN_373_0: no routing.
Net alu/div_30/FE_RN_372_0: no routing.
Net alu/div_30/FE_RN_371_0: no routing.
Net alu/div_30/FE_RN_370_0: no routing.
Net alu/div_30/FE_RN_369_0: no routing.
Net alu/div_30/FE_RN_368_0: no routing.
Net alu/div_30/FE_RN_367_0: no routing.
Net alu/div_30/FE_RN_366_0: no routing.
Net alu/div_30/FE_RN_365_0: no routing.
Net alu/div_30/FE_RN_364_0: no routing.
Net alu/div_30/FE_RN_363_0: no routing.
Net alu/div_30/FE_RN_362_0: no routing.
Net alu/div_30/FE_RN_361_0: no routing.
Net alu/div_30/FE_RN_360_0: no routing.
Net alu/div_30/FE_RN_359_0: no routing.
Net alu/div_30/FE_RN_358_0: no routing.
Net alu/div_30/FE_RN_357_0: no routing.
Net alu/div_30/FE_RN_328_0: no routing.
Net alu/div_30/FE_RN_327_0: no routing.
Net alu/div_30/FE_RN_326_0: no routing.
Net alu/div_30/FE_RN_325_0: no routing.
Net alu/div_30/FE_RN_324_0: no routing.
Net alu/div_30/FE_RN_323_0: no routing.
Net alu/div_30/FE_RN_322_0: no routing.
Net alu/div_30/FE_RN_321_0: no routing.
Net alu/div_30/FE_RN_320_0: no routing.
Net alu/div_30/FE_RN_319_0: no routing.
Net alu/div_30/FE_RN_318_0: no routing.
Net alu/div_30/FE_RN_317_0: no routing.
Net alu/div_30/FE_RN_316_0: no routing.
Net alu/div_30/FE_RN_315_0: no routing.
Net alu/div_30/FE_RN_314_0: no routing.
Net alu/div_30/FE_RN_313_0: no routing.
Net alu/div_30/FE_RN_312_0: no routing.
Net alu/div_30/FE_RN_311_0: no routing.
Net alu/div_30/FE_RN_310_0: no routing.
Net alu/div_30/FE_RN_309_0: no routing.
Net alu/div_30/FE_RN_308_0: no routing.
Net alu/div_30/FE_RN_307_0: no routing.
Net alu/div_30/FE_RN_292_0: no routing.
Net alu/div_30/FE_RN_291_0: no routing.
Net alu/div_30/FE_RN_290_0: no routing.
Net alu/div_30/FE_RN_289_0: no routing.
Net alu/div_30/FE_RN_288_0: no routing.
Net alu/div_30/FE_RN_287_0: no routing.
Net alu/div_30/FE_RN_286_0: no routing.
Net alu/div_30/FE_RN_285_0: no routing.
Net alu/div_30/FE_RN_284_0: no routing.
Net alu/div_30/FE_RN_283_0: no routing.
Net alu/div_30/FE_RN_282_0: no routing.
Net alu/div_30/FE_RN_281_0: no routing.
Net alu/div_30/FE_RN_280_0: no routing.
Net alu/div_30/FE_RN_279_0: no routing.
Net alu/div_30/FE_RN_278_0: no routing.
Net alu/div_30/FE_RN_277_0: no routing.
Net alu/div_30/FE_RN_276_0: no routing.
Net alu/div_30/FE_RN_275_0: no routing.
Net alu/div_30/FE_RN_274_0: no routing.
Net alu/div_30/FE_RN_273_0: no routing.
Net alu/div_30/FE_RN_272_0: no routing.
Net alu/div_30/FE_RN_271_0: no routing.
Net alu/div_30/FE_RN_270_0: no routing.
Net alu/div_30/FE_RN_269_0: no routing.
Net alu/div_30/FE_RN_268_0: no routing.
Net alu/div_30/FE_RN_267_0: no routing.
Net alu/div_30/FE_RN_266_0: no routing.
Net alu/div_30/FE_RN_265_0: no routing.
Net alu/div_30/FE_RN_264_0: no routing.
Net alu/div_30/FE_RN_263_0: no routing.
Net alu/div_30/FE_RN_262_0: no routing.
Net alu/div_30/FE_RN_261_0: no routing.
Net alu/div_30/FE_RN_260_0: no routing.
Net alu/div_30/FE_RN_259_0: no routing.
Net alu/div_30/FE_RN_258_0: no routing.
Net alu/div_30/FE_RN_257_0: no routing.
Net alu/div_30/FE_RN_256_0: no routing.
Net alu/div_30/FE_RN_255_0: no routing.
Net alu/div_30/FE_RN_254_0: no routing.
Net alu/div_30/FE_RN_253_0: no routing.
Net alu/div_30/FE_RN_252_0: no routing.
Net alu/div_30/FE_RN_251_0: no routing.
Net alu/div_30/FE_RN_250_0: no routing.
Net alu/div_30/FE_RN_249_0: no routing.
Net alu/div_30/FE_RN_248_0: no routing.
Net alu/div_30/FE_RN_247_0: no routing.
Net alu/div_30/FE_RN_205_0: no routing.
Net alu/div_30/FE_RN_204_0: no routing.
Net alu/div_30/FE_RN_203_0: no routing.
Net alu/div_30/FE_RN_202_0: no routing.
Net alu/div_30/FE_RN_201_0: no routing.
Net alu/div_30/FE_RN_200_0: no routing.
Net alu/div_30/FE_RN_199_0: no routing.
Net alu/div_30/FE_RN_198_0: no routing.
Net alu/div_30/FE_RN_197_0: no routing.
Net alu/div_30/FE_RN_168_0: no routing.
Net alu/div_30/FE_RN_167_0: no routing.
Net alu/div_30/FE_RN_166_0: no routing.
Net alu/div_30/FE_RN_165_0: no routing.
Net alu/div_30/FE_RN_164_0: no routing.
Net alu/div_30/FE_RN_163_0: no routing.
Net alu/div_30/FE_RN_162_0: no routing.
Net alu/div_30/FE_RN_161_0: no routing.
Net alu/div_30/FE_RN_160_0: no routing.
Net alu/div_30/FE_RN_159_0: no routing.
Net alu/div_30/FE_RN_158_0: no routing.
Net alu/div_30/FE_RN_157_0: no routing.
Net alu/div_30/FE_RN_156_0: no routing.
Net alu/div_30/FE_RN_155_0: no routing.
Net alu/div_30/FE_RN_154_0: no routing.
Net alu/div_30/FE_RN_153_0: no routing.
Net alu/div_30/FE_RN_152_0: no routing.
Net alu/div_30/FE_RN_151_0: no routing.
Net alu/div_30/FE_RN_150_0: no routing.
Net alu/div_30/FE_RN_149_0: no routing.
Net alu/div_30/FE_RN_148_0: no routing.
Net alu/div_30/FE_RN_147_0: no routing.
Net alu/div_30/FE_RN_146_0: no routing.
Net alu/div_30/FE_RN_145_0: no routing.
Net alu/div_30/FE_RN_144_0: no routing.
Net alu/div_30/FE_RN_143_0: no routing.
Net alu/div_30/FE_RN_142_0: no routing.
Net alu/div_30/FE_RN_141_0: no routing.
Net alu/div_30/FE_RN_140_0: no routing.
Net alu/div_30/FE_RN_139_0: no routing.
Net alu/div_30/FE_RN_138_0: no routing.
Net alu/div_30/FE_RN_137_0: no routing.
Net alu/div_30/FE_RN_136_0: no routing.
Net alu/div_30/FE_RN_135_0: no routing.
Net alu/div_30/FE_RN_134_0: no routing.
Net alu/div_30/FE_RN_133_0: no routing.
Net alu/div_30/FE_RN_132_0: no routing.
Net alu/div_30/FE_RN_131_0: no routing.
Net alu/div_30/FE_RN_130_0: no routing.
Net alu/div_30/FE_RN_129_0: no routing.
Net alu/div_30/FE_RN_128_0: no routing.
Net alu/div_30/FE_RN_127_0: no routing.
Net alu/div_30/FE_RN_126_0: no routing.
Net alu/div_30/FE_RN_125_0: no routing.
Net alu/div_30/FE_RN_124_0: no routing.
Net alu/div_30/FE_RN_123_0: no routing.
Net alu/div_30/FE_RN_122_0: no routing.
Net alu/div_30/FE_RN_121_0: no routing.
Net alu/div_30/FE_RN_120_0: no routing.
Net alu/div_30/FE_RN_119_0: no routing.
Net alu/div_30/FE_RN_118_0: no routing.
Net alu/div_30/FE_RN_117_0: no routing.
Net alu/div_30/FE_RN_116_0: no routing.
Net alu/div_30/FE_RN_115_0: no routing.
Net alu/div_30/FE_RN_114_0: no routing.
Net alu/div_30/FE_RN_113_0: no routing.
Net alu/div_30/FE_RN_112_0: no routing.
Net alu/div_30/FE_RN_111_0: no routing.
Net alu/div_30/FE_RN_110_0: no routing.
Net alu/div_30/FE_RN_109_0: no routing.
Net alu/div_30/FE_RN_108_0: no routing.
Net alu/div_30/FE_RN_107_0: no routing.
Net alu/div_30/FE_RN_106_0: no routing.
Net alu/div_30/FE_RN_105_0: no routing.
Net alu/div_30/FE_RN_104_0: no routing.
Net alu/div_30/FE_RN_103_0: no routing.
Net alu/div_30/FE_RN_102_0: no routing.
Net alu/div_30/FE_RN_101_0: no routing.
Net alu/div_30/FE_RN_100_0: no routing.
Net alu/div_30/FE_RN_99_0: no routing.
Net alu/div_30/FE_RN_98_0: no routing.
Net alu/div_30/FE_RN_51_0: no routing.
Net alu/div_30/FE_RN_50_0: no routing.
Net alu/div_30/FE_RN_49_0: no routing.
Net alu/div_30/FE_RN_48_0: no routing.
Net alu/div_30/FE_RN_47_0: no routing.
Net alu/div_30/FE_RN_46_0: no routing.
Net alu/div_30/FE_RN_45_0: no routing.
Net alu/div_30/FE_RN_44_0: no routing.
Net alu/div_30/FE_RN_43_0: no routing.
Net alu/div_30/FE_RN_42_0: no routing.
Net alu/div_30/FE_RN_41_0: no routing.
Net alu/div_30/FE_RN_40_0: no routing.
Net alu/div_30/FE_RN_39_0: no routing.
Net alu/div_30/FE_RN_38_0: no routing.
Net alu/div_30/FE_RN_37_0: no routing.
Net alu/div_30/FE_RN_36_0: no routing.
Net alu/div_30/FE_RN_34_0: no routing.
Net alu/div_30/FE_RN_33_0: no routing.
Net alu/div_30/FE_RN_32_0: no routing.
Net alu/div_30/FE_RN_31_0: no routing.
Net alu/div_30/FE_RN_30_0: no routing.
Net alu/div_30/FE_RN_29_0: no routing.
Net alu/div_30/FE_RN_28_0: no routing.
Net alu/div_30/FE_RN_27_0: no routing.
Net alu/div_30/FE_RN_26_0: no routing.
Net alu/div_30/FE_RN_24_0: no routing.
Net alu/div_30/FE_RN_23_0: no routing.
Net alu/div_30/FE_RN_22_0: no routing.
Net alu/div_30/FE_RN_21_0: no routing.
Net alu/div_30/FE_RN_20_0: no routing.
Net alu/div_30/FE_RN_19_0: no routing.
Net alu/div_30/FE_RN_18_0: no routing.
Net alu/div_30/FE_RN_17_0: no routing.
Net alu/div_30/FE_RN_15_0: no routing.
Net alu/div_30/FE_RN_14_0: no routing.
Net alu/div_30/FE_RN_13_0: no routing.
Net alu/div_30/FE_RN_11_0: no routing.
Net alu/div_30/FE_RN_10_0: no routing.
Net alu/div_30/FE_RN_9_0: no routing.
Net alu/div_30/FE_RN_8_0: no routing.
Net alu/div_30/FE_RN_7_0: no routing.
Net alu/div_30/FE_RN_6_0: no routing.
Net alu/div_30/FE_RN_5_0: no routing.
Net alu/div_30/FE_RN_4_0: no routing.
Net alu/div_30/FE_RN_2_0: no routing.
Net alu/div_30/FE_RN_1_0: no routing.
Net alu/div_30/FE_RN_0_0: no routing.
Net register_file/FE_OFN19_reg0_7_: no routing.
Net register_file/FE_OFN18_reg0_6_: no routing.
Net register_file/FE_OFN17_reg0_5_: no routing.
Net register_file/FE_OFN16_reg0_4_: no routing.
Net register_file/FE_OFN15_reg0_3_: no routing.
Net register_file/FE_OFN14_reg1_7_: no routing.
Net FE_OFN13_SE: no routing.
Net sys_ctrl/FE_OFN12_address_3_: no routing.
Net register_file/FE_OFN11_SO_2_: no routing.
Net register_file/FE_OFN10_SO_1_: no routing.
Net async_fifo/dut2/FE_OFN9_SO_4_: no routing.
Net async_fifo/dut2/FE_OFN8_SO_3_: no routing.
Net alu/FE_OFN7_n27: no routing.
Net FE_OFN6_scan_rst_sync2_mux_out: no routing.
Net register_file/FE_OFN5_scan_rst_sync1_mux_out: no routing.
Net FE_OFN4_scan_rst_sync1_mux_out: no routing.
Net FE_OFN3_scan_rst_sync1_mux_out: no routing.
Net FE_OFN2_scan_rst_sync1_mux_out: no routing.
Net register_file/FE_OFN1_scan_rst_sync1_mux_out: no routing.
Net FE_OFN0_scan_rst_sync1_mux_out: no routing.
Net SI[4]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.
Net SI[4]: no routing.
Net SI[3]: no routing.
Net SI[2]: no routing.
Net SI[1]: no routing.
Net SI[0]: no routing.
Net SO[4]: no routing.
Net SO[3]: no routing.
Net SO[2]: no routing.
Net SO[1]: no routing.
Net SO[0]: no routing.
Net Ref_clk: no routing.
Net Uart_clk: no routing.
Net rst_n: no routing.
Net rx_in: no routing.
Net SE: no routing.
Net TESTMODE: no routing.
Net SCAN_CLK: no routing.
Net SCAN_RST: no routing.
Net tx_out: no routing.
Net stop_error: no routing.
Net parity_error: no routing.
Net start_glitch: no routing.
Net scan_clk_uart_clk_mux_out: no routing.
Net scan_clk_ref_clk_mux_out: no routing.
Net tx_clk: no routing.
Net scan_clk_uart_tx_clk_mux_out: no routing.
Net rx_clk: no routing.
Net scan_clk_uart_rx_clk_mux_out: no routing.
Net scan_rst_mux_out: no routing.
Net ref_sync_rst: no routing.
Net scan_rst_sync1_mux_out: no routing.
Net uart_sync_rst: no routing.
Net scan_rst_sync2_mux_out: no routing.
Net empty_flag: no routing.
Net q1: no routing.
Net out_valid: no routing.
Net rx_d_valid: no routing.
Net full_flag: no routing.
Net rd_data_valid: no routing.
Net alu_en: no routing.
Net clk_en: no routing.
Net w_en: no routing.
Net r_en: no routing.
Net w_inc: no routing.
Net data_valid: no routing.
Net gated_clk: no routing.
Net rd_inc: no routing.
Net busy: no routing.
Net _1_net_: no routing.
Net n3: no routing.
Net n8: no routing.
Net n9: no routing.
Net n10: no routing.
Net n11: no routing.
Net n12: no routing.
Net n14: no routing.
Net n15: no routing.
Net n16: no routing.
Net n21: no routing.
Net n22: no routing.
Net n23: no routing.
Net n24: no routing.
Net n26: no routing.
Net n27: no routing.
Net n28: no routing.
Net n29: no routing.
Net n30: no routing.
Net n34: no routing.
Net n35: no routing.
Net n36: no routing.
Net n37: no routing.
Net n42: no routing.
Net n45: no routing.
Net n46: no routing.
Net n47: no routing.
Net n48: no routing.
Net n49: no routing.
Net n50: no routing.
Net n51: no routing.
Net n52: no routing.
Net n53: no routing.
Net n54: no routing.
Net n55: no routing.
Net n56: no routing.
Net n57: no routing.
Net n58: no routing.
Net n59: no routing.
Net reg2[7]: no routing.
Net reg2[6]: no routing.
Net reg2[5]: no routing.
Net reg2[4]: no routing.
Net reg2[2]: no routing.
Net reg2[1]: no routing.
Net reg2[0]: no routing.
Net out[3]: no routing.
Net out[2]: no routing.
Net out[1]: no routing.
Net out[0]: no routing.
Net alu_out[15]: no routing.
Net alu_out[14]: no routing.
Net alu_out[13]: no routing.
Net alu_out[12]: no routing.
Net alu_out[11]: no routing.
Net alu_out[10]: no routing.
Net alu_out[9]: no routing.
Net alu_out[8]: no routing.
Net alu_out[7]: no routing.
Net alu_out[6]: no routing.
Net alu_out[5]: no routing.
Net alu_out[4]: no routing.
Net alu_out[3]: no routing.
Net alu_out[2]: no routing.
Net alu_out[1]: no routing.
Net alu_out[0]: no routing.
Net rx_P_data[7]: no routing.
Net rx_P_data[6]: no routing.
Net rx_P_data[5]: no routing.
Net rx_P_data[4]: no routing.
Net rx_P_data[3]: no routing.
Net rx_P_data[2]: no routing.
Net rx_P_data[1]: no routing.
Net rx_P_data[0]: no routing.
Net rd_data[7]: no routing.
Net rd_data[6]: no routing.
Net rd_data[5]: no routing.
Net rd_data[4]: no routing.
Net rd_data[3]: no routing.
Net rd_data[2]: no routing.
Net rd_data[1]: no routing.
Net rd_data[0]: no routing.
Net alu_fun[3]: no routing.
Net alu_fun[2]: no routing.
Net alu_fun[1]: no routing.
Net alu_fun[0]: no routing.
Net address[3]: no routing.
Net address[2]: no routing.
Net address[1]: no routing.
Net address[0]: no routing.
Net w_data[7]: no routing.
Net w_data[6]: no routing.
Net w_data[5]: no routing.
Net w_data[4]: no routing.
Net w_data[3]: no routing.
Net w_data[2]: no routing.
Net w_data[1]: no routing.
Net w_data[0]: no routing.
Net tx_P_data[7]: no routing.
Net tx_P_data[6]: no routing.
Net tx_P_data[5]: no routing.
Net tx_P_data[4]: no routing.
Net tx_P_data[3]: no routing.
Net tx_P_data[2]: no routing.
Net tx_P_data[1]: no routing.
Net tx_P_data[0]: no routing.
Net p_data[7]: no routing.
Net p_data[6]: no routing.
Net p_data[5]: no routing.
Net p_data[4]: no routing.
Net p_data[3]: no routing.
Net p_data[2]: no routing.
Net p_data[1]: no routing.
Net p_data[0]: no routing.
Net reg0[7]: no routing.
Net reg0[6]: no routing.
Net reg0[5]: no routing.
Net reg0[4]: no routing.
Net reg0[3]: no routing.
Net reg0[2]: no routing.
Net reg0[1]: no routing.
Net reg0[0]: no routing.
Net reg1[7]: no routing.
Net reg1[6]: no routing.
Net reg1[5]: no routing.
Net reg1[4]: no routing.
Net reg1[3]: no routing.
Net reg1[2]: no routing.
Net reg1[1]: no routing.
Net reg1[0]: no routing.
Net reg3[7]: no routing.
Net reg3[6]: no routing.
Net reg3[5]: no routing.
Net reg3[4]: no routing.
Net reg3[3]: no routing.
Net reg3[2]: no routing.
Net reg3[1]: no routing.
Net reg3[0]: no routing.
Net fifo_rd_data[7]: no routing.
Net fifo_rd_data[6]: no routing.
Net fifo_rd_data[5]: no routing.
Net fifo_rd_data[4]: no routing.
Net fifo_rd_data[3]: no routing.
Net fifo_rd_data[2]: no routing.
Net fifo_rd_data[1]: no routing.
Net fifo_rd_data[0]: no routing.
Net sys_ctrl/n17: no routing.
Net sys_ctrl/n18: no routing.
Net sys_ctrl/n19: no routing.
Net sys_ctrl/n26: no routing.
Net sys_ctrl/n27: no routing.
Net sys_ctrl/n28: no routing.
Net sys_ctrl/n29: no routing.
Net sys_ctrl/n30: no routing.
Net sys_ctrl/n31: no routing.
Net sys_ctrl/n32: no routing.
Net sys_ctrl/n33: no routing.
Net sys_ctrl/n34: no routing.
Net sys_ctrl/n35: no routing.
Net sys_ctrl/n36: no routing.
Net sys_ctrl/n37: no routing.
Net sys_ctrl/n38: no routing.
Net sys_ctrl/n39: no routing.
Net sys_ctrl/n40: no routing.
Net sys_ctrl/n41: no routing.
Net sys_ctrl/n42: no routing.
Net sys_ctrl/n43: no routing.
Net sys_ctrl/n44: no routing.
Net sys_ctrl/n45: no routing.
Net sys_ctrl/n46: no routing.
Net sys_ctrl/n47: no routing.
Net sys_ctrl/n48: no routing.
Net sys_ctrl/n49: no routing.
Net sys_ctrl/n50: no routing.
Net sys_ctrl/n51: no routing.
Net sys_ctrl/n52: no routing.
Net sys_ctrl/n53: no routing.
Net sys_ctrl/n54: no routing.
Net sys_ctrl/n55: no routing.
Net sys_ctrl/n56: no routing.
Net sys_ctrl/n57: no routing.
Net sys_ctrl/n58: no routing.
Net sys_ctrl/n59: no routing.
Net sys_ctrl/n60: no routing.
Net sys_ctrl/n61: no routing.
Net sys_ctrl/n62: no routing.
Net sys_ctrl/n63: no routing.
Net sys_ctrl/n64: no routing.
Net sys_ctrl/n65: no routing.
Net sys_ctrl/n66: no routing.
Net sys_ctrl/n67: no routing.
Net sys_ctrl/n68: no routing.
Net sys_ctrl/n69: no routing.
Net sys_ctrl/n70: no routing.
Net sys_ctrl/n71: no routing.
Net sys_ctrl/n72: no routing.
Net sys_ctrl/n73: no routing.
Net sys_ctrl/n74: no routing.
Net sys_ctrl/n75: no routing.
Net sys_ctrl/n76: no routing.
Net sys_ctrl/n77: no routing.
Net sys_ctrl/n78: no routing.
Net sys_ctrl/n79: no routing.
Net sys_ctrl/n80: no routing.
Net sys_ctrl/n81: no routing.
Net sys_ctrl/n82: no routing.
Net sys_ctrl/n83: no routing.
Net sys_ctrl/n84: no routing.
Net sys_ctrl/n85: no routing.
Net sys_ctrl/n86: no routing.
Net sys_ctrl/n87: no routing.
Net sys_ctrl/n88: no routing.
Net sys_ctrl/n89: no routing.
Net sys_ctrl/n90: no routing.
Net sys_ctrl/n91: no routing.
Net sys_ctrl/n92: no routing.
Net sys_ctrl/n93: no routing.
Net sys_ctrl/n94: no routing.
Net sys_ctrl/n15: no routing.
Net sys_ctrl/n16: no routing.
Net sys_ctrl/n20: no routing.
Net sys_ctrl/n21: no routing.
Net sys_ctrl/n22: no routing.
Net sys_ctrl/n23: no routing.
Net sys_ctrl/n24: no routing.
Net sys_ctrl/n25: no routing.
Net sys_ctrl/n96: no routing.
Net sys_ctrl/n97: no routing.
Net sys_ctrl/n98: no routing.
Net sys_ctrl/n100: no routing.
Net sys_ctrl/current_state[3]: no routing.
Net sys_ctrl/current_state[2]: no routing.
Net sys_ctrl/current_state[1]: no routing.
Net sys_ctrl/current_state[0]: no routing.
Net data_sync/sync_bus_enable: no routing.
Net data_sync/mux_enable: no routing.
Net data_sync/n1: no routing.
Net data_sync/n2: no routing.
Net data_sync/dut3/n3: no routing.
Net data_sync/dut3/n5: no routing.
Net data_sync/dut3/n7: no routing.
Net data_sync/dut3/n9: no routing.
Net data_sync/dut3/n11: no routing.
Net data_sync/dut3/n13: no routing.
Net data_sync/dut3/n15: no routing.
Net data_sync/dut3/n17: no routing.
Net data_sync/dut3/n1: no routing.
Net uart_RX/data_sampler_enable: no routing.
Net uart_RX/sampling_tick: no routing.
Net uart_RX/sampled_bit: no routing.
Net uart_RX/counter_enable: no routing.
Net uart_RX/deserializer_enable: no routing.
Net uart_RX/edge_done_tick: no routing.
Net uart_RX/data_done_tick: no routing.
Net uart_RX/parity_check_enable: no routing.
Net uart_RX/start_check_enable: no routing.
Net uart_RX/stop_check_enable: no routing.
Net uart_RX/n3: no routing.
Net uart_RX/n4: no routing.
Net uart_RX/n5: no routing.
Net uart_RX/n6: no routing.
Net uart_RX/dut0/n1: no routing.
Net uart_RX/dut0/n3: no routing.
Net uart_RX/dut0/n7: no routing.
Net uart_RX/dut0/n9: no routing.
Net uart_RX/dut0/n11: no routing.
Net uart_RX/dut0/n13: no routing.
Net uart_RX/dut0/n15: no routing.
Net uart_RX/dut0/n2: no routing.
Net uart_RX/dut0/n5: no routing.
Net uart_RX/dut0/n6: no routing.
Net uart_RX/dut0/sampled_data[2]: no routing.
Net uart_RX/dut0/sampled_data[1]: no routing.
Net uart_RX/dut0/sampled_data[0]: no routing.
Net uart_RX/dut1/N4: no routing.
Net uart_RX/dut1/N5: no routing.
Net uart_RX/dut1/N6: no routing.
Net uart_RX/dut1/N7: no routing.
Net uart_RX/dut1/N8: no routing.
Net uart_RX/dut1/N9: no routing.
Net uart_RX/dut1/N12: no routing.
Net uart_RX/dut1/N13: no routing.
Net uart_RX/dut1/N14: no routing.
Net uart_RX/dut1/N15: no routing.
Net uart_RX/dut1/N16: no routing.
Net uart_RX/dut1/N17: no routing.
Net uart_RX/dut1/N19: no routing.
Net uart_RX/dut1/N20: no routing.
Net uart_RX/dut1/N21: no routing.
Net uart_RX/dut1/N22: no routing.
Net uart_RX/dut1/N23: no routing.
Net uart_RX/dut1/N29: no routing.
Net uart_RX/dut1/N30: no routing.
Net uart_RX/dut1/N31: no routing.
Net uart_RX/dut1/N32: no routing.
Net uart_RX/dut1/N33: no routing.
Net uart_RX/dut1/N34: no routing.
Net uart_RX/dut1/N35: no routing.
Net uart_RX/dut1/N36: no routing.
Net uart_RX/dut1/N37: no routing.
Net uart_RX/dut1/N38: no routing.
Net uart_RX/dut1/N39: no routing.
Net uart_RX/dut1/N40: no routing.
Net uart_RX/dut1/n34: no routing.
Net uart_RX/dut1/n35: no routing.
Net uart_RX/dut1/n36: no routing.
Net uart_RX/dut1/add_24/carry[5]: no routing.
Net uart_RX/dut1/add_24/carry[4]: no routing.
Net uart_RX/dut1/add_24/carry[3]: no routing.
Net uart_RX/dut1/add_24/carry[2]: no routing.
Net uart_RX/dut1/add_17/carry[4]: no routing.
Net uart_RX/dut1/add_17/carry[3]: no routing.
Net uart_RX/dut1/add_17/carry[2]: no routing.
Net uart_RX/dut1/n1: no routing.
Net uart_RX/dut1/n2: no routing.
Net uart_RX/dut1/n3: no routing.
Net uart_RX/dut1/n4: no routing.
Net uart_RX/dut1/n5: no routing.
Net uart_RX/dut1/n6: no routing.
Net uart_RX/dut1/n7: no routing.
Net uart_RX/dut1/n8: no routing.
Net uart_RX/dut1/n9: no routing.
Net uart_RX/dut1/n10: no routing.
Net uart_RX/dut1/n11: no routing.
Net uart_RX/dut1/n12: no routing.
Net uart_RX/dut1/n13: no routing.
Net uart_RX/dut1/n14: no routing.
Net uart_RX/dut1/n24: no routing.
Net uart_RX/dut1/n25: no routing.
Net uart_RX/dut1/n26: no routing.
Net uart_RX/dut1/n27: no routing.
Net uart_RX/dut1/n28: no routing.
Net uart_RX/dut1/n29: no routing.
Net uart_RX/dut1/n30: no routing.
Net uart_RX/dut1/n31: no routing.
Net uart_RX/dut1/n32: no routing.
Net uart_RX/dut1/n33: no routing.
Net uart_RX/dut1/n37: no routing.
Net uart_RX/dut1/n38: no routing.
Net uart_RX/dut1/n39: no routing.
Net uart_RX/dut1/n40: no routing.
Net uart_RX/dut1/n41: no routing.
Net uart_RX/dut1/n42: no routing.
Net uart_RX/dut1/n43: no routing.
Net uart_RX/dut1/n44: no routing.
Net uart_RX/dut1/n45: no routing.
Net uart_RX/dut1/n46: no routing.
Net uart_RX/dut1/n47: no routing.
Net uart_RX/dut1/n48: no routing.
Net uart_RX/dut1/n49: no routing.
Net uart_RX/dut1/n50: no routing.
Net uart_RX/dut1/n51: no routing.
Net uart_RX/dut1/n52: no routing.
Net uart_RX/dut1/n53: no routing.
Net uart_RX/dut1/n54: no routing.
Net uart_RX/dut1/n55: no routing.
Net uart_RX/dut1/n56: no routing.
Net uart_RX/dut1/n57: no routing.
Net uart_RX/dut1/n58: no routing.
Net uart_RX/dut1/n59: no routing.
Net uart_RX/dut1/n60: no routing.
Net uart_RX/dut1/n61: no routing.
Net uart_RX/dut1/edge_counter[4]: no routing.
Net uart_RX/dut1/edge_counter[3]: no routing.
Net uart_RX/dut1/edge_counter[2]: no routing.
Net uart_RX/dut1/edge_counter[1]: no routing.
Net uart_RX/dut1/edge_counter[0]: no routing.
Net uart_RX/dut1/data_bit_counter[2]: no routing.
Net uart_RX/dut1/data_bit_counter[1]: no routing.
Net uart_RX/dut1/data_bit_counter[0]: no routing.
Net uart_RX/dut2/n12: no routing.
Net uart_RX/dut2/n13: no routing.
Net uart_RX/dut2/n14: no routing.
Net uart_RX/dut2/n15: no routing.
Net uart_RX/dut2/n16: no routing.
Net uart_RX/dut2/n17: no routing.
Net uart_RX/dut2/n18: no routing.
Net uart_RX/dut2/n19: no routing.
Net uart_RX/dut2/n20: no routing.
Net uart_RX/dut2/n21: no routing.
Net uart_RX/dut2/n22: no routing.
Net uart_RX/dut2/n4: no routing.
Net uart_RX/dut2/n5: no routing.
Net uart_RX/dut2/n6: no routing.
Net uart_RX/dut2/n8: no routing.
Net uart_RX/dut2/n9: no routing.
Net uart_RX/dut2/n10: no routing.
Net uart_RX/dut2/n11: no routing.
Net uart_RX/dut2/current_state[2]: no routing.
Net uart_RX/dut2/current_state[1]: no routing.
Net uart_RX/dut2/current_state[0]: no routing.
Net uart_RX/dut2/next_state[2]: no routing.
Net uart_RX/dut2/next_state[1]: no routing.
Net uart_RX/dut2/next_state[0]: no routing.
Net uart_RX/dut3/n10: no routing.
Net uart_RX/dut3/n12: no routing.
Net uart_RX/dut3/n14: no routing.
Net uart_RX/dut3/n16: no routing.
Net uart_RX/dut3/n18: no routing.
Net uart_RX/dut3/n20: no routing.
Net uart_RX/dut3/n22: no routing.
Net uart_RX/dut3/n24: no routing.
Net uart_RX/dut3/n3: no routing.
Net uart_RX/dut3/n4: no routing.
Net uart_RX/dut3/n5: no routing.
Net uart_RX/dut3/n6: no routing.
Net uart_RX/dut3/n7: no routing.
Net uart_RX/dut3/n8: no routing.
Net uart_RX/dut3/n25: no routing.
Net uart_RX/dut4/n11: no routing.
Net uart_RX/dut4/n1: no routing.
Net uart_RX/dut4/n3: no routing.
Net uart_RX/dut4/n4: no routing.
Net uart_RX/dut4/n5: no routing.
Net uart_RX/dut4/n6: no routing.
Net uart_RX/dut4/n7: no routing.
Net uart_RX/dut4/n9: no routing.
Net uart_RX/dut4/n10: no routing.
Net uart_RX/dut4/n2: no routing.
Net uart_RX/dut6/n5: no routing.
Net uart_RX/dut6/n3: no routing.
Net uart_RX/dut6/n4: no routing.
Net uart_RX/dut6/n7: no routing.
Net uart_RX/dut6/n8: no routing.
Net uart_RX/dut6/n1: no routing.
Net register_file/reg_file[4][7]: no routing.
Net register_file/reg_file[4][6]: no routing.
Net register_file/reg_file[4][5]: no routing.
Net register_file/reg_file[4][4]: no routing.
Net register_file/reg_file[4][3]: no routing.
Net register_file/reg_file[4][2]: no routing.
Net register_file/reg_file[4][1]: no routing.
Net register_file/reg_file[4][0]: no routing.
Net register_file/reg_file[5][7]: no routing.
Net register_file/reg_file[5][6]: no routing.
Net register_file/reg_file[5][5]: no routing.
Net register_file/reg_file[5][4]: no routing.
Net register_file/reg_file[5][3]: no routing.
Net register_file/reg_file[5][2]: no routing.
Net register_file/reg_file[5][1]: no routing.
Net register_file/reg_file[5][0]: no routing.
Net register_file/reg_file[6][7]: no routing.
Net register_file/reg_file[6][6]: no routing.
Net register_file/reg_file[6][5]: no routing.
Net register_file/reg_file[6][4]: no routing.
Net register_file/reg_file[6][3]: no routing.
Net register_file/reg_file[6][2]: no routing.
Net register_file/reg_file[6][1]: no routing.
Net register_file/reg_file[6][0]: no routing.
Net register_file/reg_file[7][7]: no routing.
Net register_file/reg_file[7][6]: no routing.
Net register_file/reg_file[7][5]: no routing.
Net register_file/reg_file[7][4]: no routing.
Net register_file/reg_file[7][3]: no routing.
Net register_file/reg_file[7][2]: no routing.
Net register_file/reg_file[7][1]: no routing.
Net register_file/reg_file[7][0]: no routing.
Net register_file/reg_file[8][7]: no routing.
Net register_file/reg_file[8][6]: no routing.
Net register_file/reg_file[8][5]: no routing.
Net register_file/reg_file[8][4]: no routing.
Net register_file/reg_file[8][3]: no routing.
Net register_file/reg_file[8][2]: no routing.
Net register_file/reg_file[8][1]: no routing.
Net register_file/reg_file[8][0]: no routing.
Net register_file/reg_file[9][7]: no routing.
Net register_file/reg_file[9][6]: no routing.
Net register_file/reg_file[9][5]: no routing.
Net register_file/reg_file[9][4]: no routing.
Net register_file/reg_file[9][3]: no routing.
Net register_file/reg_file[9][2]: no routing.
Net register_file/reg_file[9][1]: no routing.
Net register_file/reg_file[9][0]: no routing.
Net register_file/reg_file[10][7]: no routing.
Net register_file/reg_file[10][6]: no routing.
Net register_file/reg_file[10][5]: no routing.
Net register_file/reg_file[10][4]: no routing.
Net register_file/reg_file[10][3]: no routing.
Net register_file/reg_file[10][2]: no routing.
Net register_file/reg_file[10][1]: no routing.
Net register_file/reg_file[10][0]: no routing.
Net register_file/reg_file[11][7]: no routing.
Net register_file/reg_file[11][6]: no routing.
Net register_file/reg_file[11][5]: no routing.
Net register_file/reg_file[11][4]: no routing.
Net register_file/reg_file[11][3]: no routing.
Net register_file/reg_file[11][2]: no routing.
Net register_file/reg_file[11][1]: no routing.
Net register_file/reg_file[11][0]: no routing.
Net register_file/reg_file[12][7]: no routing.
Net register_file/reg_file[12][6]: no routing.
Net register_file/reg_file[12][4]: no routing.
Net register_file/reg_file[12][3]: no routing.
Net register_file/reg_file[12][2]: no routing.
Net register_file/reg_file[12][1]: no routing.
Net register_file/reg_file[12][0]: no routing.
Net register_file/reg_file[13][7]: no routing.
Net register_file/reg_file[13][6]: no routing.
Net register_file/reg_file[13][5]: no routing.
Net register_file/reg_file[13][4]: no routing.
Net register_file/reg_file[13][3]: no routing.
Net register_file/reg_file[13][2]: no routing.
Net register_file/reg_file[13][1]: no routing.
Net register_file/reg_file[13][0]: no routing.
Net register_file/reg_file[14][7]: no routing.
Net register_file/reg_file[14][6]: no routing.
Net register_file/reg_file[14][5]: no routing.
Net register_file/reg_file[14][4]: no routing.
Net register_file/reg_file[14][3]: no routing.
Net register_file/reg_file[14][2]: no routing.
Net register_file/reg_file[14][1]: no routing.
Net register_file/reg_file[14][0]: no routing.
Net register_file/reg_file[15][6]: no routing.
Net register_file/reg_file[15][5]: no routing.
Net register_file/reg_file[15][4]: no routing.
Net register_file/reg_file[15][3]: no routing.
Net register_file/reg_file[15][2]: no routing.
Net register_file/reg_file[15][1]: no routing.
Net register_file/reg_file[15][0]: no routing.
Net register_file/N35: no routing.
Net register_file/N36: no routing.
Net register_file/N37: no routing.
**WARN: (SOCVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000

Begin Summary 
    1000 Problem(s) [ 98]: Net has no global routing and no special routing.
    1000 total info(s) created.
End Summary

End Time: Wed Aug 28 22:23:40 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> clearDrc
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=391.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
Number of multi-gpin terms=414, multi-gpins=864, moved blk term=0/74

Phase 1a route (0:00:00.0 391.3M):
Est net length = 6.157e+04um = 3.435e+04H + 2.722e+04V
Usage: (18.3%H 19.4%V) = (4.130e+04um 5.048e+04um) = (20038 17587)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 43 = 0 (0.00% H) + 43 (0.68% V)
Number obstruct path=15 reroute=0

Phase 1b route (0:00:00.0 391.3M):
Usage: (18.3%H 19.4%V) = (4.127e+04um 5.049e+04um) = (20024 17590)
Overflow: 41 = 0 (0.00% H) + 41 (0.65% V)

Phase 1c route (0:00:00.0 391.3M):
Usage: (18.2%H 19.3%V) = (4.113e+04um 5.042e+04um) = (19955 17565)
Overflow: 41 = 0 (0.00% H) + 41 (0.65% V)

Phase 1d route (0:00:00.0 391.3M):
Usage: (18.2%H 19.3%V) = (4.113e+04um 5.042e+04um) = (19955 17565)
Overflow: 41 = 0 (0.00% H) + 41 (0.65% V)

Phase 1e route (0:00:00.0 391.3M):
Usage: (18.3%H 19.3%V) = (4.116e+04um 5.045e+04um) = (19969 17575)
Overflow: 22 = 0 (0.00% H) + 22 (0.35% V)

Phase 1f route (0:00:00.0 391.3M):
Usage: (18.3%H 19.3%V) = (4.121e+04um 5.046e+04um) = (19994 17580)
Overflow: 6 = 0 (0.00% H) + 6 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.10%
--------------------------------------
  0:	0	 0.00%	84	 1.34%
  1:	0	 0.00%	58	 0.92%
  2:	0	 0.00%	37	 0.59%
  3:	0	 0.00%	29	 0.46%
  4:	3	 0.05%	7	 0.11%
  5:	7	 0.11%	20	 0.32%
  6:	12	 0.19%	43	 0.69%
  7:	38	 0.60%	63	 1.00%
  8:	64	 1.01%	148	 2.36%
  9:	100	 1.58%	413	 6.58%
 10:	227	 3.59%	622	 9.91%
 11:	373	 5.90%	901	14.36%
 12:	629	 9.94%	1237	19.71%
 13:	879	13.90%	1059	16.87%
 14:	1108	17.52%	717	11.42%
 15:	1167	18.45%	793	12.64%
 16:	970	15.34%	12	 0.19%
 17:	407	 6.43%	7	 0.11%
 18:	226	 3.57%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 391.262M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 391.3M):


*** After '-updateRemainTrks' operation: 

Usage: (18.9%H 19.9%V) = (4.270e+04um 5.186e+04um) = (20715 18068)
Overflow: 48 = 0 (0.00% H) + 48 (0.77% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.02%
 -2:	0	 0.00%	11	 0.18%
 -1:	0	 0.00%	31	 0.49%
--------------------------------------
  0:	0	 0.00%	49	 0.78%
  1:	0	 0.00%	58	 0.92%
  2:	0	 0.00%	38	 0.61%
  3:	2	 0.03%	32	 0.51%
  4:	7	 0.11%	8	 0.13%
  5:	10	 0.16%	27	 0.43%
  6:	22	 0.35%	62	 0.99%
  7:	42	 0.66%	91	 1.45%
  8:	79	 1.25%	184	 2.93%
  9:	128	 2.02%	376	 5.99%
 10:	234	 3.70%	588	 9.37%
 11:	402	 6.36%	891	14.20%
 12:	629	 9.94%	1240	19.76%
 13:	882	13.94%	1056	16.83%
 14:	1096	17.33%	701	11.17%
 15:	1131	17.88%	794	12.65%
 16:	936	14.80%	11	 0.18%
 17:	387	 6.12%	7	 0.11%
 18:	223	 3.53%	14	 0.22%
 20:	115	 1.82%	6	 0.10%



*** Completed Phase 1 route (0:00:00.1 391.3M) ***


Total length: 6.451e+04um, number of vias: 19663
M1(H) length: 2.498e+00um, number of vias: 9436
M2(V) length: 2.321e+04um, number of vias: 8397
M3(H) length: 2.919e+04um, number of vias: 1375
M4(V) length: 7.106e+03um, number of vias: 429
M5(H) length: 4.879e+03um, number of vias: 22
M6(V) length: 9.389e+01um, number of vias: 4
M7(H) length: 2.952e+01um
*** Completed Phase 2 route (0:00:00.0 391.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=391.3M) ***
Peak Memory Usage was 391.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=391.3M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 391.262M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.277  | -0.277  |  7.186  | 78.468  |   N/A   |  7.644  |
|           TNS (ns):| -0.277  | -0.277  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   416   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 92.495%
Routing Overflow: 0.00% H and 0.77% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.01 sec
Total Real time: 1.0 sec
Total Memory Usage: 391.261719 Mbytes
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_TX_CLK
*Info: Found ThroughPin: tx_div/clk_reg_reg (CK->QN)
*Info: Try to find ThroughPin for generated clock UART_RX_CLK
*Info: Found ThroughPin: rx_div/clk_reg_reg (CK->QN)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: SCAN_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: Uart_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: Ref_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (326) instances, and (0) nets in Clock Ref_clk.
*** Changed status on (94) instances, and (0) nets in Clock Uart_clk.
*** Changed status on (0) instances, and (0) nets in Clock SCAN_CLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Ref_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock Uart_clk.
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock SCAN_CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 391.262M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 391.262M)

Start to trace clock trees ...
*** Begin Tracer (mem=391.3M) ***
Tracing Clock SCAN_CLK ...
Tracing Clock Uart_clk ...
 ** Pin scan_clk_uart_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Uart_clk
Tracing Clock Ref_clk ...
 ** Pin scan_clk_ref_clk_mux/U1/Y is a crossover pin between Clock SCAN_CLK and Ref_clk
*** End Tracer (mem=391.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 391.262M)

****** Clock Tree (SCAN_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 407
Nr.          Rising  Sync Pins  : 407
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (26-leaf) (maxFan=50) (mem=391.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=1[451,452] N26 B1 G1 A8(8.0) L[2,2] score=1828 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_rx_clk_mux_out (cpu=0:00:00.2, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 1

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (38-leaf) (maxFan=50) (mem=391.3M)

Trig. Edge Skew=11[430,441] N38 B1 G1 A5(5.0) L[2,2] score=1976 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_tx_clk_mux_out (cpu=0:00:00.3, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 2

Input_Pin:  (clock_gating_cell/dut0/CK)
Output_Pin: (clock_gating_cell/dut0/ECK)
Output_Net: (gated_clk)   
**** CK_START: TopDown Tree Construction for gated_clk (17-leaf) (maxFan=50) (mem=391.3M)

Trig. Edge Skew=1[465,466] N17 B1 G1 A8(8.0) L[2,2] score=1825 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for gated_clk (cpu=0:00:00.1, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 3

Input_Pin:  (scan_clk_ref_clk_mux/U1/B1)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_ref_clk_mux_out (308-leaf) (1 macro model) (maxFan=50) (mem=391.3M)

0: ckNode L0_0_INVX8M: loc not Legalized (226733 175904)=>(221400 173020) 4um
Trig. Edge Skew=26[729,755] N308 B5 G2 A37(37.0) L[1,5] C0/3 score=7140 cpu=0:00:12.0 mem=391M 

**** CK_END: TopDown Tree Construction for scan_clk_ref_clk_mux_out (cpu=0:00:12.8, real=0:00:13.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 4

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 5

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=391.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 6

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 7

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 8

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=391.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 9

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 10

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=391.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 11

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 12

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 13

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.


**** CK_START: Update Database (mem=391.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 14

Input_Pin:  (scan_clk_uart_clk_mux/U1/B1)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: TopDown Tree Construction for scan_clk_uart_clk_mux_out (23-leaf) (4 macro model) (maxFan=50) (mem=391.3M)

2: ckNode L0_0_INVX4M: loc not Legalized (51258 188242)=>(40180 184500) 7um
4: ckNode L0_0_INVX4M: loc not Legalized (33219 142332)=>(33620 138580) 2um
Trig. Edge Skew=104[1302,1406] N23 B16 G5 A59(59.3) L[3,7] C0/5 score=10974 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for scan_clk_uart_clk_mux_out (cpu=0:00:00.2, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
16 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (SCAN_CLK)
Output_Net: (SCAN_CLK)   
**** CK_START: TopDown Tree Construction for SCAN_CLK (4-leaf) (4 macro model) (maxFan=50) (mem=391.3M)

6: ckNode L0_0_INVX2M: loc not Legalized (12715 165246)=>(12300 150060) 7um
Trig. Edge Skew=103[1372,1475] N4 B9 G5 A17(16.7) L[3,8] C1/3 score=10852 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for SCAN_CLK (cpu=0:00:00.1, real=0:00:01.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)

****** Clock Tree (Uart_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 271000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 83
Nr.          Rising  Sync Pins  : 91
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 1

Input_Pin:  (rx_div/U19/A0N)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 2

Input_Pin:  (scan_clk_uart_rx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_rx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_rx_clk_mux_out)   
SubTree No: 3

Input_Pin:  (rx_div/U19/B1)
Output_Pin: (rx_div/U19/Y)
Output_Net: (rx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 4

Input_Pin:  (rx_div/clk_reg_reg/CK)
Output_Pin: (rx_div/clk_reg_reg/QN)
Output_Net: (rx_div/n65)   
*** Find 1 Excluded Nodes.
SubTree No: 5

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 6

Input_Pin:  (tx_div/U19/A0N)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 7

Input_Pin:  (scan_clk_uart_tx_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_tx_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_tx_clk_mux_out)   
SubTree No: 8

Input_Pin:  (tx_div/U19/B1)
Output_Pin: (tx_div/U19/Y)
Output_Net: (tx_clk)   
*** Find 1 Excluded Nodes.
SubTree No: 9

Input_Pin:  (tx_div/clk_reg_reg/CK)
Output_Pin: (tx_div/clk_reg_reg/QN)
Output_Net: (tx_div/n16)   
*** Find 1 Excluded Nodes.
SubTree No: 10

Input_Pin:  (scan_clk_uart_clk_mux/U1/A0)
Output_Pin: (scan_clk_uart_clk_mux/U1/Y)
Output_Net: (scan_clk_uart_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (Uart_clk)
Output_Net: (Uart_clk)   
**** CK_START: TopDown Tree Construction for Uart_clk (1-leaf) (1 macro model) (maxFan=50) (mem=391.3M)

Trig. Edge Skew=102[1347,1449] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=2820 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for Uart_clk (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)

****** Clock Tree (Ref_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 324
Nr.          Rising  Sync Pins  : 325
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (clock_gating_cell/dut0/CK)
Output_Pin: (clock_gating_cell/dut0/ECK)
Output_Net: (gated_clk)   
SubTree No: 1

Input_Pin:  (scan_clk_ref_clk_mux/U1/A0)
Output_Pin: (scan_clk_ref_clk_mux/U1/Y)
Output_Net: (scan_clk_ref_clk_mux_out)   
**** CK_START: Macro Models Generation (mem=391.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (Ref_clk)
Output_Net: (Ref_clk)   
**** CK_START: TopDown Tree Construction for Ref_clk (1-leaf) (1 macro model) (maxFan=50) (mem=391.3M)

Trig. Edge Skew=28[768,796] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=1592 cpu=0:00:00.0 mem=391M 

**** CK_END: TopDown Tree Construction for Ref_clk (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)



**** CK_START: Update Database (mem=391.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=391.3M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        97.17 um
  inst (Uart_clk__L1_I0) with max move: (6.15, 57.81) -> (11.48, 149.65)
  mean    (X+Y) =        12.68 um
Total instances moved : 575
*** cpu=0:00:00.0   mem=391.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 391.262M)
Resetting all latency settings from fanout cone of port 'Ref_clk'
Resetting all latency settings from fanout cone of port 'Uart_clk'
Resetting all latency settings from fanout cone of port 'SCAN_CLK'
Resetting all latency settings from fanout cone of pin 'clock_gating_cell/dut0/ECK'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_rx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'scan_clk_uart_tx_clk_mux/U1/A0'
Resetting all latency settings from fanout cone of pin 'clock_gating_cell/dut0/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=391.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 391.266M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): uart_clk_rst_sync/syn_rst_reg_reg[1]/CK 1587.7(ps)
Min trig. edge delay at sink(R): pulse_gen/out_reg/CK 1450.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1450.5~1587.7(ps)      0~100000(ps)        
Fall Phase Delay               : 1501.8~1688.9(ps)      0~100000(ps)        
Trig. Edge Skew                : 137.2(ps)              200(ps)             
Rise Skew                      : 137.2(ps)              
Fall Skew                      : 187.1(ps)              
Max. Rise Buffer Tran.         : 594.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 387(ps)                400(ps)             
Max. Rise Sink Tran.           : 257.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 239.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 17.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 58(ps)                 0(ps)               

view setup1_analysis_view : skew = 137.2ps (required = 200ps)
view setup2_analysis_view : skew = 137.2ps (required = 200ps)
view setup3_analysis_view : skew = 137.2ps (required = 200ps)
view hold1_analysis_view : skew = 85.8ps (required = 200ps)
view hold2_analysis_view : skew = 85.8ps (required = 200ps)
view hold3_analysis_view : skew = 85.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): uart_clk_rst_sync/syn_rst_reg_reg[1]/CK 1564.6(ps)
Min trig. edge delay at sink(R): pulse_gen/out_reg/CK 1427.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1427.2~1564.6(ps)      0~271000(ps)        
Fall Phase Delay               : 1478.4~1645.5(ps)      0~271000(ps)        
Trig. Edge Skew                : 137.4(ps)              200(ps)             
Rise Skew                      : 137.4(ps)              
Fall Skew                      : 167.1(ps)              
Max. Rise Buffer Tran.         : 594.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 387(ps)                400(ps)             
Max. Rise Sink Tran.           : 184.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 90.4(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 80(ps)                 0(ps)               
Min. Fall Sink Tran.           : 63(ps)                 0(ps)               

view setup1_analysis_view : skew = 137.4ps (required = 200ps)
view setup2_analysis_view : skew = 137.4ps (required = 200ps)
view setup3_analysis_view : skew = 137.4ps (required = 200ps)
view hold1_analysis_view : skew = 66.3ps (required = 200ps)
view hold2_analysis_view : skew = 66.3ps (required = 200ps)
view hold3_analysis_view : skew = 66.3ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut4/q2_reg[3]/CK 849.3(ps)
Min trig. edge delay at sink(R): alu/alu_out_reg[7]/CK 815.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 815.9~849.3(ps)        0~10000(ps)         
Fall Phase Delay               : 795.5~913.3(ps)        0~10000(ps)         
Trig. Edge Skew                : 33.4(ps)               200(ps)             
Rise Skew                      : 33.4(ps)               
Fall Skew                      : 117.8(ps)              
Max. Rise Buffer Tran.         : 342.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 184(ps)                400(ps)             
Max. Rise Sink Tran.           : 257.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 239.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 58(ps)                 0(ps)               

view setup1_analysis_view : skew = 33.4ps (required = 200ps)
view setup2_analysis_view : skew = 33.4ps (required = 200ps)
view setup3_analysis_view : skew = 33.4ps (required = 200ps)
view hold1_analysis_view : skew = 62.8ps (required = 200ps)
view hold2_analysis_view : skew = 62.8ps (required = 200ps)
view hold3_analysis_view : skew = 62.8ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.5)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:25:13 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5375 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 221 um.
#Total wire length on LAYER METAL3 = 2780 um.
#Total wire length on LAYER METAL4 = 2368 um.
#Total wire length on LAYER METAL5 = 6 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1137
#Up-Via Summary (total 1137):
#           
#-----------------------
#  Metal 1          439
#  Metal 2          421
#  Metal 3          275
#  Metal 4            2
#-----------------------
#                  1137 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 391.00 (Mb)
#Peak memory = 423.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 87.5% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5365 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 71 um.
#Total wire length on LAYER METAL3 = 2464 um.
#Total wire length on LAYER METAL4 = 2829 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1622
#Up-Via Summary (total 1622):
#           
#-----------------------
#  Metal 1          511
#  Metal 2          503
#  Metal 3          608
#-----------------------
#                  1622 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 391.00 (Mb)
#Peak memory = 423.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 391.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:25:17 2024
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1707.5(ps)
Min trig. edge delay at sink(R): q2_reg/CK 1480.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1480.5~1707.5(ps)      0~100000(ps)        
Fall Phase Delay               : 1507.6~1772.5(ps)      0~100000(ps)        
Trig. Edge Skew                : 227(ps)                200(ps)             
Rise Skew                      : 227(ps)                
Fall Skew                      : 264.9(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 227ps (required = 200ps)
view setup2_analysis_view : skew = 227ps (required = 200ps)
view setup3_analysis_view : skew = 227ps (required = 200ps)
view hold1_analysis_view : skew = 140.3ps (required = 200ps)
view hold2_analysis_view : skew = 140.3ps (required = 200ps)
view hold3_analysis_view : skew = 140.3ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1683.3(ps)
Min trig. edge delay at sink(R): uart_RX/dut3/p_data_reg[4]/CK 1506(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1506~1683.3(ps)        0~271000(ps)        
Fall Phase Delay               : 1533.6~1728.4(ps)      0~271000(ps)        
Trig. Edge Skew                : 177.3(ps)              200(ps)             
Rise Skew                      : 177.3(ps)              
Fall Skew                      : 194.8(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 193.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 91.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 81.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 63.6(ps)               0(ps)               

view setup1_analysis_view : skew = 177.3ps (required = 200ps)
view setup2_analysis_view : skew = 177.3ps (required = 200ps)
view setup3_analysis_view : skew = 177.3ps (required = 200ps)
view hold1_analysis_view : skew = 62ps (required = 200ps)
view hold2_analysis_view : skew = 62ps (required = 200ps)
view hold3_analysis_view : skew = 62ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut4/q2_reg[3]/CK 919.8(ps)
Min trig. edge delay at sink(R): alu/alu_out_reg[3]/CK 821.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 821.1~919.8(ps)        0~10000(ps)         
Fall Phase Delay               : 800.5~982.7(ps)        0~10000(ps)         
Trig. Edge Skew                : 98.7(ps)               200(ps)             
Rise Skew                      : 98.7(ps)               
Fall Skew                      : 182.2(ps)              
Max. Rise Buffer Tran.         : 342.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 184(ps)                400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 98.7ps (required = 200ps)
view setup2_analysis_view : skew = 98.7ps (required = 200ps)
view setup3_analysis_view : skew = 98.7ps (required = 200ps)
view hold1_analysis_view : skew = 124.1ps (required = 200ps)
view hold2_analysis_view : skew = 124.1ps (required = 200ps)
view hold3_analysis_view : skew = 124.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'SCAN_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'SCAN_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Uart_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Uart_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'setup3_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold2_analysis_view' in clock tree 'Ref_clk' is redundant
View 'hold3_analysis_view' in clock tree 'Ref_clk' is redundant
Selecting the worst MMMC view of clock tree 'SCAN_CLK' ...
Optimizing clock tree 'SCAN_CLK' in 'setup1_analysis_view' view ...

Calculating clk-route-only downstream delay for clock tree 'SCAN_CLK' ...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree SCAN_CLK has reconvergent cell(s).
Resized (INVX4M->CLKINVX4M): scan_clk_uart_clk_mux_out__L2_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=391.3M) ***
Selecting the worst MMMC view of clock tree 'Uart_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=391.3M) ***
Selecting the worst MMMC view of clock tree 'Ref_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=391.3M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=391.3M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 391.266M)

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:25:17 2024
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#4 routed nets are extracted.
#    1 (0.04%) extracted nets are partially routed.
#45 routed nets are imported.
#2382 (95.93%) nets are without wires.
#52 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2483.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5365 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 71 um.
#Total wire length on LAYER METAL3 = 2464 um.
#Total wire length on LAYER METAL4 = 2829 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1622
#Up-Via Summary (total 1622):
#           
#-----------------------
#  Metal 1          511
#  Metal 2          503
#  Metal 3          608
#-----------------------
#                  1622 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 391.00 (Mb)
#Peak memory = 423.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 25.0% of the total area was rechecked for DRC, and 4.2% required routing.
#1.2% of the total area is being checked for drcs
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5366 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 71 um.
#Total wire length on LAYER METAL3 = 2463 um.
#Total wire length on LAYER METAL4 = 2830 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1622
#Up-Via Summary (total 1622):
#           
#-----------------------
#  Metal 1          511
#  Metal 2          503
#  Metal 3          608
#-----------------------
#                  1622 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#Total wire length = 5366 um.
#Total half perimeter of net bounding box = 3306 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 71 um.
#Total wire length on LAYER METAL3 = 2463 um.
#Total wire length on LAYER METAL4 = 2830 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1622
#Up-Via Summary (total 1622):
#           
#-----------------------
#  Metal 1          511
#  Metal 2          503
#  Metal 3          608
#-----------------------
#                  1622 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 423.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 423.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:25:17 2024
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:00.3 mem=401.3M) ***
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1701.6(ps)
Min trig. edge delay at sink(R): q2_reg/CK 1480.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1480.5~1701.6(ps)      0~100000(ps)        
Fall Phase Delay               : 1507.6~1771.3(ps)      0~100000(ps)        
Trig. Edge Skew                : 221.1(ps)              200(ps)             
Rise Skew                      : 221.1(ps)              
Fall Skew                      : 263.7(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 221.1ps (required = 200ps)
view setup2_analysis_view : skew = 221.1ps (required = 200ps)
view setup3_analysis_view : skew = 221.1ps (required = 200ps)
view hold1_analysis_view : skew = 140.3ps (required = 200ps)
view hold2_analysis_view : skew = 140.3ps (required = 200ps)
view hold3_analysis_view : skew = 140.3ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1677.4(ps)
Min trig. edge delay at sink(R): uart_RX/dut3/p_data_reg[4]/CK 1504.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1504.4~1677.4(ps)      0~271000(ps)        
Fall Phase Delay               : 1533.6~1727.1(ps)      0~271000(ps)        
Trig. Edge Skew                : 173(ps)                200(ps)             
Rise Skew                      : 173(ps)                
Fall Skew                      : 193.5(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 193.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 91.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 81.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 63.6(ps)               0(ps)               

view setup1_analysis_view : skew = 173ps (required = 200ps)
view setup2_analysis_view : skew = 173ps (required = 200ps)
view setup3_analysis_view : skew = 173ps (required = 200ps)
view hold1_analysis_view : skew = 59.6ps (required = 200ps)
view hold2_analysis_view : skew = 59.6ps (required = 200ps)
view hold3_analysis_view : skew = 59.6ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut4/q2_reg[3]/CK 919.8(ps)
Min trig. edge delay at sink(R): alu/alu_out_reg[3]/CK 821.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 821.1~919.8(ps)        0~10000(ps)         
Fall Phase Delay               : 800.5~982.7(ps)        0~10000(ps)         
Trig. Edge Skew                : 98.7(ps)               200(ps)             
Rise Skew                      : 98.7(ps)               
Fall Skew                      : 182.2(ps)              
Max. Rise Buffer Tran.         : 342.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 184(ps)                400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 98.7ps (required = 200ps)
view setup2_analysis_view : skew = 98.7ps (required = 200ps)
view setup3_analysis_view : skew = 98.7ps (required = 200ps)
view hold1_analysis_view : skew = 124.1ps (required = 200ps)
view hold2_analysis_view : skew = 124.1ps (required = 200ps)
view hold3_analysis_view : skew = 124.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'setup1_analysis_view' ...
The clock tree SCAN_CLK has crossover cell(s).
The clock tree Uart_clk has crossover cell(s).
The clock tree Ref_clk has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock SCAN_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 407
Nr. of Buffer                  : 33
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1701.6(ps)
Min trig. edge delay at sink(R): q2_reg/CK 1480.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1480.5~1701.6(ps)      0~100000(ps)        
Fall Phase Delay               : 1507.6~1771.3(ps)      0~100000(ps)        
Trig. Edge Skew                : 221.1(ps)              200(ps)             
Rise Skew                      : 221.1(ps)              
Fall Skew                      : 263.7(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 221.1ps (required = 200ps)
view setup2_analysis_view : skew = 221.1ps (required = 200ps)
view setup3_analysis_view : skew = 221.1ps (required = 200ps)
view hold1_analysis_view : skew = 140.3ps (required = 200ps)
view hold2_analysis_view : skew = 140.3ps (required = 200ps)
view hold3_analysis_view : skew = 140.3ps (required = 200ps)


Clock SCAN_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Uart_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock Uart_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 83
Nr. of Buffer                  : 20
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_tx/uut1/counter_reg[0]/CK 1677.4(ps)
Min trig. edge delay at sink(R): uart_RX/dut3/p_data_reg[4]/CK 1504.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1504.4~1677.4(ps)      0~271000(ps)        
Fall Phase Delay               : 1533.6~1727.1(ps)      0~271000(ps)        
Trig. Edge Skew                : 173(ps)                200(ps)             
Rise Skew                      : 173(ps)                
Fall Skew                      : 193.5(ps)              
Max. Rise Buffer Tran.         : 592.4(ps)              400(ps)             
Max. Fall Buffer Tran.         : 385.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 193.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 91.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 81.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 63.6(ps)               0(ps)               

view setup1_analysis_view : skew = 173ps (required = 200ps)
view setup2_analysis_view : skew = 173ps (required = 200ps)
view setup3_analysis_view : skew = 173ps (required = 200ps)
view hold1_analysis_view : skew = 59.6ps (required = 200ps)
view hold2_analysis_view : skew = 59.6ps (required = 200ps)
view hold3_analysis_view : skew = 59.6ps (required = 200ps)


Clock Uart_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree Ref_clk has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock Ref_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 324
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): async_fifo/dut4/q2_reg[3]/CK 919.8(ps)
Min trig. edge delay at sink(R): alu/alu_out_reg[3]/CK 821.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 821.1~919.8(ps)        0~10000(ps)         
Fall Phase Delay               : 800.5~982.7(ps)        0~10000(ps)         
Trig. Edge Skew                : 98.7(ps)               200(ps)             
Rise Skew                      : 98.7(ps)               
Fall Skew                      : 182.2(ps)              
Max. Rise Buffer Tran.         : 342.3(ps)              400(ps)             
Max. Fall Buffer Tran.         : 184(ps)                400(ps)             
Max. Rise Sink Tran.           : 271.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 255.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.7(ps)               0(ps)               

view setup1_analysis_view : skew = 98.7ps (required = 200ps)
view setup2_analysis_view : skew = 98.7ps (required = 200ps)
view setup3_analysis_view : skew = 98.7ps (required = 200ps)
view hold1_analysis_view : skew = 124.1ps (required = 200ps)
view hold2_analysis_view : skew = 124.1ps (required = 200ps)
view hold3_analysis_view : skew = 124.1ps (required = 200ps)


Clock Ref_clk has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide system_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:19.0, real=0:00:19.0, mem=401.3M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=401.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 49
There are 49 nets with 1 extra space.
routingBox: (0 0) (480940 320940)
coreBox:    (12300 12300) (468940 308940)
There are 49 prerouted nets with extraSpace.
Number of multi-gpin terms=408, multi-gpins=851, moved blk term=0/70

Phase 1a route (0:00:00.0 401.3M):
Est net length = 6.633e+04um = 3.836e+04H + 2.796e+04V
Usage: (24.3%H 24.2%V) = (5.480e+04um 6.311e+04um) = (26588 21987)
Obstruct: 49 = 0 (0.0%H) + 49 (0.8%V)
Overflow: 52 = 1 (0.02% H) + 51 (0.81% V)
Number obstruct path=11 reroute=0

There are 49 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 401.3M):
Usage: (24.3%H 24.2%V) = (5.474e+04um 6.312e+04um) = (26558 21990)
Overflow: 49 = 0 (0.00% H) + 49 (0.78% V)

Phase 1c route (0:00:00.0 401.3M):
Usage: (24.2%H 24.2%V) = (5.465e+04um 6.308e+04um) = (26518 21978)
Overflow: 49 = 0 (0.00% H) + 49 (0.77% V)

Phase 1d route (0:00:00.0 401.3M):
Usage: (24.2%H 24.2%V) = (5.465e+04um 6.308e+04um) = (26518 21978)
Overflow: 49 = 0 (0.00% H) + 49 (0.77% V)

Phase 1e route (0:00:00.0 401.3M):
Usage: (24.3%H 24.2%V) = (5.469e+04um 6.311e+04um) = (26537 21987)
Overflow: 28 = 0 (0.00% H) + 28 (0.44% V)

Phase 1f route (0:00:00.0 401.3M):
Usage: (24.3%H 24.2%V) = (5.474e+04um 6.313e+04um) = (26559 21995)
Overflow: 14 = 0 (0.00% H) + 14 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	11	 0.18%
--------------------------------------
  0:	0	 0.00%	86	 1.37%
  1:	2	 0.03%	58	 0.92%
  2:	3	 0.05%	45	 0.72%
  3:	12	 0.19%	43	 0.69%
  4:	40	 0.63%	43	 0.69%
  5:	45	 0.71%	79	 1.26%
  6:	80	 1.26%	117	 1.86%
  7:	123	 1.94%	193	 3.08%
  8:	222	 3.51%	360	 5.74%
  9:	267	 4.22%	590	 9.40%
 10:	384	 6.07%	716	11.41%
 11:	549	 8.68%	827	13.18%
 12:	712	11.26%	998	15.90%
 13:	855	13.52%	776	12.36%
 14:	912	14.42%	580	 9.24%
 15:	837	13.23%	710	11.31%
 16:	705	11.15%	14	 0.22%
 17:	302	 4.77%	8	 0.13%
 18:	160	 2.53%	14	 0.22%
 20:	115	 1.82%	6	 0.10%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 401.270M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 401.3M):
There are 49 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (25.2%H 25.1%V) = (5.683e+04um 6.556e+04um) = (27571 22842)
Overflow: 55 = 0 (0.00% H) + 55 (0.88% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.06%
 -2:	0	 0.00%	13	 0.21%
 -1:	0	 0.00%	30	 0.48%
--------------------------------------
  0:	1	 0.02%	62	 0.99%
  1:	8	 0.13%	53	 0.84%
  2:	7	 0.11%	46	 0.73%
  3:	32	 0.51%	52	 0.83%
  4:	44	 0.70%	59	 0.94%
  5:	50	 0.79%	94	 1.50%
  6:	98	 1.55%	150	 2.39%
  7:	149	 2.36%	217	 3.46%
  8:	227	 3.59%	399	 6.36%
  9:	264	 4.17%	573	 9.13%
 10:	407	 6.43%	657	10.47%
 11:	561	 8.87%	803	12.79%
 12:	706	11.16%	986	15.71%
 13:	824	13.03%	770	12.27%
 14:	906	14.32%	556	 8.86%
 15:	802	12.68%	709	11.30%
 16:	679	10.74%	16	 0.25%
 17:	288	 4.55%	7	 0.11%
 18:	157	 2.48%	14	 0.22%
 19:	0	 0.00%	1	 0.02%
 20:	115	 1.82%	5	 0.08%



*** Completed Phase 1 route (0:00:00.1 401.3M) ***


Total length: 7.572e+04um, number of vias: 21374
M1(H) length: 3.728e+00um, number of vias: 9520
M2(V) length: 2.292e+04um, number of vias: 8792
M3(H) length: 3.314e+04um, number of vias: 2275
M4(V) length: 1.162e+04um, number of vias: 705
M5(H) length: 7.326e+03um, number of vias: 58
M6(V) length: 3.624e+02um, number of vias: 24
M7(H) length: 3.514e+02um
*** Completed Phase 2 route (0:00:00.0 401.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=401.3M) ***
Peak Memory Usage was 401.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=401.3M) ***

Default RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 401.270M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.421  | -0.421  |  7.348  | 76.950  |   N/A   |  7.095  |
|           TNS (ns):| -0.421  | -0.421  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.258%
Routing Overflow: 0.00% H and 0.88% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.04 sec
Total Real time: 1.0 sec
Total Memory Usage: 401.269531 Mbytes
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 401.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 43.1M)

<CMD> refinePlace -preserveRouting
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=425.9M  mem(used)=0.0M***
Total net length = 6.123e+04 (3.591e+04 2.532e+04) (ext = 2.661e+03)
default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> setNanoRouteMode -droutePostRouteSwapVia true
#WARNING (NRIF-64) When droutePostRouteSwapVia is NOT set to 'false' or 'none', the tool just does post route via optimization and it will NOT do normal routing.
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:25:57 2024
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     48(4.73%)      4(0.39%)      1(0.10%)      2(0.20%)   (5.42%)
#   Metal 3      4(0.39%)      1(0.10%)      0(0.00%)      0(0.00%)   (0.49%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     52(0.83%)      5(0.08%)      1(0.02%)      2(0.03%)   (0.95%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 82658 um.
#Total half perimeter of net bounding box = 62828 um.
#Total wire length on LAYER METAL1 = 1533 um.
#Total wire length on LAYER METAL2 = 22777 um.
#Total wire length on LAYER METAL3 = 30750 um.
#Total wire length on LAYER METAL4 = 15606 um.
#Total wire length on LAYER METAL5 = 9053 um.
#Total wire length on LAYER METAL6 = 2085 um.
#Total wire length on LAYER METAL7 = 855 um.
#Total number of vias = 16092
#Up-Via Summary (total 16092):
#           
#-----------------------
#  Metal 1         7368
#  Metal 2         5813
#  Metal 3         2002
#  Metal 4          707
#  Metal 5          156
#  Metal 6           46
#-----------------------
#                 16092 
#
#Max overcon = 12 tracks.
#Total overcon = 0.95%.
#Worst layer Gcell overcon rate = 5.42%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 425.00 (Mb)
#Peak memory = 425.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 25
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 425.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#Complete Detail Routing.
#Total wire length = 78415 um.
#Total half perimeter of net bounding box = 62828 um.
#Total wire length on LAYER METAL1 = 1209 um.
#Total wire length on LAYER METAL2 = 20951 um.
#Total wire length on LAYER METAL3 = 32289 um.
#Total wire length on LAYER METAL4 = 13882 um.
#Total wire length on LAYER METAL5 = 8034 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24285
#Up-Via Summary (total 24285):
#           
#-----------------------
#  Metal 1         9473
#  Metal 2        10481
#  Metal 3         3184
#  Metal 4          985
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24285 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#Total wire length = 78415 um.
#Total half perimeter of net bounding box = 62828 um.
#Total wire length on LAYER METAL1 = 1209 um.
#Total wire length on LAYER METAL2 = 20951 um.
#Total wire length on LAYER METAL3 = 32289 um.
#Total wire length on LAYER METAL4 = 13882 um.
#Total wire length on LAYER METAL5 = 8034 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24285
#Up-Via Summary (total 24285):
#           
#-----------------------
#  Metal 1         9473
#  Metal 2        10481
#  Metal 3         3184
#  Metal 4          985
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24285 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 1.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 429.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 25.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 429.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:26:02 2024
#
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 426.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.2  MEM: 32.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Aug 28 22:26:32 2024

Design Name: system_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Aug 28 22:26:32 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 4 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 19 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 36 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 59 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 109 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 132 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 365 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 2 DRC violations (CPU: 0:00:00.1).
*INFO: Found no DRC violations to fix.
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Iteration 1-#1, Found 2 DRC violations (CPU: 0:00:00.2).
*INFO: End DRC Checks. (CPU: 0:00:00.3 MEM: 0.3M).
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM7 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 427.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.3  MEM: 34.5M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Aug 28 22:29:57 2024

Design Name: system_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 160.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,120.10) (0.10,120.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Aug 28 22:29:57 2024
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0072% (CPU Time= 0:00:00.0  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0072% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43811
Nr. Extracted Ground Cap.   : 46242
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.222  | -0.222  |  7.480  | 77.087  |   N/A   |  7.073  |
|           TNS (ns):| -0.222  | -0.222  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.04 sec
Total Real time: 1.0 sec
Total Memory Usage: 426.84375 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2432 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0072% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0072% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43811
Nr. Extracted Ground Cap.   : 46242
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.534  | -0.282  | -0.534  | 20.893  |   N/A   |  0.519  |
|           TNS (ns):| -15.645 | -0.542  | -15.103 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   49    |    2    |   47    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 426.84375 Mbytes
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
Begin checking placement ...
*info: Placed = 1865
*info: Unplaced = 0
Placement Density:100.00%(31408/31408)
**ERROR: (SOCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
Begin checking placement ...
*info: Placed = 1865
*info: Unplaced = 0
Placement Density:100.00%(31408/31408)
**ERROR: (SOCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
<CMD> optDesign -postRoute -hold -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
**WARN: (SOCOPT-3328):	-incr option ignored with -hold option
Begin checking placement ...
*info: Placed = 1865
*info: Unplaced = 0
Placement Density:100.00%(31408/31408)
**ERROR: (SOCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
<CMD> deleteFiller
Deleted 365 physical insts (cell - / prefix FILLER).
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD_INTERNAL> findCoreFillerCells -all
<CMD> deleteFiller -cell FILL16M FILL4M FILLTIEM FILLCAP8M FILLCAP64M
Deleted 0 physical inst  (cell FILL16M / prefix -).
Deleted 0 physical inst  (cell FILL4M / prefix -).
Deleted 0 physical inst  (cell FILLTIEM / prefix -).
Deleted 0 physical inst  (cell FILLCAP8M / prefix -).
Deleted 0 physical inst  (cell FILLCAP64M / prefix -).
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> deleteFiller -cell FILL16M FILL4M FILLTIEM FILLCAP8M FILLCAP64M
Deleted 0 physical inst  (cell FILL16M / prefix -).
Deleted 0 physical inst  (cell FILL4M / prefix -).
Deleted 0 physical inst  (cell FILLTIEM / prefix -).
Deleted 0 physical inst  (cell FILLCAP8M / prefix -).
Deleted 0 physical inst  (cell FILLCAP64M / prefix -).
<CMD_INTERNAL> uiSetTool defineArea ::Rda_Placement::WinPlace::setWindow
<CMD> zoomBox 245.364 163.810 -17.704 -4.591
<CMD> deleteFiller -cell FILL16M FILL4M FILLTIEM FILLCAP8M FILLCAP64M -area
Usage: deleteFiller {-inst <instanceName> | [-cell <fillerCellName
                    ...>] | [-prefix <prefix>]} [-area
                    <x1> <y1> <x2> <y2>] [-deleteFixed
                    {true | false}]

**ERROR: (SOCSYC-194):	Incorrect usage for command 'deleteFiller'.

**ERROR: (SOCSYT-16302):	<CMD> optDesign -postRoute -hold -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
**WARN: (SOCOPT-3328):	-incr option ignored with -hold option
Begin checking placement ...
*info: Placed = 1865
*info: Unplaced = 0
Placement Density:94.26%(31408/33322)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
-holdSdfFile {}                         # string, default=""
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2432 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0072% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0072% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43811
Nr. Extracted Ground Cap.   : 46242
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 426.840M)
*** Started fixing hold violations - preprocessing (totcpu=0:02:34, mem=426.8M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.840M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Using Direct Access RCDB ...
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 426.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.534 ns 
 TNS         : -15.645 ns 
 Viol paths  : 49 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:02:35, mem=426.8M)
Setting analysis mode to setup ...
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -0.222 ns     -0.222 ns  setup1_analysis_view
    7.480 ns      8.544 ns  setup2_analysis_view
    7.480 ns      8.807 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 8.807 ns 
 reg2reg WS  : -0.222 ns 
 reg2reg Viol paths  : 1 
 Worst Slack : -0.222 ns 
 Viol paths  : 1 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:02:36, mem=426.8M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.222  |
|           TNS (ns):| -0.222  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.534  |
|           TNS (ns):| -15.645 |
|    Violating Paths:|   49    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.258%
------------------------------------------------------------
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.6, totcpu=0:02:36, mem=426.8M)
Density before buffering = 0.943 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)
*info:
*info: Hold fixing prefix "FE_PHC" starts with 0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.086 
	TNS: 0.000 
	VP: 0 
	WNS-Term: async_fifo/dut5/q2_reg[3]/D 
View: hold2_analysis_view 
	WNS: 0.024 
	TNS: 0.000 
	VP: 0 
	WNS-Term: tx_div/counter_reg[0]/RN 
View: hold3_analysis_view 
	WNS: 0.013 
	TNS: 0.000 
	VP: 0 
	WNS-Term: rx_div/counter_reg[0]/SI 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: -0.222 
	TNS: -0.222 
	VP: 1 
	WNS-Term:register_file/reg_file_reg[1][3]/Q 
View: setup2_analysis_view 
	WNS: 5.660 
	TNS: 0.000 
	VP: 0 
	WNS-Term:SCAN_RST 
View: setup3_analysis_view 
	WNS: 5.660 
	TNS: 0.000 
	VP: 0 
	WNS-Term:SCAN_RST 
--------------------------------------------------- 
Density after buffering = 0.945 (fixHold)
*info:
*info: A total of 4 net(s) have been evaluated for adding cells
*info:            4 net(s): Added a total of 9 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:            7 cells of type 'DLY4X1M' used
*info:            2 cells of type 'DLY2X1M' used
*info:
*** Finished hold time fix (CPU=0:00:02.1, totcpu=0:02:37, mem=426.8M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=426.8M  mem(used)=0.0M***
Total net length = 6.283e+04 (3.637e+04 2.646e+04) (ext = 2.972e+03)
default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 426.8M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:35:00 2024
#
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2432 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#4 routed nets are extracted.
#    4 (0.16%) extracted nets are partially routed.
#2427 routed nets are imported.
#9 (0.36%) nets are without wires.
#52 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2492.
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 79417 um.
#Total half perimeter of net bounding box = 63828 um.
#Total wire length on LAYER METAL1 = 1209 um.
#Total wire length on LAYER METAL2 = 20956 um.
#Total wire length on LAYER METAL3 = 32450 um.
#Total wire length on LAYER METAL4 = 14380 um.
#Total wire length on LAYER METAL5 = 8372 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24355
#Up-Via Summary (total 24355):
#           
#-----------------------
#  Metal 1         9489
#  Metal 2        10500
#  Metal 3         3205
#  Metal 4          999
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24355 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 41.7% required routing.
#3.2% of the total area is being checked for drcs
#    number of violations = 9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#Complete Detail Routing.
#Total wire length = 79409 um.
#Total half perimeter of net bounding box = 63828 um.
#Total wire length on LAYER METAL1 = 1201 um.
#Total wire length on LAYER METAL2 = 21033 um.
#Total wire length on LAYER METAL3 = 32381 um.
#Total wire length on LAYER METAL4 = 14309 um.
#Total wire length on LAYER METAL5 = 8433 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24360
#Up-Via Summary (total 24360):
#           
#-----------------------
#  Metal 1         9486
#  Metal 2        10496
#  Metal 3         3209
#  Metal 4         1007
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24360 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#Total wire length = 79409 um.
#Total half perimeter of net bounding box = 63828 um.
#Total wire length on LAYER METAL1 = 1201 um.
#Total wire length on LAYER METAL2 = 21033 um.
#Total wire length on LAYER METAL3 = 32381 um.
#Total wire length on LAYER METAL4 = 14309 um.
#Total wire length on LAYER METAL5 = 8433 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24360
#Up-Via Summary (total 24360):
#           
#-----------------------
#  Metal 1         9486
#  Metal 2        10496
#  Metal 3         3209
#  Metal 4         1007
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24360 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:35:01 2024
#
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 426.8M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43956
Nr. Extracted Ground Cap.   : 46394
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 426.840M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 426.8M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.222  | -0.222  |  5.675  | 77.088  |   N/A   |  7.073  |
|           TNS (ns):| -0.222  | -0.222  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  0.061  | 20.894  |   N/A   |  0.519  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.512%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 426.8M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
**WARN: (SOCOPT-3328):	-incr option ignored with -hold option
Begin checking placement ...
*info: Placed = 1874
*info: Unplaced = 0
Placement Density:94.51%(31493/33322)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
-holdSdfFile {}                         # string, default=""
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2441 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43956
Nr. Extracted Ground Cap.   : 46394
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
*** Started fixing hold violations - preprocessing (totcpu=0:02:41, mem=426.8M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.840M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 426.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.005 ns 
 TNS         : -0.005 ns 
 Viol paths  : 1 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:02:41, mem=426.8M)
Setting analysis mode to setup ...
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -0.222 ns     -0.222 ns  setup1_analysis_view
    5.675 ns      8.544 ns  setup2_analysis_view
    5.675 ns      8.807 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 8.807 ns 
 reg2reg WS  : -0.222 ns 
 reg2reg Viol paths  : 1 
 Worst Slack : -0.222 ns 
 Viol paths  : 1 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:02:42, mem=426.8M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.222  |
|           TNS (ns):| -0.222  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.005  |
|           TNS (ns):| -0.005  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.512%
------------------------------------------------------------
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.5, totcpu=0:02:42, mem=426.8M)
Density before buffering = 0.945 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)
*info:
*info: Hold fixing prefix "FE_PHC" starts with 9
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.086 
	TNS: 0.000 
	VP: 0 
	WNS-Term: async_fifo/dut5/q2_reg[3]/D 
View: hold2_analysis_view 
	WNS: 0.061 
	TNS: 0.000 
	VP: 0 
	WNS-Term: tx_div/counter_reg[0]/RN 
View: hold3_analysis_view 
	WNS: 0.019 
	TNS: 0.000 
	VP: 0 
	WNS-Term: rx_div/counter_reg[0]/SI 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: -0.222 
	TNS: -0.222 
	VP: 1 
	WNS-Term:register_file/reg_file_reg[1][3]/Q 
View: setup2_analysis_view 
	WNS: 5.675 
	TNS: 0.000 
	VP: 0 
	WNS-Term:SCAN_RST 
View: setup3_analysis_view 
	WNS: 5.675 
	TNS: 0.000 
	VP: 0 
	WNS-Term:SCAN_RST 
--------------------------------------------------- 
Density after buffering = 0.945 (fixHold)
*info:
*info: A total of 1 net(s) have been evaluated for adding cells
*info:            1 net(s): Added a total of 1 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFX2M' used
*info:
*** Finished hold time fix (CPU=0:00:01.6, totcpu=0:02:42, mem=426.8M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=426.8M  mem(used)=0.0M***
Total net length = 6.287e+04 (3.637e+04 2.650e+04) (ext = 2.973e+03)
default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 426.8M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:35:30 2024
#
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2441 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#1 routed net are extracted.
#    1 (0.04%) extracted nets are partially routed.
#2439 routed nets are imported.
#1 (0.04%) nets are without wires.
#52 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2493.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 79409 um.
#Total half perimeter of net bounding box = 63829 um.
#Total wire length on LAYER METAL1 = 1201 um.
#Total wire length on LAYER METAL2 = 21065 um.
#Total wire length on LAYER METAL3 = 32380 um.
#Total wire length on LAYER METAL4 = 14276 um.
#Total wire length on LAYER METAL5 = 8435 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24362
#Up-Via Summary (total 24362):
#           
#-----------------------
#  Metal 1         9488
#  Metal 2        10496
#  Metal 3         3209
#  Metal 4         1007
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24362 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 4.2% of the total area was rechecked for DRC, and 12.5% required routing.
#0.8% of the total area is being checked for drcs
#    number of violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#Complete Detail Routing.
#Total wire length = 79409 um.
#Total half perimeter of net bounding box = 63829 um.
#Total wire length on LAYER METAL1 = 1199 um.
#Total wire length on LAYER METAL2 = 21046 um.
#Total wire length on LAYER METAL3 = 32393 um.
#Total wire length on LAYER METAL4 = 14292 um.
#Total wire length on LAYER METAL5 = 8427 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24356
#Up-Via Summary (total 24356):
#           
#-----------------------
#  Metal 1         9486
#  Metal 2        10490
#  Metal 3         3209
#  Metal 4         1009
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24356 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#Total wire length = 79409 um.
#Total half perimeter of net bounding box = 63829 um.
#Total wire length on LAYER METAL1 = 1199 um.
#Total wire length on LAYER METAL2 = 21046 um.
#Total wire length on LAYER METAL3 = 32393 um.
#Total wire length on LAYER METAL4 = 14292 um.
#Total wire length on LAYER METAL5 = 8427 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24356
#Up-Via Summary (total 24356):
#           
#-----------------------
#  Metal 1         9486
#  Metal 2        10490
#  Metal 3         3209
#  Metal 4         1009
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24356 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:35:31 2024
#
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 426.8M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43954
Nr. Extracted Ground Cap.   : 46393
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 426.840M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 426.8M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.222  | -0.222  |  5.675  | 77.088  |   N/A   |  7.073  |
|           TNS (ns):| -0.222  | -0.222  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  0.061  | 20.894  |   N/A   |  0.519  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.526%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 426.8M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 1875
*info: Unplaced = 0
Placement Density:94.53%(31498/33322)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2442 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43954
Nr. Extracted Ground Cap.   : 46393
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.840M)...
*** Calculating scaling factor for max libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 426.8M) ***
-holdSdfFile {}                         # string, default=""
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.222  |
|           TNS (ns):| -0.222  |
|    Violating Paths:|    1    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.526%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 426.8M **
*** Timing NOT met, worst failing slack is -0.222
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.222
*** Check timing (0:00:00.0)
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=426.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : on (3 views)
Incr. DC    : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 0%

density before = 94.526%
total 2393 net, 1 ipo_ignored
total 9049 term, 0 ipo_ignored
total 1926 comb inst, 51 fixed, 6 dont_touch, 0 no_footp
total 410 seq inst, 410 fixed, 0 dont_touch, 0 no_footp
total 108 footprint(s)
   2 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  16 footprint(s) with 3 cell(s)
  33 footprint(s) with 4 cell(s)
  21 footprint(s) with 5 cell(s)
   5 footprint(s) with 6 cell(s)
  17 footprint(s) with 7 cell(s)
   5 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   8 footprint(s) with 10+ cell(s)


Estimated WNS = -0.222ns, TNS = -0.222ns (cpu=0:00:00.2 mem=426.8M)

Iter 0 ...

Collected 194 nets for fixing
Evaluate 285(1141) resize, Select 127 cand. (cpu=0:00:02.9 mem=426.8M)

Commit 17 cand, 4 upSize, 8 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=426.8M)

Calc. DC (cpu=0:00:02.9 mem=426.8M) ***

Estimated WNS = 0.036ns, TNS = 0.000ns (cpu=0:00:03.0 mem=426.8M)
*summary:     17 instances changed cell type
density after = 94.442%

*** Finish Post Route Setup Fixing (cpu=0:00:03.0 mem=426.8M) ***

Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.2 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.8M)
Number of Loop : 0
Start delay calculation (mem=426.844M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 426.844M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 426.8M) ***
Info: 49 nets with fixed/cover wires excluded.
Info: 49 clock nets excluded from IPO operation.
Info: 1 net  with bad wire/parasitic excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=426.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : on (3 views)
Incr. DC    : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 0%

density before = 94.442%
total 2393 net, 1 ipo_ignored
total 9049 term, 0 ipo_ignored
total 1926 comb inst, 51 fixed, 6 dont_touch, 0 no_footp
total 410 seq inst, 410 fixed, 0 dont_touch, 0 no_footp
total 108 footprint(s)
   2 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  16 footprint(s) with 3 cell(s)
  33 footprint(s) with 4 cell(s)
  21 footprint(s) with 5 cell(s)
   5 footprint(s) with 6 cell(s)
  17 footprint(s) with 7 cell(s)
   5 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   8 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX10M) :
  CLKBUFX1M BUFX2M CLKBUFX2M CLKBUFX3M(s) BUFX3M
  BUFX4M CLKBUFX4M BUFX5M CLKBUFX6M BUFX6M
  BUFX8M CLKBUFX8M BUFX10M BUFX12M CLKBUFX12M
  BUFX14M CLKBUFX16M BUFX16M BUFX18M BUFX20M
  CLKBUFX20M CLKBUFX24M BUFX24M CLKBUFX32M BUFX32M(s)
  CLKBUFX40M


Estimated WNS = 0.036ns, TNS = 0.000ns (cpu=0:00:00.2 mem=426.8M)
*summary:      0 instances changed cell type
density after = 94.442%

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 mem=426.8M) ***

*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.10 um
  inst (alu/div_30/FE_RC_236_0) with max move: (195.98, 34.85) -> (197.21, 31.98)
  mean    (X+Y) =         0.89 um
Total instances moved : 83
*** cpu=0:00:00.0   mem=426.8M  mem(used)=0.0M***
Total net length = 6.293e+04 (3.646e+04 2.646e+04) (ext = 2.973e+03)
default core: bins with density >  0.75 = 33.3 % ( 16 / 48 )
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=426.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.036  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1233   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.442%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 426.8M **
*** Timing Is met
*** Check timing (0:00:00.1)
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Aug 28 22:35:51 2024
#
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2442 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#WARNING (NRDB-874) Net alu/div_30/FE_RN_274_0 is completely routed, but has dangling wires. NanoRoute will remove these dangling wires.
#203 routed nets are extracted.
#    183 (7.34%) extracted nets are partially routed.
#2238 routed nets are imported.
#52 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2493.
#Number of eco nets is 183
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         391           0        1014    81.36%
#  Metal 2        V         587           0        1014     0.00%
#  Metal 3        H         391           0        1014     0.00%
#  Metal 4        V         587           0        1014     0.00%
#  Metal 5        H         391           0        1014     0.00%
#  Metal 6        V         587           0        1014     0.00%
#  Metal 7        H         195           0        1014     0.00%
#  --------------------------------------------------------------
#  Total                   3129       0.00%        7098    11.62%
#
#  49 nets (1.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      2(0.92%)      0(0.00%)      1(0.46%)      0(0.00%)   (1.38%)
#   Metal 2     38(3.75%)      9(0.89%)      3(0.30%)      7(0.69%)   (5.62%)
#   Metal 3     35(3.45%)     11(1.08%)      3(0.30%)      0(0.00%)   (4.83%)
#   Metal 4      1(0.10%)      2(0.20%)      0(0.00%)      0(0.00%)   (0.30%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     76(1.21%)     22(0.35%)      7(0.11%)      7(0.11%)   (1.78%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total wire length = 79460 um.
#Total half perimeter of net bounding box = 63872 um.
#Total wire length on LAYER METAL1 = 1185 um.
#Total wire length on LAYER METAL2 = 21023 um.
#Total wire length on LAYER METAL3 = 32482 um.
#Total wire length on LAYER METAL4 = 14292 um.
#Total wire length on LAYER METAL5 = 8427 um.
#Total wire length on LAYER METAL6 = 1580 um.
#Total wire length on LAYER METAL7 = 472 um.
#Total number of vias = 24283
#Up-Via Summary (total 24283):
#           
#-----------------------
#  Metal 1         9442
#  Metal 2        10461
#  Metal 3         3209
#  Metal 4         1009
#  Metal 5          136
#  Metal 6           26
#-----------------------
#                 24283 
#
#Max overcon = 9 tracks.
#Total overcon = 1.78%.
#Worst layer Gcell overcon rate = 5.62%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 29.2% of the total area was rechecked for DRC, and 20.8% required routing.
#12.9% of the total area is being checked for drcs
#    number of violations = 41
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 426.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 426.00 (Mb)
#Complete Detail Routing.
#Total wire length = 79396 um.
#Total half perimeter of net bounding box = 63872 um.
#Total wire length on LAYER METAL1 = 1211 um.
#Total wire length on LAYER METAL2 = 20971 um.
#Total wire length on LAYER METAL3 = 32488 um.
#Total wire length on LAYER METAL4 = 14365 um.
#Total wire length on LAYER METAL5 = 8338 um.
#Total wire length on LAYER METAL6 = 1574 um.
#Total wire length on LAYER METAL7 = 449 um.
#Total number of vias = 24261
#Up-Via Summary (total 24261):
#           
#-----------------------
#  Metal 1         9482
#  Metal 2        10444
#  Metal 3         3183
#  Metal 4          994
#  Metal 5          136
#  Metal 6           22
#-----------------------
#                 24261 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.00 (Mb)
#
#Total wire length = 79396 um.
#Total half perimeter of net bounding box = 63872 um.
#Total wire length on LAYER METAL1 = 1211 um.
#Total wire length on LAYER METAL2 = 20971 um.
#Total wire length on LAYER METAL3 = 32488 um.
#Total wire length on LAYER METAL4 = 14365 um.
#Total wire length on LAYER METAL5 = 8338 um.
#Total wire length on LAYER METAL6 = 1574 um.
#Total wire length on LAYER METAL7 = 449 um.
#Total number of vias = 24261
#Up-Via Summary (total 24261):
#           
#-----------------------
#  Metal 1         9482
#  Metal 2        10444
#  Metal 3         3183
#  Metal 4          994
#  Metal 5          136
#  Metal 6           22
#-----------------------
#                 24261 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 426.00 (Mb)
#Peak memory = 458.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Aug 28 22:35:53 2024
#
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 426.8M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43887
Nr. Extracted Ground Cap.   : 46322
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 426.8M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  5.675  | 77.088  |   N/A   |  7.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.442%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 426.8M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2442 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43887
Nr. Extracted Ground Cap.   : 46322
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 426.840M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  5.675  | 77.088  |   N/A   |  7.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 94.442%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.04 sec
Total Real time: 1.0 sec
Total Memory Usage: 426.84375 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix system_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design system_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./system_TOP_WYUnqZ_8239.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 426.8M)
Closing parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d'. 2442 times net's RC data read were performed.
Creating parasitic data file './system_TOP_WYUnqZ_8239.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0071% (CPU Time= 0:00:00.0  MEM= 426.8M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 30.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 40.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 50.0102% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 60.0071% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 80.0061% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 90.0082% (CPU Time= 0:00:00.1  MEM= 426.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 426.8M)
Nr. Extracted Resistors     : 43887
Nr. Extracted Ground Cap.   : 46322
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 426.840M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  0.061  | 20.894  |   N/A   |  0.519  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1233   |  1213   |   418   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 94.442%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.09 sec
Total Real time: 1.0 sec
Total Memory Usage: 426.84375 Mbytes
<CMD_INTERNAL> uiSetTool select

*** Memory Usage v0.144 (Current mem = 426.844M, initial mem = 62.238M) ***
--- Ending "First Encounter" (totcpu=0:02:57, real=0:23:56, mem=426.8M) ---
