<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AMDGPUInstrInfo_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &lt;map&gt;</code><br />
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUInstrInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstrInfo_8h__incl.png" border="0" usemap="#AMDGPUInstrInfo_8h" alt=""/></div>
<map name="AMDGPUInstrInfo_8h" id="AMDGPUInstrInfo_8h">
<area shape="rect" id="node2" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="938,81,1097,108"/>
<area shape="rect" id="node40" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1964,81,2148,108"/>
<area shape="rect" id="node3" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1134,484,1277,511"/>
<area shape="rect" id="node19" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="867,156,1042,197"/>
<area shape="rect" id="node4" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="2105,715,2263,742"/>
<area shape="rect" id="node6" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="830,559,1015,585"/>
<area shape="rect" id="node15" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1638,633,1810,660"/>
<area shape="rect" id="node7" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="830,633,973,660"/>
<area shape="rect" id="node8" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="1506,715,1673,742"/>
<area shape="rect" id="node16" href="SwapByteOrder_8h.html" title="llvm/Support/SwapByteOrder.h" alt="" coords="1831,715,2030,742"/>
<area shape="rect" id="node20" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1371,409,1509,436"/>
<area shape="rect" id="node26" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1255,245,1443,287"/>
<area shape="rect" id="node31" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="837,484,1009,511"/>
<area shape="rect" id="node37" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="526,484,709,511"/>
<area shape="rect" id="node38" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="272,253,416,279"/>
<area shape="rect" id="node21" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="1301,484,1419,511"/>
<area shape="rect" id="node22" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2045,559,2203,585"/>
<area shape="rect" id="node23" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="2609,633,2759,660"/>
<area shape="rect" id="node27" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="1271,335,1427,361"/>
<area shape="rect" id="node28" href="MachineInstr_8h.html" title="llvm/CodeGen/MachineInstr.h" alt="" coords="1451,335,1642,361"/>
<area shape="rect" id="node29" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="2886,633,2994,660"/>
<area shape="rect" id="node30" href="MCInstrDesc_8h.html" title="llvm/MC/MCInstrDesc.h" alt="" coords="784,409,941,436"/>
<area shape="rect" id="node34" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="1718,409,1906,436"/>
<area shape="rect" id="node35" href="DebugLoc_8h.html" title="llvm/Support/DebugLoc.h" alt="" coords="542,409,709,436"/>
<area shape="rect" id="node32" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1474,559,1625,585"/>
<area shape="rect" id="node33" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="1319,708,1481,749"/>
<area shape="rect" id="node41" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="2143,484,2286,511"/>
<area shape="rect" id="node44" href="DFAPacketizer_8h.html" title="llvm/CodeGen/DFAPacketizer.h" alt="" coords="1954,163,2158,190"/>
<area shape="rect" id="node46" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1704,163,1920,190"/>
<area shape="rect" id="node49" href="MCInstrInfo_8h.html" title="llvm/MC/MCInstrInfo.h" alt="" coords="789,335,939,361"/>
<area shape="rect" id="node42" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="1987,633,2146,660"/>
<area shape="rect" id="node47" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="1759,559,1918,585"/>
<area shape="rect" id="node48" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="1577,484,1735,511"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUInstrInfo_8h__dep__incl.png" border="0" usemap="#AMDGPUInstrInfo_8hdep" alt=""/></div>
<map name="AMDGPUInstrInfo_8hdep" id="AMDGPUInstrInfo_8hdep">
<area shape="rect" id="node2" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1467,81,1642,108"/>
<area shape="rect" id="node5" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1360,230,1469,257"/>
<area shape="rect" id="node6" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="23,305,220,332"/>
<area shape="rect" id="node11" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="295,305,473,332"/>
<area shape="rect" id="node21" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2497,156,2647,182"/>
<area shape="rect" id="node27" href="AMDGPUConvertToISA_8cpp.html" title="This pass lowers AMDIL machine instructions to the appropriate hardware instructions. " alt="" coords="1717,81,1901,108"/>
<area shape="rect" id="node28" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="583,81,675,108"/>
<area shape="rect" id="node3" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="1768,156,1899,182"/>
<area shape="rect" id="node8" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="416,380,605,406"/>
<area shape="rect" id="node16" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2420,305,2543,332"/>
<area shape="rect" id="node20" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="2567,305,2713,332"/>
<area shape="rect" id="node22" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="2301,156,2473,182"/>
<area shape="rect" id="node23" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1337,156,1557,182"/>
<area shape="rect" id="node24" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1053,156,1160,182"/>
<area shape="rect" id="node25" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="901,156,1029,182"/>
<area shape="rect" id="node26" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="1581,156,1744,182"/>
<area shape="rect" id="node4" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="1855,230,2022,257"/>
<area shape="rect" id="node12" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="2001,305,2180,332"/>
<area shape="rect" id="node13" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="2204,305,2396,332"/>
<area shape="rect" id="node14" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="1575,305,1761,332"/>
<area shape="rect" id="node15" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="1785,305,1977,332"/>
<area shape="rect" id="node7" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1003,305,1181,332"/>
<area shape="rect" id="node9" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="1381,305,1550,332"/>
<area shape="rect" id="node17" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="1206,305,1357,332"/>
<area shape="rect" id="node18" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="599,305,817,332"/>
<area shape="rect" id="node19" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="841,305,978,332"/>
<area shape="rect" id="node10" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="1374,380,1557,406"/>
<area shape="rect" id="node29" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="198,156,317,182"/>
<area shape="rect" id="node30" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="295,230,428,257"/>
<area shape="rect" id="node31" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="392,156,544,182"/>
<area shape="rect" id="node32" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="568,156,691,182"/>
<area shape="rect" id="node33" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="715,156,877,182"/>
</map>
</div>
</div>
<p><a href="AMDGPUInstrInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab12de263eb2ee622714701bc1946fad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">GET_INSTRINFO_HEADER</a></td></tr>
<tr class="separator:ab12de263eb2ee622714701bc1946fad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433e9e503264e8ca019761dad9d06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a2433e9e503264e8ca019761dad9d06d1">GET_INSTRINFO_ENUM</a></td></tr>
<tr class="separator:a2433e9e503264e8ca019761dad9d06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9e30f7aad9c99b0cb0f63d5a0ceebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#aea9e30f7aad9c99b0cb0f63d5a0ceebd">GET_INSTRINFO_OPERAND_ENUM</a></td></tr>
<tr class="separator:aea9e30f7aad9c99b0cb0f63d5a0ceebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c35c20004ef33d1007b6ccfef91302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>&#160;&#160;&#160;AMDGPU::PRED_SETE_INT</td></tr>
<tr class="separator:af9c35c20004ef33d1007b6ccfef91302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa38b8030839eb22686bcba8482a681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>&#160;&#160;&#160;AMDGPU::PRED_SETNE_INT</td></tr>
<tr class="separator:abaa38b8030839eb22686bcba8482a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79feb6dd9346345d0b14710c5331a551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>&#160;&#160;&#160;AMDGPU::PRED_SETE</td></tr>
<tr class="separator:a79feb6dd9346345d0b14710c5331a551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b57d7c1131a43ded7efc2cdd34d6f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>&#160;&#160;&#160;AMDGPU::PRED_SETNE</td></tr>
<tr class="separator:a8b57d7c1131a43ded7efc2cdd34d6f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f43da6e9d1904877c1eca85afb79510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 63)</td></tr>
<tr class="separator:a7f43da6e9d1904877c1eca85afb79510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17438b3efcbd57fc9a51b0457be9a9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 62)</td></tr>
<tr class="separator:a17438b3efcbd57fc9a51b0457be9a9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a96fc2c48f4966f446aa082e866338c23"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a> (uint16_t Opcode, uint16_t NamedIndex)</td></tr>
<tr class="separator:a96fc2c48f4966f446aa082e866338c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7f43da6e9d1904877c1eca85afb79510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMDGPU_FLAG_REGISTER_LOAD&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 63)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00209">209</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00275">llvm::AMDGPUInstrInfo::isRegisterLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a17438b3efcbd57fc9a51b0457be9a9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AMDGPU_FLAG_REGISTER_STORE&#160;&#160;&#160;(UINT64_C(1) &lt;&lt; 62)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00210">210</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00271">llvm::AMDGPUInstrInfo::isRegisterStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a2433e9e503264e8ca019761dad9d06d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00025">25</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab12de263eb2ee622714701bc1946fad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00024">24</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea9e30f7aad9c99b0cb0f63d5a0ceebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_OPERAND_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00026">26</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b57d7c1131a43ded7efc2cdd34d6f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_NOT_ZERO&#160;&#160;&#160;AMDGPU::PRED_SETNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00032">32</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00967">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="abaa38b8030839eb22686bcba8482a681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_NOT_ZERO_INT&#160;&#160;&#160;AMDGPU::PRED_SETNE_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00030">30</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00127">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00967">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="a79feb6dd9346345d0b14710c5331a551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_ZERO&#160;&#160;&#160;AMDGPU::PRED_SETE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">31</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00967">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="af9c35c20004ef33d1007b6ccfef91302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPCODE_IS_ZERO_INT&#160;&#160;&#160;AMDGPU::PRED_SETE_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">29</a> of file <a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l00967">llvm::R600InstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:32 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
