Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Wed Jun 23 22:13:59 2021
| Host             : DESKTOP-S596RDD running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file conv_simple_power_routed.rpt -pb conv_simple_power_summary_routed.pb -rpx conv_simple_power_routed.rpx
| Design           : conv_simple
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 38.504 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 37.465                           |
| Device Static (W)        | 1.039                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    14.668 |     4382 |       --- |             --- |
|   LUT as Logic          |    11.490 |     2093 |     53200 |            3.93 |
|   CARRY4                |     2.135 |      450 |     13300 |            3.38 |
|   Register              |     0.642 |      978 |    106400 |            0.92 |
|   LUT as Shift Register |     0.394 |       69 |     17400 |            0.40 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       61 |       --- |             --- |
| Signals                 |    12.285 |     3306 |       --- |             --- |
| I/O                     |    10.512 |       42 |       125 |           33.60 |
| Static Power            |     1.039 |          |           |                 |
| Total                   |    38.504 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    27.344 |      27.045 |      0.299 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.953 |       0.853 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     4.937 |       4.936 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| conv_simple                  |    37.465 |
|   CONTROL                    |     0.083 |
|   CONV_SINGLE[0].DLY         |     0.454 |
|   CONV_SINGLE[0].conv_single |     3.885 |
|     PE[0].pe                 |     0.581 |
|     PE[1].pe                 |     0.700 |
|     PE[2].pe                 |     0.878 |
|     PE[3].pe                 |     0.889 |
|     PE[4].pe                 |     0.838 |
|   CONV_SINGLE[1].DLY         |     0.497 |
|   CONV_SINGLE[1].conv_single |     4.120 |
|     PE[0].pe                 |     0.779 |
|     PE[1].pe                 |     0.783 |
|     PE[2].pe                 |     0.773 |
|     PE[3].pe                 |     0.925 |
|     PE[4].pe                 |     0.860 |
|   CONV_SINGLE[2].DLY         |     0.492 |
|   CONV_SINGLE[2].conv_single |     3.790 |
|     PE[0].pe                 |     0.696 |
|     PE[1].pe                 |     0.733 |
|     PE[2].pe                 |     0.759 |
|     PE[3].pe                 |     0.754 |
|     PE[4].pe                 |     0.848 |
|   CONV_SINGLE[3].DLY         |     0.471 |
|   CONV_SINGLE[3].conv_single |     4.005 |
|     PE[0].pe                 |     0.678 |
|     PE[1].pe                 |     0.811 |
|     PE[2].pe                 |     0.756 |
|     PE[3].pe                 |     0.913 |
|     PE[4].pe                 |     0.847 |
|   CONV_SINGLE[4].conv_single |     4.643 |
|     PE[0].pe                 |     0.728 |
|     PE[1].pe                 |     0.868 |
|     PE[2].pe                 |     0.817 |
|     PE[3].pe                 |     0.850 |
|     PE[4].pe                 |     1.379 |
|   DLY_CON                    |     0.020 |
|   PREPROCESSING              |     3.866 |
+------------------------------+-----------+


