// Seed: 190227157
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wire id_3,
    output supply1 id_4
);
  import id_6::*;
  wire id_7;
endmodule
module module_0 (
    input  tri0 id_0,
    input  tri  module_1,
    input  wor  id_2,
    output tri1 id_3
);
  assign id_3 = id_2 ? 1 : 1'b0 !=? 1 ? 1'b0 == 1 : id_0 ? 1 != id_0 : !1;
  uwire id_5;
  assign id_3 = 1'h0 == id_5;
  supply1 id_6;
  wire id_7;
  assign id_6 = id_1;
  module_0(
      id_3, id_0, id_0, id_6, id_3
  );
  wire id_8;
endmodule
