// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    And16(a[0..11]=address, b=true, out[0..8]=LSB, out[9..11]=MSB);
    DMux8Way(in=load, sel=MSB, a=A, b=B, c=C, d=D, e=E, f=F, g=G, h=H);
    RAM512(in=in, load=A, address=LSB, out=a);
    RAM512(in=in, load=B, address=LSB, out=b);
    RAM512(in=in, load=C, address=LSB, out=c);
    RAM512(in=in, load=D, address=LSB, out=d);
    RAM512(in=in, load=E, address=LSB, out=e);
    RAM512(in=in, load=F, address=LSB, out=f);
    RAM512(in=in, load=G, address=LSB, out=g);
    RAM512(in=in, load=H, address=LSB, out=h);
    Mux8Way16(a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h, sel=MSB, out=out);
}
