Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" into library work
Parsing module <CPU>.
Parsing module <PC>.
Parsing module <shifter>.
Parsing module <inde>.
Parsing module <Sign_Ex_Test>.
Parsing module <mux2x1>.
Parsing module <ALU>.
Parsing module <andop>.
Parsing module <orop>.
Parsing module <xorop>.
Parsing module <notop>.
Parsing module <xnorop>.
Parsing module <zero>.
Parsing module <carry_select_adder_subtractor>.
Parsing module <carry_select_adder>.
Parsing module <ripple_carry_adder>.
Parsing module <full_adder>.
Parsing module <multiplexer_2_1>.
Parsing module <multiplexer_4_1>.
Parsing module <multiplexer_8_1>.
Parsing module <reg_file>.
Parsing module <DEMUX_1x16>.
Parsing module <DFF>.
Parsing module <My_NAND>.
Parsing module <MUX16X1>.
Parsing module <MUX16X1_32>.
Parsing module <reg16>.
Parsing module <spblockram_im>.
Parsing module <spblockram_data>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 30: Assignment to out_ireg_inv_assign ignored, since the identifier is never used

Elaborating module <inde>.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 227: Assignment to immLow ignored, since the identifier is never used

Elaborating module <reg16>.
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 98: Size mismatch in connection of port <D>. Formal port size is 16-bit while actual signal size is 4-bit.

Elaborating module <multiplexer_4_1>.
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 100: Size mismatch in connection of port <A3>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <Sign_Ex_Test>.

Elaborating module <ALU>.

Elaborating module <carry_select_adder_subtractor>.

Elaborating module <carry_select_adder>.

Elaborating module <ripple_carry_adder>.

Elaborating module <full_adder>.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 790: Assignment to V0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 791: Assignment to V1_0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 791: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 792: Assignment to V1_1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 792: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 793: Assignment to V2_0 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 793: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 794: Assignment to V2_1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 794: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 795: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 796: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <multiplexer_2_1(WIDTH=1)>.

Elaborating module <multiplexer_2_1(WIDTH=4)>.

Elaborating module <andop>.

Elaborating module <orop>.

Elaborating module <xorop>.

Elaborating module <notop>.

Elaborating module <xnorop>.

Elaborating module <multiplexer_8_1>.

Elaborating module <zero>.
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 696: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 697: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 698: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 699: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 700: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 701: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 702: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 703: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 704: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 705: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 706: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 707: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 708: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 709: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 710: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 711: Actual bit length 32 differs from formal bit length 1

Elaborating module <reg_file>.

Elaborating module <multiplexer_2_1>.

Elaborating module <shifter>.
WARNING:HDLCompiler:91 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 186: Signal <amount> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 190: Signal <amount> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 167: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <spblockram_data>.

Elaborating module <spblockram_im>.
WARNING:HDLCompiler:189 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" Line 125: Size mismatch in connection of port <a>. Formal port size is 6-bit while actual signal size is 16-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <inde>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
WARNING:Xst:647 - Input <out_psr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_mux_which_load<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_mux_which_load<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_mux_which_load<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_mux_mov>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <arith_mux_select0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <arith_mux_select1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_mux_load>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_br_or_jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <select_which_to_shift>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wr_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
	inferred  73 Multiplexer(s).
Unit <inde> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.

Synthesizing Unit <multiplexer_4_1>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
        WIDTH = 16
    Summary:
	inferred   3 Multiplexer(s).
Unit <multiplexer_4_1> synthesized.

Synthesizing Unit <Sign_Ex_Test>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <Sign_Ex_Test> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <carry_select_adder_subtractor>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <carry_select_adder_subtractor> synthesized.

Synthesizing Unit <carry_select_adder>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
INFO:Xst:3210 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" line 790: Output port <V> of the instance <rc_nibble_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" line 791: Output port <V> of the instance <rc_nibble_1_carry_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" line 792: Output port <V> of the instance <rc_nibble_1_carry_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" line 793: Output port <V> of the instance <rc_nibble_2_carry_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v" line 794: Output port <V> of the instance <rc_nibble_2_carry_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <carry_select_adder> synthesized.

Synthesizing Unit <ripple_carry_adder>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <ripple_carry_adder> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <full_adder> synthesized.

Synthesizing Unit <multiplexer_2_1_1>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
        WIDTH = 1
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexer_2_1_1> synthesized.

Synthesizing Unit <multiplexer_2_1_2>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
        WIDTH = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexer_2_1_2> synthesized.

Synthesizing Unit <andop>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <andop> synthesized.

Synthesizing Unit <orop>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <orop> synthesized.

Synthesizing Unit <xorop>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <xorop> synthesized.

Synthesizing Unit <notop>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
	no macro.
Unit <notop> synthesized.

Synthesizing Unit <xnorop>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <xnorop> synthesized.

Synthesizing Unit <multiplexer_8_1>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
        WIDTH = 16
    Summary:
	inferred   7 Multiplexer(s).
Unit <multiplexer_8_1> synthesized.

Synthesizing Unit <zero>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Summary:
Unit <zero> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Found 256-bit register for signal <n0028[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <rd0_data> created at line 982.
    Found 16-bit 16-to-1 multiplexer for signal <rd1_data> created at line 983.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <multiplexer_2_1>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
        WIDTH = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexer_2_1> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
WARNING:Xst:647 - Input <amount_of_shift<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <shifting_value[15]_amount[3]_shift_left_2_OUT> created at line 186
    Found 16-bit shifter logical right for signal <shifting_value[15]_amount[3]_shift_right_3_OUT> created at line 190
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <shifter> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Found 16-bit register for signal <new_count>.
    Found 16-bit subtractor for signal <new_count[15]_bj_value[15]_sub_6_OUT> created at line 158.
    Found 16-bit adder for signal <new_count[15]_bj_value[15]_add_3_OUT> created at line 153.
    Found 16-bit adder for signal <new_count[15]_GND_40_o_add_8_OUT> created at line 167.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <spblockram_data>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
    Found 16x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <spblockram_data> synthesized.

Synthesizing Unit <spblockram_im>.
    Related source file is "D:\BOUN\Repositories\cpu\Data_Cu_Mem\Data_Cu_Mem\CPU.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'RAM', unconnected in block 'spblockram_im', is tied to its initial value.
    Found 64x16-bit single-port Read Only RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <spblockram_im> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x16-bit dual-port RAM                               : 1
 64x16-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 5
 16-bit register                                       : 3
 256-bit register                                      : 1
 4-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 78
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 42
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Q_0> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_1> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_2> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_8> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_9> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_13> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <psr>.

Synthesizing (advanced) Unit <spblockram_data>.
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <spblockram_data> synthesized (advanced).

Synthesizing (advanced) Unit <spblockram_im>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <new_count> prevents it from being combined with the RAM <Mram_RAM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <spblockram_im> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x16-bit dual-port distributed RAM                   : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 308
 Flip-Flops                                            : 308
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 73
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 42
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 128
 1-bit xor2                                            : 128

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU> ...

Optimizing unit <reg16> ...

Optimizing unit <reg_file> ...

Optimizing unit <PC> ...

Optimizing unit <inde> ...

Optimizing unit <ALU> ...

Optimizing unit <carry_select_adder_subtractor> ...

Optimizing unit <carry_select_adder> ...

Optimizing unit <multiplexer_8_1> ...
WARNING:Xst:1710 - FF/Latch <reg_file16/mem_0_116> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_115> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_114> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_113> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_112> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_111> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_110> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_109> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_108> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_107> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_106> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_105> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_104> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_103> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_102> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_101> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_100> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_99> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_98> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_97> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_96> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_95> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_94> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_93> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_92> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_91> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_90> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_89> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_145> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_144> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_143> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_142> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_141> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_140> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_139> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_138> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_137> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_136> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_135> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_134> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_133> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_132> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_131> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_130> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_129> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_128> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_127> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_126> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_125> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_124> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_123> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_122> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_121> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_120> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_119> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_118> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_117> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_59> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_58> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_57> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_56> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_55> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_54> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_53> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_52> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_51> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_50> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_49> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_48> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_47> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_46> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_45> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_44> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_43> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_42> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_41> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_40> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_39> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_38> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_37> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_36> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_35> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_34> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_33> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_32> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_88> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_87> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_86> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_85> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_84> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_83> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_82> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_81> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_80> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_79> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_78> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_77> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_76> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_75> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_74> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_73> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_72> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_71> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_70> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_69> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_68> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_67> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_66> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_65> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_64> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_63> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_62> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_61> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_60> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_231> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_230> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_229> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_228> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_227> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_226> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_225> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_224> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_223> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_222> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_221> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_220> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_219> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_218> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_217> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_216> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_215> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_214> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_213> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_212> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_211> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_210> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_209> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_208> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_207> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_206> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_205> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_204> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_reg/Q_11> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_reg/Q_10> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_reg/Q_9> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_reg/Q_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_reg/Q_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_255> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_254> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_253> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_252> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_251> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_250> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_249> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_248> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_247> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_246> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_245> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_244> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_243> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_242> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_241> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_240> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_239> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_238> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_237> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_236> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_235> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_234> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_233> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_232> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_174> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_173> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_172> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_171> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_170> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_169> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_168> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_167> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_166> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_165> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_164> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_163> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_162> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_161> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_160> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_159> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_158> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_157> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_156> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_155> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_154> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_153> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_152> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_151> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_150> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_149> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_148> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_147> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_146> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_203> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_202> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_201> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_200> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_199> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_198> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_197> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_196> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_195> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_194> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_193> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_192> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_191> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_190> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_189> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_188> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_187> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_186> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_185> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_184> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_183> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_182> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_181> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_180> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_179> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_178> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_177> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_176> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_file16/mem_0_175> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <psr/Q_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <psr/Q_0> of sequential type is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 7.
FlipFlop inst_reg/Q_0 has been replicated 3 time(s)
FlipFlop inst_reg/Q_1 has been replicated 3 time(s)
FlipFlop inst_reg/Q_2 has been replicated 2 time(s)
FlipFlop inst_reg/Q_3 has been replicated 2 time(s)
FlipFlop inst_reg/Q_8 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 526
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 24
#      LUT3                        : 94
#      LUT4                        : 41
#      LUT5                        : 74
#      LUT6                        : 185
#      MUXCY                       : 15
#      MUXF7                       : 56
#      MUXF8                       : 16
#      XORCY                       : 16
# FlipFlops/Latches                : 93
#      FD                          : 4
#      FDCE                        : 32
#      FDR                         : 25
#      FDRE                        : 16
#      LD                          : 10
#      LDC                         : 2
#      LDE_1                       : 3
#      LDP                         : 1
# RAMS                             : 6
#      RAM16X1D                    : 4
#      RAM32M                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  18224     0%  
 Number of Slice LUTs:                  438  out of   9112     4%  
    Number used as Logic:               422  out of   9112     4%  
    Number used as Memory:               16  out of   2176     0%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    453
   Number with an unused Flip Flop:     360  out of    453    79%  
   Number with an unused LUT:            15  out of    453     3%  
   Number of fully used LUT-FF pairs:    78  out of    453    17%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)               | Load  |
-------------------------------------------------------------------+-------------------------------------+-------+
clk                                                                | BUFGP                               | 83    |
dec/op[3]_op_ex[3]_MUX_138_o(dec/Mmux_op[3]_op_ex[3]_MUX_138_o11:O)| NONE(*)(dec/jump)                   | 2     |
dec/op[3]_op_ex[3]_MUX_154_o(dec/Mmux_op[3]_op_ex[3]_MUX_154_o11:O)| NONE(*)(dec/alu_out_1)              | 3     |
dec/op[3]_op[3]_OR_62_o(dec/op[3]_op[3]_OR_62_o1:O)                | NONE(*)(dec/select_mux_which_load_0)| 3     |
dec/op[3]_op_ex[3]_MUX_153_o(dec/Mmux_op[3]_op_ex[3]_MUX_153_o11:O)| NONE(*)(dec/arith_mux_select1)      | 2     |
dec/op[3]_op_ex[3]_MUX_144_o(dec/Mmux_op[3]_op_ex[3]_MUX_144_o11:O)| NONE(*)(dec/wr_en)                  | 1     |
dec/op[3]_op_ex[3]_MUX_151_o(dec/Mmux_op[3]_op_ex[3]_MUX_151_o11:O)| NONE(*)(dec/select_mux_mov)         | 1     |
dec/_n0892(dec/_n08921:O)                                          | NONE(*)(dec/select_br_or_jump)      | 3     |
dec/op[3]_op[3]_AND_64_o(dec/op[3]_op[3]_AND_64_o1:O)              | NONE(*)(dec/select_which_to_shift)  | 1     |
-------------------------------------------------------------------+-------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.658ns (Maximum Frequency: 103.541MHz)
   Minimum input arrival time before clock: 4.721ns
   Maximum output required time after clock: 12.790ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.658ns (frequency: 103.541MHz)
  Total number of paths / destination ports: 18794 / 149
-------------------------------------------------------------------------
Delay:               9.658ns (Levels of Logic = 10)
  Source:            inst_reg/Q_0_2 (FF)
  Destination:       psr/Q_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inst_reg/Q_0_2 to psr/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.117  inst_reg/Q_0_2 (inst_reg/Q_0_2)
     LUT4:I0->O            1   0.254   0.000  reg_file16/Mmux_rd1_data_681 (reg_file16/Mmux_rd1_data_68)
     MUXF7:I0->O           1   0.163   0.000  reg_file16/Mmux_rd1_data_4_f7_7 (reg_file16/Mmux_rd1_data_4_f78)
     MUXF8:I0->O          11   0.144   1.039  reg_file16/Mmux_rd1_data_2_f8_7 (out_rfRsrc_to_arith_mux<2>)
     LUT5:I4->O            9   0.254   1.084  alu/addsub/Mxor_Bx<2>_xo<0>1 (alu/addsub/Bx<2>)
     LUT6:I4->O            2   0.250   0.954  alu/addsub/csa/muxs1/Mmux_X41_SW2 (N37)
     LUT5:I2->O            8   0.235   0.944  alu/addsub/csa/muxs1/Mmux_X41 (alu/addsub/csa/muxs1/Mmux_X41)
     LUT5:I4->O            1   0.254   0.000  alu/muxy/Mmux_X_317 (alu/muxy/Mmux_X_31)
     MUXF7:I1->O           2   0.175   1.002  alu/muxy/Mmux_X_2_f7_0 (out_alu_to_mux<10>)
     LUT6:I2->O            1   0.254   0.682  alu/z/out2_SW0_SW0_SW0 (N132)
     LUT6:I5->O            1   0.254   0.000  alu/z/out3 (Z)
     FDR:D                     0.074          psr/Q_3
    ----------------------------------------
    Total                      9.658ns (2.836ns logic, 6.822ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              4.721ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       psr/Q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst to psr/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O             73   0.255   1.998  psr/reset_inv1_INV_0 (inst_reg/reset_inv)
     FDR:R                     0.459          inst_reg/Q_0
    ----------------------------------------
    Total                      4.721ns (2.042ns logic, 2.679ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/op[3]_op[3]_OR_62_o'
  Total number of paths / destination ports: 80 / 16
-------------------------------------------------------------------------
Offset:              6.662ns (Levels of Logic = 3)
  Source:            dec/select_mux_which_load_0 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      dec/op[3]_op[3]_OR_62_o falling

  Data Path: dec/select_mux_which_load_0 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.581   1.975  dec/select_mux_which_load_0 (dec/select_mux_which_load_0)
     LUT6:I0->O            1   0.254   0.000  which_to_load_wdat_mux/Mmux_X_34 (which_to_load_wdat_mux/Mmux_X_34)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_3 (result_13_OBUF)
     OBUF:I->O                 2.912          result_13_OBUF (result<13>)
    ----------------------------------------
    Total                      6.662ns (3.922ns logic, 2.740ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5916 / 16
-------------------------------------------------------------------------
Offset:              12.224ns (Levels of Logic = 11)
  Source:            inst_reg/Q_0_2 (FF)
  Destination:       result<15> (PAD)
  Source Clock:      clk rising

  Data Path: inst_reg/Q_0_2 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.117  inst_reg/Q_0_2 (inst_reg/Q_0_2)
     LUT4:I0->O            1   0.254   0.000  reg_file16/Mmux_rd1_data_681 (reg_file16/Mmux_rd1_data_68)
     MUXF7:I0->O           1   0.163   0.000  reg_file16/Mmux_rd1_data_4_f7_7 (reg_file16/Mmux_rd1_data_4_f78)
     MUXF8:I0->O          11   0.144   1.039  reg_file16/Mmux_rd1_data_2_f8_7 (out_rfRsrc_to_arith_mux<2>)
     LUT5:I4->O            9   0.254   1.084  alu/addsub/Mxor_Bx<2>_xo<0>1 (alu/addsub/Bx<2>)
     LUT6:I4->O            2   0.250   0.954  alu/addsub/csa/muxs1/Mmux_X41_SW2 (N37)
     LUT5:I2->O            8   0.235   0.944  alu/addsub/csa/muxs1/Mmux_X41 (alu/addsub/csa/muxs1/Mmux_X41)
     LUT6:I5->O            1   0.254   0.000  alu/muxy/Mmux_X_3131 (alu/muxy/Mmux_X_313)
     MUXF7:I1->O           2   0.175   0.726  alu/muxy/Mmux_X_2_f7_12 (out_alu_to_mux<7>)
     LUT6:I5->O            1   0.254   0.000  which_to_load_wdat_mux/Mmux_X_313 (which_to_load_wdat_mux/Mmux_X_313)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_12 (result_7_OBUF)
     OBUF:I->O                 2.912          result_7_OBUF (result<7>)
    ----------------------------------------
    Total                     12.224ns (5.595ns logic, 6.629ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/_n0892'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.290ns (Levels of Logic = 4)
  Source:            dec/select_mux_load (LATCH)
  Destination:       result<12> (PAD)
  Source Clock:      dec/_n0892 rising

  Data Path: dec/select_mux_load to result<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q           16   0.581   1.410  dec/select_mux_load (dec/select_mux_load)
     LUT3:I0->O            1   0.235   0.958  muxload/Mmux_X161 (out_muxload<9>)
     LUT6:I2->O            1   0.254   0.000  which_to_load_wdat_mux/Mmux_X_315 (which_to_load_wdat_mux/Mmux_X_315)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_14 (result_9_OBUF)
     OBUF:I->O                 2.912          result_9_OBUF (result<9>)
    ----------------------------------------
    Total                      7.290ns (4.157ns logic, 3.133ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/op[3]_op_ex[3]_MUX_151_o'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.223ns (Levels of Logic = 4)
  Source:            dec/select_mux_mov (LATCH)
  Destination:       result<6> (PAD)
  Source Clock:      dec/op[3]_op_ex[3]_MUX_151_o falling

  Data Path: dec/select_mux_mov to result<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              16   0.581   1.410  dec/select_mux_mov (dec/select_mux_mov)
     LUT3:I0->O            1   0.235   0.910  mux_mov/Mmux_X131 (out_mov_mux<6>)
     LUT6:I3->O            1   0.235   0.000  which_to_load_wdat_mux/Mmux_X_312 (which_to_load_wdat_mux/Mmux_X_312)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_11 (result_6_OBUF)
     OBUF:I->O                 2.912          result_6_OBUF (result<6>)
    ----------------------------------------
    Total                      7.223ns (4.138ns logic, 3.085ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/op[3]_op[3]_AND_64_o'
  Total number of paths / destination ports: 251 / 16
-------------------------------------------------------------------------
Offset:              11.355ns (Levels of Logic = 7)
  Source:            dec/select_which_to_shift (LATCH)
  Destination:       result<9> (PAD)
  Source Clock:      dec/op[3]_op[3]_AND_64_o falling

  Data Path: dec/select_which_to_shift to result<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              42   0.581   1.915  dec/select_which_to_shift (dec/select_which_to_shift)
     LUT3:I0->O           16   0.235   1.290  mux_which_shift/Mmux_X11_1 (mux_which_shift/Mmux_X11)
     LUT6:I4->O            2   0.250   1.002  Sh411 (Sh41)
     LUT6:I2->O            1   0.254   0.682  shift/Mmux_shifted_result161 (shift/Mmux_shifted_result16)
     LUT5:I4->O            1   0.254   0.790  shift/Mmux_shifted_result162 (out_shifter_to_select_mux_which_load<9>)
     LUT6:I4->O            1   0.250   0.000  which_to_load_wdat_mux/Mmux_X_315 (which_to_load_wdat_mux/Mmux_X_315)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_14 (result_9_OBUF)
     OBUF:I->O                 2.912          result_9_OBUF (result<9>)
    ----------------------------------------
    Total                     11.355ns (4.911ns logic, 6.444ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/op[3]_op_ex[3]_MUX_154_o'
  Total number of paths / destination ports: 345 / 16
-------------------------------------------------------------------------
Offset:              12.248ns (Levels of Logic = 8)
  Source:            dec/alu_out_0 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      dec/op[3]_op_ex[3]_MUX_154_o falling

  Data Path: dec/alu_out_0 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              90   0.581   2.586  dec/alu_out_0 (dec/alu_out_0)
     LUT6:I0->O            1   0.254   0.958  alu/addsub/csa/muxs1/Mmux_X41_SW0_SW2 (N69)
     LUT6:I2->O            2   0.254   1.156  alu/addsub/csa/muxs1/Mmux_X41_SW0 (N19)
     LUT5:I0->O            8   0.254   0.944  alu/addsub/csa/muxs1/Mmux_X41 (alu/addsub/csa/muxs1/Mmux_X41)
     LUT6:I5->O            1   0.254   0.000  alu/muxy/Mmux_X_3131 (alu/muxy/Mmux_X_313)
     MUXF7:I1->O           2   0.175   0.726  alu/muxy/Mmux_X_2_f7_12 (out_alu_to_mux<7>)
     LUT6:I5->O            1   0.254   0.000  which_to_load_wdat_mux/Mmux_X_313 (which_to_load_wdat_mux/Mmux_X_313)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_12 (result_7_OBUF)
     OBUF:I->O                 2.912          result_7_OBUF (result<7>)
    ----------------------------------------
    Total                     12.248ns (5.113ns logic, 7.135ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec/op[3]_op_ex[3]_MUX_153_o'
  Total number of paths / destination ports: 594 / 16
-------------------------------------------------------------------------
Offset:              12.790ns (Levels of Logic = 9)
  Source:            dec/arith_mux_select1 (LATCH)
  Destination:       result<15> (PAD)
  Source Clock:      dec/op[3]_op_ex[3]_MUX_153_o falling

  Data Path: dec/arith_mux_select1 to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              65   0.581   2.045  dec/arith_mux_select1 (dec/arith_mux_select1)
     LUT2:I0->O            4   0.250   1.259  alu/addsub/csa/muxs2/Mmux_X21_SW1_SW0 (N87)
     LUT6:I0->O            3   0.254   0.994  alu/addsub/csa/muxc1/Mmux_X11_SW0 (N24)
     LUT3:I0->O            3   0.235   0.766  alu/addsub/csa/muxs2/Mmux_X21_SW2 (N34)
     LUT6:I5->O            1   0.254   0.910  alu/muxy/Mmux_X_361_SW0 (N145)
     LUT5:I2->O            1   0.235   0.000  alu/muxy/Mmux_X_361 (alu/muxy/Mmux_X_36)
     MUXF7:I1->O           2   0.175   0.726  alu/muxy/Mmux_X_2_f7_5 (out_alu_to_mux<15>)
     LUT6:I5->O            1   0.254   0.000  which_to_load_wdat_mux/Mmux_X_36 (which_to_load_wdat_mux/Mmux_X_36)
     MUXF7:I1->O           3   0.175   0.765  which_to_load_wdat_mux/Mmux_X_2_f7_5 (result_15_OBUF)
     OBUF:I->O                 2.912          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     12.790ns (5.325ns logic, 7.465ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    9.658|         |         |         |
dec/_n0892                  |    4.784|         |         |         |
dec/op[3]_op[3]_AND_64_o    |         |    8.772|         |         |
dec/op[3]_op[3]_OR_62_o     |         |    4.079|         |         |
dec/op[3]_op_ex[3]_MUX_138_o|         |    4.545|         |         |
dec/op[3]_op_ex[3]_MUX_144_o|         |    2.402|         |         |
dec/op[3]_op_ex[3]_MUX_151_o|         |    4.640|         |         |
dec/op[3]_op_ex[3]_MUX_153_o|         |   10.207|         |         |
dec/op[3]_op_ex[3]_MUX_154_o|         |    9.682|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/_n0892
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.731|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op[3]_AND_64_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.322|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op[3]_OR_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.628|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op_ex[3]_MUX_138_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.747|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op_ex[3]_MUX_144_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.747|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op_ex[3]_MUX_151_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.449|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op_ex[3]_MUX_153_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.449|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec/op[3]_op_ex[3]_MUX_154_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.628|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.68 secs
 
--> 

Total memory usage is 295376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  314 (   0 filtered)
Number of infos    :   10 (   0 filtered)

