#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 11 13:19:25 2019
# Process ID: 13424
# Current directory: E:/FPGA/SRM_FPGA/sw_control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7560 E:\FPGA\SRM_FPGA\sw_control\sw_control.xpr
# Log file: E:/FPGA/SRM_FPGA/sw_control/vivado.log
# Journal file: E:/FPGA/SRM_FPGA/sw_control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/SRM_FPGA/sw_control/sw_control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 854.703 ; gain = 2.410
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 13:20:34 2019...
