#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Oct 25 12:15:08 2017
# Process ID: 8320
# Log file: C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.runs/impl_1/mp3player.vdi
# Journal file: C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mp3player.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.srcs/constrs_1/new/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 491.922 ; gain = 1.887
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1104e5a9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 978.398 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1d26a327a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 978.398 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 340 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 19ed74b45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 978.398 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19ed74b45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 978.398 ; gain = 0.000
Implement Debug Cores | Checksum: 17fe321d5
Logic Optimization | Checksum: 17fe321d5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 132 newly gated: 0 Total Ports: 176
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1c5384917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1030.941 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c5384917

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.941 ; gain = 52.543
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1030.941 ; gain = 542.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1030.941 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.runs/impl_1/mp3player_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[0] (net: lecteur/Iwav_rom/ADDRARDADDR[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[11] (net: lecteur/Iwav_rom/ADDRARDADDR[11]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[15] (net: lecteur/Iwav_rom/ADDRARDADDR[15]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[8] (net: lecteur/Iwav_rom/ADDRARDADDR[8]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[11] (net: lecteur/Iwav_rom/ADDRARDADDR[11]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[15] (net: lecteur/Iwav_rom/ADDRARDADDR[15]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[8] (net: lecteur/Iwav_rom/ADDRARDADDR[8]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[0] (net: lecteur/Iwav_rom/ADDRARDADDR[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[11] (net: lecteur/Iwav_rom/Q[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[15] (net: lecteur/Iwav_rom/Q[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[8] (net: lecteur/Iwav_rom/Q[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1408 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1367986ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1030.941 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1030.941 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.941 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 748ae539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1030.941 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 748ae539

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 748ae539

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: ff2fec8a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ca23feb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1ff12701c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 2.2.1 Place Init Design | Checksum: 2a3f8cc10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 2.2 Build Placer Netlist Model | Checksum: 2a3f8cc10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 2a3f8cc10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 2.3 Constrain Clocks/Macros | Checksum: 2a3f8cc10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 2 Placer Initialization | Checksum: 2a3f8cc10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ce5a8d4a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ce5a8d4a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 194c52592

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1cc5a48f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1cc5a48f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 2381c29fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1a33a251d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1575eb89c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1575eb89c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1575eb89c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1575eb89c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 4.6 Small Shape Detail Placement | Checksum: 1575eb89c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1575eb89c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 4 Detail Placement | Checksum: 1575eb89c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 13e8c142c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 13e8c142c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.168. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 5.2.2 Post Placement Optimization | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 5.2 Post Commit Optimization | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 5.5 Placer Reporting | Checksum: 236b21a6c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2442b194d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2442b194d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
Ending Placer Task | Checksum: 1ba28837c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.867 ; gain = 9.926
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.867 ; gain = 9.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1040.867 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1040.867 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1040.867 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1040.867 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16de782c2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1145.109 ; gain = 104.242

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16de782c2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1147.254 ; gain = 106.387

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16de782c2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1155.391 ; gain = 114.523
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 199babcbb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.184 ; gain = 144.316
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.264  | TNS=0.000  | WHS=-0.118 | THS=-4.271 |

Phase 2 Router Initialization | Checksum: 1dcf8fc4d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.184 ; gain = 144.316

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a633f0c0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15cb2eea6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16f4376b0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
Phase 4 Rip-up And Reroute | Checksum: 16f4376b0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d5e5c856

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d5e5c856

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d5e5c856

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
Phase 5 Delay and Skew Optimization | Checksum: 1d5e5c856

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d64e8f86

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.179  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d64e8f86

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24542 %
  Global Horizontal Routing Utilization  = 0.916169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136325e13

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136325e13

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10c42c991

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.179  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10c42c991

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1271.340 ; gain = 230.473

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1271.340 ; gain = 230.473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1271.340 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hpoupard/Desktop/projet_lecteur_global/projet_lecteur_global.runs/impl_1/mp3player_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[0] (net: lecteur/Iwav_rom/ADDRARDADDR[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[11] (net: lecteur/Iwav_rom/ADDRARDADDR[11]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[15] (net: lecteur/Iwav_rom/ADDRARDADDR[15]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[8] (net: lecteur/Iwav_rom/ADDRARDADDR[8]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_0 has an input control pin lecteur/Iwav_rom/memory_reg_0_0/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[11] (net: lecteur/Iwav_rom/ADDRARDADDR[11]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[15] (net: lecteur/Iwav_rom/ADDRARDADDR[15]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[8] (net: lecteur/Iwav_rom/ADDRARDADDR[8]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_1 has an input control pin lecteur/Iwav_rom/memory_reg_0_1/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[0] (net: lecteur/Iwav_rom/ADDRARDADDR[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[11] (net: lecteur/Iwav_rom/Q[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[15] (net: lecteur/Iwav_rom/Q[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[8] (net: lecteur/Iwav_rom/Q[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_10 has an input control pin lecteur/Iwav_rom/memory_reg_0_10/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_2 has an input control pin lecteur/Iwav_rom/memory_reg_0_2/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__0[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_3 has an input control pin lecteur/Iwav_rom/memory_reg_0_3/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[12] (net: lecteur/Iwav_rom/ADDRARDADDR[12]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[13] (net: lecteur/Iwav_rom/ADDRARDADDR[13]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[14] (net: lecteur/Iwav_rom/ADDRARDADDR[14]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[15] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[15]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[1] (net: lecteur/Iwav_rom/ADDRARDADDR[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[2] (net: lecteur/Iwav_rom/ADDRARDADDR[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[3] (net: lecteur/Iwav_rom/ADDRARDADDR[3]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[4] (net: lecteur/Iwav_rom/ADDRARDADDR[4]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[5] (net: lecteur/Iwav_rom/ADDRARDADDR[5]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[6] (net: lecteur/Iwav_rom/ADDRARDADDR[6]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[7] (net: lecteur/Iwav_rom/ADDRARDADDR[7]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[8] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[1]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[8]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_4 has an input control pin lecteur/Iwav_rom/memory_reg_0_4/ADDRARDADDR[9] (net: lecteur/Iwav_rom/ADDRARDADDR[9]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[0] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[0]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[0]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[10] (net: lecteur/Iwav_rom/ADDRARDADDR[10]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 lecteur/Iwav_rom/memory_reg_0_5 has an input control pin lecteur/Iwav_rom/memory_reg_0_5/ADDRARDADDR[11] (net: lecteur/Iwav_rom/COMPTEUR_reg[15]_rep__1[2]) which is driven by a register (lecteur/Ifull_UART_recv/counter/COMPTEUR_reg[11]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1409 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mp3player.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1514.242 ; gain = 242.902
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file mp3player.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 12:17:14 2017...
