{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 12:02:32 2025 " "Info: Processing started: Fri May 09 12:02:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW1 " "Info: Assuming node \"SW1\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 8 -40 128 24 "SW1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW4 " "Info: Assuming node \"SW4\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 104 -40 128 120 "SW4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW2 " "Info: Assuming node \"SW2\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW3 " "Info: Assuming node \"SW3\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 72 -40 128 88 "SW3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Flags:inst16\|E " "Info: Detected gated clock \"Flags:inst16\|E\" as buffer" {  } { { "Flags.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Flags.bdf" { { 376 648 712 424 "E" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Flags:inst16\|E" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register 7474:C\|9 7474:AB\|10 405.19 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 405.19 MHz between source register \"7474:C\|9\" and destination register \"7474:AB\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.897 ns + Longest register register " "Info: + Longest register to register delay is 1.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:C\|9 1 REG LC_X7_Y5_N8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N8; Fanout = 12; REG Node = '7474:C\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:C|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.340 ns) 0.740 ns A:inst28\|2andF1orF2~0 2 COMB LC_X7_Y5_N0 4 " "Info: 2: + IC(0.400 ns) + CELL(0.340 ns) = 0.740 ns; Loc. = LC_X7_Y5_N0; Fanout = 4; COMB Node = 'A:inst28\|2andF1orF2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { 7474:C|9 A:inst28|2andF1orF2~0 } "NODE_NAME" } } { "A.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/A.bdf" { { -40 600 664 8 "2andF1orF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 0.968 ns Treset:inst\|Y 3 COMB LC_X7_Y5_N1 3 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 0.968 ns; Loc. = LC_X7_Y5_N1; Fanout = 3; COMB Node = 'Treset:inst\|Y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { A:inst28|2andF1orF2~0 Treset:inst|Y } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 328 1320 1384 376 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.368 ns) 1.897 ns 7474:AB\|10 4 REG LC_X7_Y5_N6 8 " "Info: 4: + IC(0.561 ns) + CELL(0.368 ns) = 1.897 ns; Loc. = LC_X7_Y5_N6; Fanout = 8; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.796 ns ( 41.96 % ) " "Info: Total cell delay = 0.796 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 58.04 % ) " "Info: Total interconnect delay = 1.101 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { 7474:C|9 A:inst28|2andF1orF2~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.897 ns" { 7474:C|9 {} A:inst28|2andF1orF2~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.400ns 0.140ns 0.561ns } { 0.000ns 0.340ns 0.088ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.099 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:AB\|10 2 REG LC_X7_Y5_N6 8 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X7_Y5_N6; Fanout = 8; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.099 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:C\|9 2 REG LC_X7_Y5_N8 12 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X7_Y5_N8; Fanout = 12; REG Node = '7474:C\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:C|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:C|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { 7474:C|9 A:inst28|2andF1orF2~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.897 ns" { 7474:C|9 {} A:inst28|2andF1orF2~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.400ns 0.140ns 0.561ns } { 0.000ns 0.340ns 0.088ns 0.368ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:C|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:AB|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW1 " "Info: No valid register-to-register data paths exist for clock \"SW1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW4 " "Info: No valid register-to-register data paths exist for clock \"SW4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW2 " "Info: No valid register-to-register data paths exist for clock \"SW2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW3 " "Info: No valid register-to-register data paths exist for clock \"SW3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:AB\|10 SW2 Clock 9.716 ns register " "Info: tsu for register \"7474:AB\|10\" (data pin = \"SW2\", clock pin = \"Clock\") is 9.716 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.786 ns + Longest pin register " "Info: + Longest pin to register delay is 11.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW2 1 CLK PIN_3 9 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 9; CLK Node = 'SW2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.885 ns) + CELL(0.454 ns) 7.469 ns Treset:inst\|I~0 2 COMB LC_X21_Y10_N6 3 " "Info: 2: + IC(5.885 ns) + CELL(0.454 ns) = 7.469 ns; Loc. = LC_X21_Y10_N6; Fanout = 3; COMB Node = 'Treset:inst\|I~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.339 ns" { SW2 Treset:inst|I~0 } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 240 784 848 288 "I" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.934 ns) + CELL(0.454 ns) 10.857 ns Treset:inst\|Y 3 COMB LC_X7_Y5_N1 3 " "Info: 3: + IC(2.934 ns) + CELL(0.454 ns) = 10.857 ns; Loc. = LC_X7_Y5_N1; Fanout = 3; COMB Node = 'Treset:inst\|Y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.388 ns" { Treset:inst|I~0 Treset:inst|Y } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 328 1320 1384 376 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.368 ns) 11.786 ns 7474:AB\|10 4 REG LC_X7_Y5_N6 8 " "Info: 4: + IC(0.561 ns) + CELL(0.368 ns) = 11.786 ns; Loc. = LC_X7_Y5_N6; Fanout = 8; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 20.41 % ) " "Info: Total cell delay = 2.406 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.380 ns ( 79.59 % ) " "Info: Total interconnect delay = 9.380 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.786 ns" { SW2 Treset:inst|I~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.786 ns" { SW2 {} SW2~out0 {} Treset:inst|I~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.000ns 5.885ns 2.934ns 0.561ns } { 0.000ns 1.130ns 0.454ns 0.454ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.099 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:AB\|10 2 REG LC_X7_Y5_N6 8 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X7_Y5_N6; Fanout = 8; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.786 ns" { SW2 Treset:inst|I~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.786 ns" { SW2 {} SW2~out0 {} Treset:inst|I~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.000ns 5.885ns 2.934ns 0.561ns } { 0.000ns 1.130ns 0.454ns 0.454ns 0.368ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Led3 7474:C\|9 11.032 ns register " "Info: tco from clock \"Clock\" to destination pin \"Led3\" through register \"7474:C\|9\" is 11.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.099 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.547 ns) 2.099 ns 7474:C\|9 2 REG LC_X7_Y5_N8 12 " "Info: 2: + IC(0.422 ns) + CELL(0.547 ns) = 2.099 ns; Loc. = LC_X7_Y5_N8; Fanout = 12; REG Node = '7474:C\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.90 % ) " "Info: Total cell delay = 1.677 ns ( 79.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.422 ns ( 20.10 % ) " "Info: Total interconnect delay = 0.422 ns ( 20.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:C|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.760 ns + Longest register pin " "Info: + Longest register to pin delay is 8.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:C\|9 1 REG LC_X7_Y5_N8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N8; Fanout = 12; REG Node = '7474:C\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:C|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(0.088 ns) 2.760 ns Led3:inst14\|inst2~0 2 COMB LC_X21_Y10_N3 1 " "Info: 2: + IC(2.672 ns) + CELL(0.088 ns) = 2.760 ns; Loc. = LC_X21_Y10_N3; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { 7474:C|9 Led3:inst14|inst2~0 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.454 ns) 4.383 ns Led3:inst14\|inst2~1 3 COMB LC_X25_Y9_N2 1 " "Info: 3: + IC(1.169 ns) + CELL(0.454 ns) = 4.383 ns; Loc. = LC_X25_Y9_N2; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { Led3:inst14|inst2~0 Led3:inst14|inst2~1 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(1.634 ns) 8.760 ns Led3 4 PIN PIN_4 0 " "Info: 4: + IC(2.743 ns) + CELL(1.634 ns) = 8.760 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'Led3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 664 1320 1496 680 "Led3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 24.84 % ) " "Info: Total cell delay = 2.176 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 75.16 % ) " "Info: Total interconnect delay = 6.584 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { 7474:C|9 Led3:inst14|inst2~0 Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { 7474:C|9 {} Led3:inst14|inst2~0 {} Led3:inst14|inst2~1 {} Led3 {} } { 0.000ns 2.672ns 1.169ns 2.743ns } { 0.000ns 0.088ns 0.454ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { Clock 7474:C|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { Clock {} Clock~out0 {} 7474:C|9 {} } { 0.000ns 0.000ns 0.422ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.760 ns" { 7474:C|9 Led3:inst14|inst2~0 Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.760 ns" { 7474:C|9 {} Led3:inst14|inst2~0 {} Led3:inst14|inst2~1 {} Led3 {} } { 0.000ns 2.672ns 1.169ns 2.743ns } { 0.000ns 0.088ns 0.454ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW4 Led3 13.038 ns Longest " "Info: Longest tpd from source pin \"SW4\" to destination pin \"Led3\" is 13.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW4 1 CLK PIN_1 8 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_1; Fanout = 8; CLK Node = 'SW4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW4 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 104 -40 128 120 "SW4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.568 ns) + CELL(0.340 ns) 7.038 ns Led3:inst14\|inst2~0 2 COMB LC_X21_Y10_N3 1 " "Info: 2: + IC(5.568 ns) + CELL(0.340 ns) = 7.038 ns; Loc. = LC_X21_Y10_N3; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW4 Led3:inst14|inst2~0 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.454 ns) 8.661 ns Led3:inst14\|inst2~1 3 COMB LC_X25_Y9_N2 1 " "Info: 3: + IC(1.169 ns) + CELL(0.454 ns) = 8.661 ns; Loc. = LC_X25_Y9_N2; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { Led3:inst14|inst2~0 Led3:inst14|inst2~1 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(1.634 ns) 13.038 ns Led3 4 PIN PIN_4 0 " "Info: 4: + IC(2.743 ns) + CELL(1.634 ns) = 13.038 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'Led3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 664 1320 1496 680 "Led3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.558 ns ( 27.29 % ) " "Info: Total cell delay = 3.558 ns ( 27.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.480 ns ( 72.71 % ) " "Info: Total interconnect delay = 9.480 ns ( 72.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.038 ns" { SW4 Led3:inst14|inst2~0 Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.038 ns" { SW4 {} SW4~out0 {} Led3:inst14|inst2~0 {} Led3:inst14|inst2~1 {} Led3 {} } { 0.000ns 0.000ns 5.568ns 1.169ns 2.743ns } { 0.000ns 1.130ns 0.340ns 0.454ns 1.634ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Flags:inst16\|7474:inst\|10 SW3 SW2 2.456 ns register " "Info: th for register \"Flags:inst16\|7474:inst\|10\" (data pin = \"SW3\", clock pin = \"SW2\") is 2.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 destination 7.957 ns + Longest register " "Info: + Longest clock path from clock \"SW2\" to destination register is 7.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW2 1 CLK PIN_3 9 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_3; Fanout = 9; CLK Node = 'SW2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.340 ns) 3.830 ns Flags:inst16\|E 2 COMB LC_X21_Y10_N7 2 " "Info: 2: + IC(2.360 ns) + CELL(0.340 ns) = 3.830 ns; Loc. = LC_X21_Y10_N7; Fanout = 2; COMB Node = 'Flags:inst16\|E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { SW2 Flags:inst16|E } "NODE_NAME" } } { "Flags.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Flags.bdf" { { 376 648 712 424 "E" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.580 ns) + CELL(0.547 ns) 7.957 ns Flags:inst16\|7474:inst\|10 3 REG LC_X21_Y10_N0 2 " "Info: 3: + IC(3.580 ns) + CELL(0.547 ns) = 7.957 ns; Loc. = LC_X21_Y10_N0; Fanout = 2; REG Node = 'Flags:inst16\|7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.127 ns" { Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 25.35 % ) " "Info: Total cell delay = 2.017 ns ( 25.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.940 ns ( 74.65 % ) " "Info: Total interconnect delay = 5.940 ns ( 74.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { SW2 Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { SW2 {} SW2~out0 {} Flags:inst16|E {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 2.360ns 3.580ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.513 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW3 1 CLK PIN_71 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_71; Fanout = 7; CLK Node = 'SW3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW3 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 72 -40 128 88 "SW3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.145 ns) + CELL(0.238 ns) 5.513 ns Flags:inst16\|7474:inst\|10 2 REG LC_X21_Y10_N0 2 " "Info: 2: + IC(4.145 ns) + CELL(0.238 ns) = 5.513 ns; Loc. = LC_X21_Y10_N0; Fanout = 2; REG Node = 'Flags:inst16\|7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { SW3 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 24.81 % ) " "Info: Total cell delay = 1.368 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.145 ns ( 75.19 % ) " "Info: Total interconnect delay = 4.145 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { SW3 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { SW3 {} SW3~out0 {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 4.145ns } { 0.000ns 1.130ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { SW2 Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { SW2 {} SW2~out0 {} Flags:inst16|E {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 2.360ns 3.580ns } { 0.000ns 1.130ns 0.340ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { SW3 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { SW3 {} SW3~out0 {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 4.145ns } { 0.000ns 1.130ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 12:02:32 2025 " "Info: Processing ended: Fri May 09 12:02:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
