{
   ExpandedHierarchyInLayout: "",
   PinnedPorts: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port rst_in -pg 1 -y 660 -defaultsOSRD
preplace port BTN -pg 1 -y -130 -defaultsOSRD
preplace port UART -pg 1 -y 360 -defaultsOSRD
preplace port DDR3_0 -pg 1 -y 120 -defaultsOSRD
preplace port vs -pg 1 -y 660 -defaultsOSRD
preplace port clk100M_in -pg 1 -y 630 -defaultsOSRD
preplace port hs -pg 1 -y 640 -defaultsOSRD
preplace portBus gout -pg 1 -y 600 -defaultsOSRD
preplace portBus bout -pg 1 -y 620 -defaultsOSRD
preplace portBus rout -pg 1 -y 580 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 5 -y 490 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -y 170 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -y 240 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst vgaSync_0 -pg 1 -lvl 7 -y 610 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 1 -y -130 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -y 480 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -y 370 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 170 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace netloc axi_dma_0_M_AXI 1 5 1 1900
preplace netloc mig_7series_0_mmcm_locked 1 1 7 220J 550 NJ 550 NJ 550 1500J 360 NJ 360 2360J 460 2660
preplace netloc mig_7series_0_DDR3 1 7 1 NJ
preplace netloc mig_7series_0_ui_addn_clk_0 1 6 2 2370 60 2680
preplace netloc vgaSync_0_rout 1 7 1 NJ
preplace netloc microblaze_0_Clk 1 0 8 -60 30 210 60 600 60 1120 530 1510 390 1890 370 2370 470 2690
preplace netloc axi_smc_M00_AXI 1 6 1 2340
preplace netloc vgaSync_0_vs 1 7 1 NJ
preplace netloc vgaSync_0_bout 1 7 1 NJ
preplace netloc fifo_generator_0_m_axis_tlast 1 6 1 2370
preplace netloc fifo_generator_0_m_axis_tdata 1 6 1 2340
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 3 1490 350 NJ 350 NJ
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1100
preplace netloc microblaze_0_M_AXI_DC 1 3 3 NJ 190 NJ 190 N
preplace netloc microblaze_0_ilmb_1 1 3 1 1110
preplace netloc vgaSync_0_gout 1 7 1 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 5 1 1880
preplace netloc rst_mig_7series_0_100M_interconnect_aresetn 1 2 2 NJ 360 1110
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 0 7 -50 440 N 440 590J 380 1130 540 1530 400 1870 130 2330
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 2 2 590J 70 1130
preplace netloc sys_clk_i_0_1 1 0 7 -90J 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2360J
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1490
preplace netloc microblaze_0_M_AXI_IC 1 3 3 1130J 200 NJ 200 1900
preplace netloc vgaSync_0_wready 1 6 2 2340J 720 2660
preplace netloc axi_gpio_0_GPIO 1 1 7 210J -130 NJ -130 NJ -130 NJ -130 NJ -130 NJ -130 NJ
preplace netloc axi_uartlite_0_UART 1 7 1 NJ
preplace netloc vgaSync_0_hs 1 7 1 NJ
preplace netloc rst_mig_7series_0_100M_mb_reset 1 2 1 600
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 7 210J 560 NJ 560 NJ 560 1520J 380 NJ 380 2350J 450 2670
preplace netloc sys_rst_0_1 1 0 7 -80J 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2350J
preplace netloc microblaze_0_axi_periph_M02_AXI 1 0 5 -70 520 NJ 520 NJ 520 NJ 520 1480
preplace netloc microblaze_0_dlmb_1 1 3 1 1100
preplace netloc axi_dma_0_M_AXIS_MM2S 1 5 1 1900
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc mdm_1_debug_sys_rst 1 1 2 220 100 580
preplace netloc fifo_generator_0_m_axis_tvalid 1 6 1 2360
levelinfo -pg 1 -110 80 410 860 1330 1700 2140 2530 2710 -top -210 -bot 840
",
}
{
   da_axi4_cnt: "6",
   da_clkrst_cnt: "2",
   da_mb_cnt: "1",
}
