<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5036" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5036{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5036{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5036{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5036{left:87px;bottom:1089px;letter-spacing:0.09px;}
#t5_5036{left:296px;bottom:1089px;letter-spacing:0.1px;}
#t6_5036{left:87px;bottom:1076px;letter-spacing:0.1px;}
#t7_5036{left:205px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.09px;}
#t8_5036{left:87px;bottom:1062px;letter-spacing:0.09px;}
#t9_5036{left:302px;bottom:1062px;letter-spacing:0.1px;}
#ta_5036{left:87px;bottom:1048px;letter-spacing:0.09px;}
#tb_5036{left:162px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.1px;}
#tc_5036{left:87px;bottom:1034px;letter-spacing:0.09px;}
#td_5036{left:192px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#te_5036{left:87px;bottom:1021px;letter-spacing:0.1px;}
#tf_5036{left:168px;bottom:1021px;letter-spacing:0.09px;}
#tg_5036{left:87px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.04px;}
#th_5036{left:220px;bottom:1007px;letter-spacing:0.1px;}
#ti_5036{left:69px;bottom:993px;letter-spacing:0.09px;}
#tj_5036{left:215px;bottom:993px;letter-spacing:0.1px;word-spacing:0.01px;}
#tk_5036{left:69px;bottom:979px;letter-spacing:0.1px;word-spacing:0.01px;}
#tl_5036{left:142px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tm_5036{left:87px;bottom:966px;letter-spacing:0.09px;}
#tn_5036{left:158px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#to_5036{left:87px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_5036{left:154px;bottom:952px;letter-spacing:0.09px;}
#tq_5036{left:87px;bottom:938px;letter-spacing:0.07px;}
#tr_5036{left:109px;bottom:938px;letter-spacing:0.1px;}
#ts_5036{left:87px;bottom:924px;letter-spacing:0.08px;}
#tt_5036{left:225px;bottom:924px;letter-spacing:0.1px;word-spacing:0.01px;}
#tu_5036{left:87px;bottom:911px;letter-spacing:0.09px;}
#tv_5036{left:124px;bottom:911px;letter-spacing:0.1px;}
#tw_5036{left:69px;bottom:897px;letter-spacing:0.09px;}
#tx_5036{left:266px;bottom:897px;letter-spacing:0.1px;word-spacing:0.01px;}
#ty_5036{left:69px;bottom:883px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tz_5036{left:87px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t10_5036{left:153px;bottom:869px;letter-spacing:0.1px;}
#t11_5036{left:69px;bottom:856px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t12_5036{left:87px;bottom:842px;letter-spacing:0.11px;}
#t13_5036{left:151px;bottom:842px;letter-spacing:0.09px;}
#t14_5036{left:87px;bottom:828px;letter-spacing:0.09px;}
#t15_5036{left:158px;bottom:828px;letter-spacing:0.1px;}
#t16_5036{left:87px;bottom:814px;letter-spacing:0.1px;}
#t17_5036{left:150px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t18_5036{left:87px;bottom:801px;letter-spacing:0.1px;}
#t19_5036{left:183px;bottom:801px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1a_5036{left:87px;bottom:787px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1b_5036{left:292px;bottom:787px;letter-spacing:0.1px;}
#t1c_5036{left:87px;bottom:773px;letter-spacing:0.09px;}
#t1d_5036{left:173px;bottom:773px;letter-spacing:0.1px;}
#t1e_5036{left:69px;bottom:759px;letter-spacing:0.09px;}
#t1f_5036{left:250px;bottom:759px;letter-spacing:0.1px;}
#t1g_5036{left:69px;bottom:746px;letter-spacing:0.1px;}
#t1h_5036{left:252px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1i_5036{left:124px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_5036{left:124px;bottom:718px;letter-spacing:0.09px;word-spacing:-0.75px;}
#t1k_5036{left:124px;bottom:704px;letter-spacing:0.1px;}
#t1l_5036{left:69px;bottom:691px;letter-spacing:0.1px;}
#t1m_5036{left:87px;bottom:677px;letter-spacing:0.1px;}
#t1n_5036{left:174px;bottom:677px;letter-spacing:0.1px;}
#t1o_5036{left:87px;bottom:663px;letter-spacing:0.11px;}
#t1p_5036{left:151px;bottom:663px;letter-spacing:0.1px;}
#t1q_5036{left:87px;bottom:649px;letter-spacing:0.1px;}
#t1r_5036{left:254px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1s_5036{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1t_5036{left:208px;bottom:636px;letter-spacing:0.08px;word-spacing:0.06px;}
#t1u_5036{left:87px;bottom:622px;letter-spacing:0.09px;}
#t1v_5036{left:158px;bottom:622px;letter-spacing:0.09px;}
#t1w_5036{left:87px;bottom:608px;letter-spacing:0.09px;}
#t1x_5036{left:197px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1y_5036{left:87px;bottom:594px;letter-spacing:0.09px;}
#t1z_5036{left:130px;bottom:594px;letter-spacing:0.1px;}
#t20_5036{left:87px;bottom:581px;letter-spacing:0.1px;}
#t21_5036{left:182px;bottom:581px;letter-spacing:0.08px;word-spacing:0.01px;}
#t22_5036{left:87px;bottom:567px;letter-spacing:0.11px;}
#t23_5036{left:149px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t24_5036{left:69px;bottom:553px;letter-spacing:0.1px;}
#t25_5036{left:87px;bottom:539px;letter-spacing:0.1px;}
#t26_5036{left:220px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t27_5036{left:87px;bottom:526px;letter-spacing:0.08px;word-spacing:0.01px;}
#t28_5036{left:142px;bottom:526px;letter-spacing:0.1px;}
#t29_5036{left:87px;bottom:512px;letter-spacing:0.09px;}
#t2a_5036{left:142px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2b_5036{left:69px;bottom:498px;letter-spacing:0.09px;}
#t2c_5036{left:275px;bottom:498px;letter-spacing:0.1px;}
#t2d_5036{left:69px;bottom:484px;letter-spacing:0.11px;}
#t2e_5036{left:109px;bottom:484px;letter-spacing:0.09px;}
#t2f_5036{left:69px;bottom:471px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t2g_5036{left:171px;bottom:471px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2h_5036{left:69px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2i_5036{left:69px;bottom:443px;letter-spacing:0.09px;}
#t2j_5036{left:69px;bottom:429px;letter-spacing:0.09px;}
#t2k_5036{left:126px;bottom:429px;letter-spacing:0.09px;word-spacing:0.04px;}
#t2l_5036{left:69px;bottom:392px;}
#t2m_5036{left:69px;bottom:377px;letter-spacing:0.1px;}
#t2n_5036{left:173px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2o_5036{left:69px;bottom:364px;letter-spacing:0.1px;}
#t2p_5036{left:172px;bottom:364px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2q_5036{left:69px;bottom:350px;letter-spacing:0.1px;}
#t2r_5036{left:87px;bottom:336px;letter-spacing:0.09px;}
#t2s_5036{left:233px;bottom:336px;letter-spacing:0.09px;word-spacing:0.06px;}
#t2t_5036{left:69px;bottom:322px;letter-spacing:0.1px;}
#t2u_5036{left:213px;bottom:322px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2v_5036{left:69px;bottom:309px;letter-spacing:0.1px;}
#t2w_5036{left:87px;bottom:295px;letter-spacing:0.09px;}
#t2x_5036{left:158px;bottom:295px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2y_5036{left:87px;bottom:281px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t2z_5036{left:227px;bottom:281px;letter-spacing:0.09px;word-spacing:0.01px;}
#t30_5036{left:87px;bottom:267px;letter-spacing:0.1px;}
#t31_5036{left:218px;bottom:267px;letter-spacing:0.1px;word-spacing:0.01px;}
#t32_5036{left:87px;bottom:254px;letter-spacing:0.1px;}
#t33_5036{left:226px;bottom:254px;letter-spacing:0.1px;}
#t34_5036{left:69px;bottom:240px;letter-spacing:0.11px;}
#t35_5036{left:183px;bottom:240px;letter-spacing:0.09px;}
#t36_5036{left:69px;bottom:226px;letter-spacing:0.09px;}
#t37_5036{left:264px;bottom:226px;letter-spacing:0.1px;}
#t38_5036{left:69px;bottom:212px;letter-spacing:0.09px;}
#t39_5036{left:125px;bottom:212px;letter-spacing:0.1px;}
#t3a_5036{left:69px;bottom:199px;letter-spacing:0.09px;}
#t3b_5036{left:149px;bottom:199px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3c_5036{left:124px;bottom:185px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3d_5036{left:69px;bottom:171px;letter-spacing:0.1px;}
#t3e_5036{left:215px;bottom:171px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5036{left:69px;bottom:157px;letter-spacing:0.1px;}
#t3g_5036{left:171px;bottom:157px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3h_5036{left:69px;bottom:144px;letter-spacing:0.1px;}
#t3i_5036{left:170px;bottom:144px;letter-spacing:0.09px;word-spacing:0.04px;}
#t3j_5036{left:69px;bottom:130px;letter-spacing:0.11px;}
#t3k_5036{left:87px;bottom:116px;letter-spacing:0.09px;}
#t3l_5036{left:163px;bottom:116px;letter-spacing:0.1px;}
#t3m_5036{left:490px;bottom:1089px;letter-spacing:0.1px;}
#t3n_5036{left:560px;bottom:1089px;letter-spacing:0.1px;}
#t3o_5036{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t3p_5036{left:553px;bottom:1076px;letter-spacing:0.1px;}
#t3q_5036{left:472px;bottom:1062px;letter-spacing:0.1px;}
#t3r_5036{left:490px;bottom:1048px;letter-spacing:0.09px;}
#t3s_5036{left:697px;bottom:1048px;letter-spacing:0.1px;}
#t3t_5036{left:490px;bottom:1034px;letter-spacing:0.09px;}
#t3u_5036{left:613px;bottom:1034px;letter-spacing:0.1px;}
#t3v_5036{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t3w_5036{left:525px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3x_5036{left:490px;bottom:1007px;letter-spacing:0.09px;}
#t3y_5036{left:571px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3z_5036{left:490px;bottom:993px;letter-spacing:0.09px;}
#t40_5036{left:561px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_5036{left:490px;bottom:979px;letter-spacing:0.09px;}
#t42_5036{left:539px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t43_5036{left:490px;bottom:966px;letter-spacing:0.09px;}
#t44_5036{left:628px;bottom:966px;letter-spacing:0.1px;}
#t45_5036{left:490px;bottom:952px;letter-spacing:0.1px;}
#t46_5036{left:641px;bottom:952px;letter-spacing:0.1px;}
#t47_5036{left:490px;bottom:938px;letter-spacing:0.09px;}
#t48_5036{left:635px;bottom:938px;letter-spacing:0.1px;}
#t49_5036{left:490px;bottom:924px;letter-spacing:0.09px;}
#t4a_5036{left:619px;bottom:924px;letter-spacing:0.1px;}
#t4b_5036{left:490px;bottom:911px;letter-spacing:0.09px;}
#t4c_5036{left:588px;bottom:911px;letter-spacing:0.1px;}
#t4d_5036{left:490px;bottom:897px;letter-spacing:0.09px;}
#t4e_5036{left:570px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4f_5036{left:490px;bottom:883px;letter-spacing:0.11px;}
#t4g_5036{left:619px;bottom:883px;letter-spacing:0.09px;word-spacing:0.05px;}
#t4h_5036{left:490px;bottom:869px;letter-spacing:0.09px;}
#t4i_5036{left:658px;bottom:869px;letter-spacing:0.1px;}
#t4j_5036{left:490px;bottom:856px;letter-spacing:0.09px;}
#t4k_5036{left:708px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4l_5036{left:490px;bottom:842px;letter-spacing:0.08px;}
#t4m_5036{left:522px;bottom:842px;letter-spacing:0.1px;}
#t4n_5036{left:490px;bottom:828px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4o_5036{left:508px;bottom:814px;letter-spacing:0.09px;word-spacing:-0.06px;}
#t4p_5036{left:674px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4q_5036{left:490px;bottom:801px;letter-spacing:0.09px;}
#t4r_5036{left:642px;bottom:801px;letter-spacing:0.1px;}
#t4s_5036{left:490px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4t_5036{left:631px;bottom:787px;letter-spacing:0.1px;}
#t4u_5036{left:490px;bottom:773px;letter-spacing:0.09px;}
#t4v_5036{left:681px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4w_5036{left:490px;bottom:759px;letter-spacing:0.1px;}
#t4x_5036{left:587px;bottom:759px;letter-spacing:0.1px;}
#t4y_5036{left:490px;bottom:746px;letter-spacing:0.1px;}
#t4z_5036{left:579px;bottom:746px;letter-spacing:0.1px;}
#t50_5036{left:490px;bottom:732px;letter-spacing:0.1px;}
#t51_5036{left:636px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t52_5036{left:490px;bottom:718px;letter-spacing:0.11px;}
#t53_5036{left:552px;bottom:718px;letter-spacing:0.1px;}
#t54_5036{left:490px;bottom:704px;letter-spacing:0.1px;}
#t55_5036{left:526px;bottom:704px;letter-spacing:0.1px;}
#t56_5036{left:490px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t57_5036{left:634px;bottom:691px;letter-spacing:0.1px;}
#t58_5036{left:490px;bottom:677px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t59_5036{left:612px;bottom:677px;letter-spacing:0.1px;}
#t5a_5036{left:490px;bottom:663px;letter-spacing:0.09px;}
#t5b_5036{left:512px;bottom:663px;letter-spacing:0.1px;}
#t5c_5036{left:490px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5d_5036{left:584px;bottom:649px;letter-spacing:0.09px;}
#t5e_5036{left:490px;bottom:636px;letter-spacing:0.1px;}
#t5f_5036{left:615px;bottom:636px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5g_5036{left:490px;bottom:622px;letter-spacing:0.1px;}
#t5h_5036{left:664px;bottom:622px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t5i_5036{left:490px;bottom:608px;letter-spacing:0.1px;}
#t5j_5036{left:674px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5036{left:490px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t5l_5036{left:670px;bottom:594px;letter-spacing:0.1px;}
#t5m_5036{left:490px;bottom:581px;letter-spacing:0.09px;}
#t5n_5036{left:631px;bottom:581px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5o_5036{left:490px;bottom:567px;letter-spacing:0.09px;}
#t5p_5036{left:591px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5q_5036{left:490px;bottom:553px;letter-spacing:0.09px;}
#t5r_5036{left:605px;bottom:553px;letter-spacing:0.1px;}
#t5s_5036{left:490px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5t_5036{left:508px;bottom:526px;letter-spacing:0.09px;}
#t5u_5036{left:620px;bottom:526px;letter-spacing:0.09px;}
#t5v_5036{left:490px;bottom:512px;letter-spacing:0.1px;}
#t5w_5036{left:573px;bottom:512px;letter-spacing:0.1px;}
#t5x_5036{left:490px;bottom:498px;letter-spacing:0.1px;}
#t5y_5036{left:516px;bottom:498px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5z_5036{left:472px;bottom:461px;}
#t60_5036{left:472px;bottom:446px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t61_5036{left:490px;bottom:432px;letter-spacing:0.08px;word-spacing:0.01px;}
#t62_5036{left:540px;bottom:432px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5036{left:490px;bottom:419px;letter-spacing:0.09px;}
#t64_5036{left:567px;bottom:419px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5036{left:472px;bottom:405px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t66_5036{left:490px;bottom:391px;letter-spacing:0.09px;}
#t67_5036{left:556px;bottom:391px;letter-spacing:0.1px;}
#t68_5036{left:490px;bottom:377px;letter-spacing:0.11px;}
#t69_5036{left:546px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6a_5036{left:472px;bottom:364px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6b_5036{left:490px;bottom:350px;letter-spacing:0.1px;}
#t6c_5036{left:635px;bottom:350px;letter-spacing:0.1px;}
#t6d_5036{left:472px;bottom:336px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6e_5036{left:490px;bottom:322px;letter-spacing:0.08px;}
#t6f_5036{left:538px;bottom:322px;letter-spacing:0.1px;}
#t6g_5036{left:490px;bottom:309px;letter-spacing:0.1px;}
#t6h_5036{left:618px;bottom:309px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6i_5036{left:490px;bottom:295px;letter-spacing:0.1px;}
#t6j_5036{left:544px;bottom:295px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6k_5036{left:490px;bottom:281px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t6l_5036{left:520px;bottom:281px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6m_5036{left:490px;bottom:267px;letter-spacing:0.09px;}
#t6n_5036{left:657px;bottom:267px;letter-spacing:0.1px;}
#t6o_5036{left:490px;bottom:254px;letter-spacing:0.09px;}
#t6p_5036{left:571px;bottom:254px;letter-spacing:0.09px;word-spacing:0.1px;}
#t6q_5036{left:490px;bottom:240px;letter-spacing:0.1px;}
#t6r_5036{left:490px;bottom:226px;letter-spacing:0.09px;}
#t6s_5036{left:548px;bottom:226px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6t_5036{left:490px;bottom:212px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6u_5036{left:536px;bottom:212px;letter-spacing:0.1px;}
#t6v_5036{left:490px;bottom:199px;letter-spacing:0.09px;}
#t6w_5036{left:648px;bottom:199px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6x_5036{left:490px;bottom:185px;letter-spacing:0.1px;}
#t6y_5036{left:611px;bottom:185px;letter-spacing:0.1px;}
#t6z_5036{left:490px;bottom:171px;letter-spacing:0.1px;}
#t70_5036{left:519px;bottom:171px;letter-spacing:0.1px;}
#t71_5036{left:490px;bottom:157px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t72_5036{left:658px;bottom:157px;letter-spacing:0.09px;}
#t73_5036{left:490px;bottom:144px;letter-spacing:0.11px;}
#t74_5036{left:573px;bottom:144px;letter-spacing:0.09px;word-spacing:0.01px;}
#t75_5036{left:490px;bottom:130px;letter-spacing:0.08px;}
#t76_5036{left:595px;bottom:130px;letter-spacing:0.1px;}
#t77_5036{left:490px;bottom:116px;letter-spacing:0.09px;word-spacing:0.01px;}
#t78_5036{left:596px;bottom:116px;letter-spacing:0.1px;}

.s1_5036{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5036{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5036{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5036{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5036" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5036Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5036" style="-webkit-user-select: none;"><object width="935" height="1210" data="5036/5036.svg" type="image/svg+xml" id="pdf5036" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5036" class="t s1_5036">INDEX </span>
<span id="t2_5036" class="t s2_5036">Index-12 </span><span id="t3_5036" class="t s2_5036">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5036" class="t s2_5036">pointers to exception/interrupt handlers</span><span id="t5_5036" class="t s3_5036">, Vol.3-6-12 </span>
<span id="t6_5036" class="t s2_5036">segment descriptors in</span><span id="t7_5036" class="t s3_5036">, Vol.3-3-9 </span>
<span id="t8_5036" class="t s2_5036">selecting with TI flag of segment selector</span><span id="t9_5036" class="t s3_5036">, Vol.3-3-7 </span>
<span id="ta_5036" class="t s2_5036">task switching</span><span id="tb_5036" class="t s3_5036">, Vol.3-8-9 </span>
<span id="tc_5036" class="t s2_5036">task-gate descriptor</span><span id="td_5036" class="t s3_5036">, Vol.3-8-8 </span>
<span id="te_5036" class="t s2_5036">TSS descriptors</span><span id="tf_5036" class="t s3_5036">, Vol.3-8-5 </span>
<span id="tg_5036" class="t s2_5036">use in address translation</span><span id="th_5036" class="t s3_5036">, Vol.3-3-6 </span>
<span id="ti_5036" class="t s2_5036">GDT (global descriptor table)</span><span id="tj_5036" class="t s3_5036">, Vol.2-3-599, Vol.2-3-602 </span>
<span id="tk_5036" class="t s2_5036">GDTR register</span><span id="tl_5036" class="t s3_5036">, Vol.1-3-4, Vol.1-3-6 </span>
<span id="tm_5036" class="t s2_5036">description of</span><span id="tn_5036" class="t s3_5036">, Vol.3-2-3, Vol.3-2-6, Vol.3-2-12, Vol.3-3-15 </span>
<span id="to_5036" class="t s2_5036">IA-32e mode</span><span id="tp_5036" class="t s3_5036">, Vol.3-2-4, Vol.3-2-12 </span>
<span id="tq_5036" class="t s2_5036">limit</span><span id="tr_5036" class="t s3_5036">, Vol.3-5-5 </span>
<span id="ts_5036" class="t s2_5036">loading during initialization</span><span id="tt_5036" class="t s3_5036">, Vol.3-10-10 </span>
<span id="tu_5036" class="t s2_5036">storing</span><span id="tv_5036" class="t s3_5036">, Vol.3-3-15 </span>
<span id="tw_5036" class="t s2_5036">GDTR (global descriptor table register)</span><span id="tx_5036" class="t s3_5036">, Vol.2-3-599, Vol.2-4-617 </span>
<span id="ty_5036" class="t s2_5036">GE (global exact breakpoint enable) flag </span>
<span id="tz_5036" class="t s2_5036">DR7 register</span><span id="t10_5036" class="t s3_5036">, Vol.3-18-5, Vol.3-18-10 </span>
<span id="t11_5036" class="t s2_5036">General purpose registers </span>
<span id="t12_5036" class="t s2_5036">64-bit mode</span><span id="t13_5036" class="t s3_5036">, Vol.1-3-5, Vol.1-3-13 </span>
<span id="t14_5036" class="t s2_5036">description of</span><span id="t15_5036" class="t s3_5036">, Vol.1-3-11 </span>
<span id="t16_5036" class="t s2_5036">overview of</span><span id="t17_5036" class="t s3_5036">, Vol.1-3-2, Vol.1-3-5 </span>
<span id="t18_5036" class="t s2_5036">parameter passing</span><span id="t19_5036" class="t s3_5036">, Vol.1-6-7 </span>
<span id="t1a_5036" class="t s2_5036">part of basic programming environment</span><span id="t1b_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t1c_5036" class="t s2_5036">using REX prefix</span><span id="t1d_5036" class="t s3_5036">, Vol.1-3-13 </span>
<span id="t1e_5036" class="t s2_5036">General-detect exception condition</span><span id="t1f_5036" class="t s3_5036">, Vol.3-18-10 </span>
<span id="t1g_5036" class="t s2_5036">General-protection exception (#GP)</span><span id="t1h_5036" class="t s3_5036">, Vol.3-3-12, Vol.3-5-6, Vol.3-5-7, </span>
<span id="t1i_5036" class="t s3_5036">Vol.3-5-11, Vol.3-5-12, Vol.3-6-9, Vol.3-6-16, Vol.3-6-41, </span>
<span id="t1j_5036" class="t s3_5036">Vol.3-8-5, Vol.3-18-3, Vol.1-23-12, Vol.1-23-21, Vol.1-23-34, </span>
<span id="t1k_5036" class="t s3_5036">Vol.1-23-35 </span>
<span id="t1l_5036" class="t s2_5036">General-purpose instructions </span>
<span id="t1m_5036" class="t s2_5036">64-bit encodings</span><span id="t1n_5036" class="t s3_5036">, Vol.1-B-18 </span>
<span id="t1o_5036" class="t s2_5036">64-bit mode</span><span id="t1p_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t1q_5036" class="t s2_5036">basic programming environment</span><span id="t1r_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t1s_5036" class="t s2_5036">data types operated on</span><span id="t1t_5036" class="t s3_5036">, Vol.1-7-1, Vol.1-7-2 </span>
<span id="t1u_5036" class="t s2_5036">description of</span><span id="t1v_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t1w_5036" class="t s2_5036">non-64-bit encodings</span><span id="t1x_5036" class="t s3_5036">, Vol.1-B-7 </span>
<span id="t1y_5036" class="t s2_5036">origin of</span><span id="t1z_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t20_5036" class="t s2_5036">programming with</span><span id="t21_5036" class="t s3_5036">, Vol.1-7-1 </span>
<span id="t22_5036" class="t s2_5036">summary of</span><span id="t23_5036" class="t s3_5036">, Vol.1-5-5, Vol.1-7-2 </span>
<span id="t24_5036" class="t s2_5036">General-purpose registers </span>
<span id="t25_5036" class="t s2_5036">moving value to and from</span><span id="t26_5036" class="t s3_5036">, Vol.2-4-36 </span>
<span id="t27_5036" class="t s2_5036">popping all</span><span id="t28_5036" class="t s3_5036">, Vol.2-4-397 </span>
<span id="t29_5036" class="t s2_5036">pushing all</span><span id="t2a_5036" class="t s3_5036">, Vol.2-4-519 </span>
<span id="t2b_5036" class="t s2_5036">General-purpose registers, saved in TSS</span><span id="t2c_5036" class="t s3_5036">, Vol.3-8-4 </span>
<span id="t2d_5036" class="t s2_5036">GETSEC</span><span id="t2e_5036" class="t s3_5036">, Vol.1-6-1, Vol.1-6-2, Vol.1-6-5 </span>
<span id="t2f_5036" class="t s2_5036">Global control MSRs</span><span id="t2g_5036" class="t s3_5036">, Vol.3-16-2 </span>
<span id="t2h_5036" class="t s2_5036">Global descriptor table register (see GDTR) </span>
<span id="t2i_5036" class="t s2_5036">Global descriptor table (see GDT) </span>
<span id="t2j_5036" class="t s2_5036">GS register</span><span id="t2k_5036" class="t s3_5036">, Vol.1-3-13, Vol.1-3-14, Vol.2-3-587 </span>
<span id="t2l_5036" class="t s4_5036">H </span>
<span id="t2m_5036" class="t s2_5036">HADDPD instruction</span><span id="t2n_5036" class="t s3_5036">, Vol.1-5-24, Vol.1-12-4, Vol.2-3-482, Vol.2-3-483 </span>
<span id="t2o_5036" class="t s2_5036">HADDPS instruction</span><span id="t2p_5036" class="t s3_5036">, Vol.1-5-23, Vol.1-12-4, Vol.2-3-485 </span>
<span id="t2q_5036" class="t s2_5036">HALT state </span>
<span id="t2r_5036" class="t s2_5036">relationship to SMI interrupt</span><span id="t2s_5036" class="t s3_5036">, Vol.4-32-3, Vol.4-32-14 </span>
<span id="t2t_5036" class="t s2_5036">Hardware Lock Elision (HLE)</span><span id="t2u_5036" class="t s3_5036">, Vol.1-16-2 </span>
<span id="t2v_5036" class="t s2_5036">Hardware reset </span>
<span id="t2w_5036" class="t s2_5036">description of</span><span id="t2x_5036" class="t s3_5036">, Vol.3-10-1 </span>
<span id="t2y_5036" class="t s2_5036">processor state after reset</span><span id="t2z_5036" class="t s3_5036">, Vol.3-10-2 </span>
<span id="t30_5036" class="t s2_5036">state of MTRRs following</span><span id="t31_5036" class="t s3_5036">, Vol.3-12-20 </span>
<span id="t32_5036" class="t s2_5036">value of SMBASE following</span><span id="t33_5036" class="t s3_5036">, Vol.4-32-4 </span>
<span id="t34_5036" class="t s2_5036">Hexadecimal numbers</span><span id="t35_5036" class="t s3_5036">, Vol.1-1-7, Vol.2-1-6, Vol.3-1-8, Vol.4-1-6 </span>
<span id="t36_5036" class="t s2_5036">high-temperature interrupt enable bit</span><span id="t37_5036" class="t s3_5036">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="t38_5036" class="t s2_5036">HITM# line</span><span id="t39_5036" class="t s3_5036">, Vol.3-12-6 </span>
<span id="t3a_5036" class="t s2_5036">HLT instruction</span><span id="t3b_5036" class="t s3_5036">, Vol.2-3-488, Vol.3-2-26, Vol.3-5-24, Vol.3-6-34, </span>
<span id="t3c_5036" class="t s3_5036">Vol.3-26-2, Vol.4-32-14 </span>
<span id="t3d_5036" class="t s2_5036">Horizontal processing model</span><span id="t3e_5036" class="t s3_5036">, Vol.1-12-1 </span>
<span id="t3f_5036" class="t s2_5036">HSUBPD instruction</span><span id="t3g_5036" class="t s3_5036">, Vol.1-5-24, Vol.1-12-5, Vol.2-3-491 </span>
<span id="t3h_5036" class="t s2_5036">HSUBPS instruction</span><span id="t3i_5036" class="t s3_5036">, Vol.1-5-23, Vol.1-12-4, Vol.2-3-494 </span>
<span id="t3j_5036" class="t s2_5036">HT Technology </span>
<span id="t3k_5036" class="t s2_5036">first processor</span><span id="t3l_5036" class="t s3_5036">, Vol.1-2-3 </span>
<span id="t3m_5036" class="t s2_5036">implementing</span><span id="t3n_5036" class="t s3_5036">, Vol.1-2-17 </span>
<span id="t3o_5036" class="t s2_5036">introduction</span><span id="t3p_5036" class="t s3_5036">, Vol.1-2-16 </span>
<span id="t3q_5036" class="t s2_5036">Hyper-Threading Technology </span>
<span id="t3r_5036" class="t s2_5036">architectural state of a logical processor</span><span id="t3s_5036" class="t s3_5036">, Vol.3-9-33 </span>
<span id="t3t_5036" class="t s2_5036">architecture description</span><span id="t3u_5036" class="t s3_5036">, Vol.3-9-27 </span>
<span id="t3v_5036" class="t s2_5036">caches</span><span id="t3w_5036" class="t s3_5036">, Vol.3-9-31 </span>
<span id="t3x_5036" class="t s2_5036">debug registers</span><span id="t3y_5036" class="t s3_5036">, Vol.3-9-30 </span>
<span id="t3z_5036" class="t s2_5036">description of</span><span id="t40_5036" class="t s3_5036">, Vol.3-9-25, Vol.1-23-3, Vol.1-23-4 </span>
<span id="t41_5036" class="t s2_5036">detecting</span><span id="t42_5036" class="t s3_5036">, Vol.3-9-36, Vol.3-9-37, Vol.3-9-42, Vol.3-9-44 </span>
<span id="t43_5036" class="t s2_5036">executing multiple threads</span><span id="t44_5036" class="t s3_5036">, Vol.3-9-27 </span>
<span id="t45_5036" class="t s2_5036">execution-based timing loops</span><span id="t46_5036" class="t s3_5036">, Vol.3-9-55 </span>
<span id="t47_5036" class="t s2_5036">external signal compatibility</span><span id="t48_5036" class="t s3_5036">, Vol.3-9-32 </span>
<span id="t49_5036" class="t s2_5036">halting logical processors</span><span id="t4a_5036" class="t s3_5036">, Vol.3-9-54 </span>
<span id="t4b_5036" class="t s2_5036">handling interrupts</span><span id="t4c_5036" class="t s3_5036">, Vol.3-9-27 </span>
<span id="t4d_5036" class="t s2_5036">HLT instruction</span><span id="t4e_5036" class="t s3_5036">, Vol.3-9-49 </span>
<span id="t4f_5036" class="t s2_5036">IA32_MISC_ENABLE MSR</span><span id="t4g_5036" class="t s3_5036">, Vol.3-9-30, Vol.3-9-33 </span>
<span id="t4h_5036" class="t s2_5036">initializing IA-32 processors with</span><span id="t4i_5036" class="t s3_5036">, Vol.3-9-26 </span>
<span id="t4j_5036" class="t s2_5036">introduction of into the IA-32 architecture</span><span id="t4k_5036" class="t s3_5036">, Vol.1-23-3, Vol.1-23-4 </span>
<span id="t4l_5036" class="t s2_5036">local a</span><span id="t4m_5036" class="t s3_5036">, Vol.3-9-28 </span>
<span id="t4n_5036" class="t s2_5036">local APIC </span>
<span id="t4o_5036" class="t s2_5036">functionality in logical processor</span><span id="t4p_5036" class="t s3_5036">, Vol.3-9-29 </span>
<span id="t4q_5036" class="t s2_5036">logical processors, identifying</span><span id="t4r_5036" class="t s3_5036">, Vol.3-9-39 </span>
<span id="t4s_5036" class="t s2_5036">machine check architecture</span><span id="t4t_5036" class="t s3_5036">, Vol.3-9-29 </span>
<span id="t4u_5036" class="t s2_5036">managing idle and blocked conditions</span><span id="t4v_5036" class="t s3_5036">, Vol.3-9-49 </span>
<span id="t4w_5036" class="t s2_5036">mapping resources</span><span id="t4x_5036" class="t s3_5036">, Vol.3-9-34 </span>
<span id="t4y_5036" class="t s2_5036">memory ordering</span><span id="t4z_5036" class="t s3_5036">, Vol.3-9-30 </span>
<span id="t50_5036" class="t s2_5036">microcode update resources</span><span id="t51_5036" class="t s3_5036">, Vol.3-9-30, Vol.3-9-33, Vol.3-10-35 </span>
<span id="t52_5036" class="t s2_5036">MP systems</span><span id="t53_5036" class="t s3_5036">, Vol.3-9-27 </span>
<span id="t54_5036" class="t s2_5036">MTRRs</span><span id="t55_5036" class="t s3_5036">, Vol.3-9-29, Vol.3-9-33 </span>
<span id="t56_5036" class="t s2_5036">multi-threading feature flag</span><span id="t57_5036" class="t s3_5036">, Vol.3-9-25 </span>
<span id="t58_5036" class="t s2_5036">multi-threading support</span><span id="t59_5036" class="t s3_5036">, Vol.3-9-25 </span>
<span id="t5a_5036" class="t s2_5036">PAT</span><span id="t5b_5036" class="t s3_5036">, Vol.3-9-29 </span>
<span id="t5c_5036" class="t s2_5036">PAUSE instruction</span><span id="t5d_5036" class="t s3_5036">, Vol.3-9-49, Vol.3-9-50 </span>
<span id="t5e_5036" class="t s2_5036">performance monitoring</span><span id="t5f_5036" class="t s3_5036">, Vol.3-20-120, Vol.3-20-125 </span>
<span id="t5g_5036" class="t s2_5036">performance monitoring counters</span><span id="t5h_5036" class="t s3_5036">, Vol.3-9-30, Vol.3-9-33 </span>
<span id="t5i_5036" class="t s2_5036">placement of locks and semaphores</span><span id="t5j_5036" class="t s3_5036">, Vol.3-9-55 </span>
<span id="t5k_5036" class="t s2_5036">required operating system support</span><span id="t5l_5036" class="t s3_5036">, Vol.3-9-52 </span>
<span id="t5m_5036" class="t s2_5036">scheduling multiple threads</span><span id="t5n_5036" class="t s3_5036">, Vol.3-9-55 </span>
<span id="t5o_5036" class="t s2_5036">self modifying code</span><span id="t5p_5036" class="t s3_5036">, Vol.3-9-31 </span>
<span id="t5q_5036" class="t s2_5036">serializing instructions</span><span id="t5r_5036" class="t s3_5036">, Vol.3-9-30 </span>
<span id="t5s_5036" class="t s2_5036">spin-wait loops </span>
<span id="t5t_5036" class="t s2_5036">PAUSE instructions in</span><span id="t5u_5036" class="t s3_5036">, Vol.3-9-52, Vol.3-9-54 </span>
<span id="t5v_5036" class="t s2_5036">thermal monitor</span><span id="t5w_5036" class="t s3_5036">, Vol.3-9-32 </span>
<span id="t5x_5036" class="t s2_5036">TLBs</span><span id="t5y_5036" class="t s3_5036">, Vol.3-9-31 </span>
<span id="t5z_5036" class="t s4_5036">I </span>
<span id="t60_5036" class="t s2_5036">IA-32 architecture </span>
<span id="t61_5036" class="t s2_5036">history of</span><span id="t62_5036" class="t s3_5036">, Vol.1-2-1 </span>
<span id="t63_5036" class="t s2_5036">introduction to</span><span id="t64_5036" class="t s3_5036">, Vol.1-2-1 </span>
<span id="t65_5036" class="t s2_5036">IA-32 Intel architecture </span>
<span id="t66_5036" class="t s2_5036">compatibility</span><span id="t67_5036" class="t s3_5036">, Vol.1-23-1 </span>
<span id="t68_5036" class="t s2_5036">processors</span><span id="t69_5036" class="t s3_5036">, Vol.1-23-1 </span>
<span id="t6a_5036" class="t s2_5036">IA32e mode </span>
<span id="t6b_5036" class="t s2_5036">registers and mode changes</span><span id="t6c_5036" class="t s3_5036">, Vol.3-10-12 </span>
<span id="t6d_5036" class="t s2_5036">IA-32e mode </span>
<span id="t6e_5036" class="t s2_5036">call gates</span><span id="t6f_5036" class="t s3_5036">, Vol.3-5-14 </span>
<span id="t6g_5036" class="t s2_5036">code segment descriptor</span><span id="t6h_5036" class="t s3_5036">, Vol.3-5-3 </span>
<span id="t6i_5036" class="t s2_5036">CPUID flag</span><span id="t6j_5036" class="t s3_5036">, Vol.2-3-238 </span>
<span id="t6k_5036" class="t s2_5036">D flag</span><span id="t6l_5036" class="t s3_5036">, Vol.3-5-4 </span>
<span id="t6m_5036" class="t s2_5036">data structures and initialization</span><span id="t6n_5036" class="t s3_5036">, Vol.3-10-11 </span>
<span id="t6o_5036" class="t s2_5036">debug registers</span><span id="t6p_5036" class="t s3_5036">, Vol.3-2-7 </span>
<span id="t6q_5036" class="t s2_5036">debug store area </span>
<span id="t6r_5036" class="t s2_5036">descriptors</span><span id="t6s_5036" class="t s3_5036">, Vol.3-2-4 </span>
<span id="t6t_5036" class="t s2_5036">DPL field</span><span id="t6u_5036" class="t s3_5036">, Vol.3-5-4 </span>
<span id="t6v_5036" class="t s2_5036">exceptions during initialization</span><span id="t6w_5036" class="t s3_5036">, Vol.3-10-12 </span>
<span id="t6x_5036" class="t s2_5036">feature-enable register</span><span id="t6y_5036" class="t s3_5036">, Vol.3-2-7 </span>
<span id="t6z_5036" class="t s2_5036">gates</span><span id="t70_5036" class="t s3_5036">, Vol.3-2-4 </span>
<span id="t71_5036" class="t s2_5036">global and local descriptor tables</span><span id="t72_5036" class="t s3_5036">, Vol.3-2-4 </span>
<span id="t73_5036" class="t s2_5036">IA32_EFER MSR</span><span id="t74_5036" class="t s3_5036">, Vol.3-2-7, Vol.3-5-30 </span>
<span id="t75_5036" class="t s2_5036">initialization process</span><span id="t76_5036" class="t s3_5036">, Vol.3-10-11 </span>
<span id="t77_5036" class="t s2_5036">interrupt stack table</span><span id="t78_5036" class="t s3_5036">, Vol.3-6-22 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
