Timing Analyzer report for VanilaCore
Fri Dec 18 16:36:44 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'clk'
 14. Slow 1200mV 100C Model Hold: 'clk'
 15. Slow 1200mV 100C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'clk'
 23. Slow 1200mV -40C Model Hold: 'clk'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'clk'
 31. Fast 1200mV -40C Model Hold: 'clk'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 100c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VanilaCore                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F23I7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.4%      ;
;     Processor 3            ;  16.0%      ;
;     Processor 4            ;  12.8%      ;
;     Processors 5-6         ;   6.6%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; VanilaCore.sdc ; OK     ; Fri Dec 18 16:36:40 2020 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 32.34 MHz ; 32.34 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 4.540 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.407 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.649 ; 0.000                             ;
+-------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.540 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][31] ; clk          ; clk         ; 20.000       ; -0.185     ; 15.273     ;
; 4.556 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][31] ; clk          ; clk         ; 20.000       ; -0.185     ; 15.257     ;
; 4.890 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][31]  ; clk          ; clk         ; 20.000       ; -0.177     ; 14.931     ;
; 4.908 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][31]  ; clk          ; clk         ; 20.000       ; -0.177     ; 14.913     ;
; 4.976 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][31] ; clk          ; clk         ; 20.000       ; -0.156     ; 14.866     ;
; 4.976 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][31]  ; clk          ; clk         ; 20.000       ; -0.156     ; 14.866     ;
; 5.122 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][17]  ; clk          ; clk         ; 20.000       ; -0.205     ; 14.671     ;
; 5.123 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][17]  ; clk          ; clk         ; 20.000       ; -0.205     ; 14.670     ;
; 5.246 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][17]  ; clk          ; clk         ; 20.000       ; -0.191     ; 14.561     ;
; 5.249 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][17]  ; clk          ; clk         ; 20.000       ; -0.191     ; 14.558     ;
; 5.290 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][31]  ; clk          ; clk         ; 20.000       ; -0.144     ; 14.564     ;
; 5.290 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][31]  ; clk          ; clk         ; 20.000       ; -0.144     ; 14.564     ;
; 5.292 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][31]  ; clk          ; clk         ; 20.000       ; -0.145     ; 14.561     ;
; 5.294 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][31]  ; clk          ; clk         ; 20.000       ; -0.145     ; 14.559     ;
; 5.358 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][31] ; clk          ; clk         ; 20.000       ; -0.142     ; 14.498     ;
; 5.361 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][31]  ; clk          ; clk         ; 20.000       ; -0.142     ; 14.495     ;
; 5.407 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][17]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.406     ;
; 5.440 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][17]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.373     ;
; 5.453 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][31]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.360     ;
; 5.454 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][31]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.359     ;
; 5.471 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.184     ; 14.343     ;
; 5.472 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.184     ; 14.342     ;
; 5.481 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][17]  ; clk          ; clk         ; 20.000       ; -0.180     ; 14.337     ;
; 5.482 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][17]  ; clk          ; clk         ; 20.000       ; -0.180     ; 14.336     ;
; 5.514 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][15]  ; clk          ; clk         ; 20.000       ; -0.183     ; 14.301     ;
; 5.521 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][4]   ; clk          ; clk         ; 20.000       ; -0.201     ; 14.276     ;
; 5.530 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][15]  ; clk          ; clk         ; 20.000       ; -0.183     ; 14.285     ;
; 5.531 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][31] ; clk          ; clk         ; 20.000       ; -0.164     ; 14.303     ;
; 5.533 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][31] ; clk          ; clk         ; 20.000       ; -0.164     ; 14.301     ;
; 5.540 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][31] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.304     ;
; 5.540 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][31] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.304     ;
; 5.547 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 20.000       ; -0.147     ; 14.304     ;
; 5.547 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 20.000       ; -0.147     ; 14.304     ;
; 5.547 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][31] ; clk          ; clk         ; 20.000       ; -0.143     ; 14.308     ;
; 5.549 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][31] ; clk          ; clk         ; 20.000       ; -0.143     ; 14.306     ;
; 5.554 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][15] ; clk          ; clk         ; 20.000       ; -0.184     ; 14.260     ;
; 5.558 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.255     ;
; 5.570 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.185     ; 14.243     ;
; 5.609 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][15]  ; clk          ; clk         ; 20.000       ; -0.195     ; 14.194     ;
; 5.624 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][4]   ; clk          ; clk         ; 20.000       ; -0.206     ; 14.168     ;
; 5.626 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][4]   ; clk          ; clk         ; 20.000       ; -0.206     ; 14.166     ;
; 5.628 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][4]  ; clk          ; clk         ; 20.000       ; -0.189     ; 14.181     ;
; 5.631 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][4]   ; clk          ; clk         ; 20.000       ; -0.190     ; 14.177     ;
; 5.633 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][4]   ; clk          ; clk         ; 20.000       ; -0.190     ; 14.175     ;
; 5.639 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][15] ; clk          ; clk         ; 20.000       ; -0.160     ; 14.199     ;
; 5.642 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][15] ; clk          ; clk         ; 20.000       ; -0.160     ; 14.196     ;
; 5.643 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][4]  ; clk          ; clk         ; 20.000       ; -0.189     ; 14.166     ;
; 5.658 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][4]  ; clk          ; clk         ; 20.000       ; -0.170     ; 14.170     ;
; 5.658 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][4]  ; clk          ; clk         ; 20.000       ; -0.170     ; 14.170     ;
; 5.664 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][31] ; clk          ; clk         ; 20.000       ; -0.187     ; 14.147     ;
; 5.665 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][31] ; clk          ; clk         ; 20.000       ; -0.187     ; 14.146     ;
; 5.672 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][17] ; clk          ; clk         ; 20.000       ; -0.185     ; 14.141     ;
; 5.695 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][20] ; clk          ; clk         ; 20.000       ; -0.167     ; 14.136     ;
; 5.697 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][20] ; clk          ; clk         ; 20.000       ; -0.167     ; 14.134     ;
; 5.702 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][20] ; clk          ; clk         ; 20.000       ; -0.178     ; 14.118     ;
; 5.706 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][20] ; clk          ; clk         ; 20.000       ; -0.178     ; 14.114     ;
; 5.706 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][17] ; clk          ; clk         ; 20.000       ; -0.185     ; 14.107     ;
; 5.708 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][31] ; clk          ; clk         ; 20.000       ; -0.182     ; 14.108     ;
; 5.709 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][31] ; clk          ; clk         ; 20.000       ; -0.182     ; 14.107     ;
; 5.733 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.111     ;
; 5.736 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.108     ;
; 5.736 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][17] ; clk          ; clk         ; 20.000       ; -0.167     ; 14.095     ;
; 5.740 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][17] ; clk          ; clk         ; 20.000       ; -0.167     ; 14.091     ;
; 5.751 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][17] ; clk          ; clk         ; 20.000       ; -0.186     ; 14.061     ;
; 5.763 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 20.000       ; -0.161     ; 14.074     ;
; 5.764 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 20.000       ; -0.161     ; 14.073     ;
; 5.778 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][31] ; clk          ; clk         ; 20.000       ; -0.157     ; 14.063     ;
; 5.778 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][20] ; clk          ; clk         ; 20.000       ; -0.167     ; 14.053     ;
; 5.779 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][31] ; clk          ; clk         ; 20.000       ; -0.157     ; 14.062     ;
; 5.785 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][17] ; clk          ; clk         ; 20.000       ; -0.186     ; 14.027     ;
; 5.785 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][4]   ; clk          ; clk         ; 20.000       ; -0.205     ; 14.008     ;
; 5.799 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][9]  ; clk          ; clk         ; 20.000       ; -0.187     ; 14.012     ;
; 5.799 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][9]  ; clk          ; clk         ; 20.000       ; -0.187     ; 14.012     ;
; 5.815 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][27] ; clk          ; clk         ; 20.000       ; -0.182     ; 14.001     ;
; 5.817 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][9]  ; clk          ; clk         ; 20.000       ; -0.185     ; 13.996     ;
; 5.817 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][27] ; clk          ; clk         ; 20.000       ; -0.182     ; 13.999     ;
; 5.819 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][31] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.025     ;
; 5.820 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][9]  ; clk          ; clk         ; 20.000       ; -0.185     ; 13.993     ;
; 5.820 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][31] ; clk          ; clk         ; 20.000       ; -0.154     ; 14.024     ;
; 5.855 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][4]  ; clk          ; clk         ; 20.000       ; -0.179     ; 13.964     ;
; 5.856 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][4]  ; clk          ; clk         ; 20.000       ; -0.179     ; 13.963     ;
; 5.858 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][4]  ; clk          ; clk         ; 20.000       ; -0.179     ; 13.961     ;
; 5.858 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][4]  ; clk          ; clk         ; 20.000       ; -0.179     ; 13.961     ;
; 5.869 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][20] ; clk          ; clk         ; 20.000       ; -0.179     ; 13.950     ;
; 5.870 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 20.000       ; -0.179     ; 13.949     ;
; 5.883 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][20]  ; clk          ; clk         ; 20.000       ; -0.201     ; 13.914     ;
; 5.889 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][30] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.923     ;
; 5.890 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][30] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.922     ;
; 5.900 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][21] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.912     ;
; 5.901 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][21] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.911     ;
; 5.918 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][30] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.894     ;
; 5.920 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][30] ; clk          ; clk         ; 20.000       ; -0.186     ; 13.892     ;
; 5.925 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][15] ; clk          ; clk         ; 20.000       ; -0.187     ; 13.886     ;
; 5.925 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 20.000       ; -0.187     ; 13.886     ;
; 5.928 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][17]  ; clk          ; clk         ; 20.000       ; -0.142     ; 13.928     ;
; 5.928 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][4]  ; clk          ; clk         ; 20.000       ; -0.171     ; 13.899     ;
; 5.929 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][17] ; clk          ; clk         ; 20.000       ; -0.142     ; 13.927     ;
; 5.929 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][4]  ; clk          ; clk         ; 20.000       ; -0.171     ; 13.898     ;
; 5.958 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][15] ; clk          ; clk         ; 20.000       ; -0.167     ; 13.873     ;
; 5.958 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][17]  ; clk          ; clk         ; 20.000       ; -0.147     ; 13.893     ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.678      ;
; 0.412 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.678      ;
; 0.436 ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; ram_wb:MEMORY_RAM|ack_s                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.703      ;
; 0.445 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.711      ;
; 0.446 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.718      ;
; 0.453 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; core:CORE_0|csr_unit:csr_unit_0|mtvec[18]                        ; core:CORE_0|fetch_stm:fetch_stm_0|PC[18]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.721      ;
; 0.573 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.840      ;
; 0.587 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|delay_count[0]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.854      ;
; 0.599 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|ack                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.603 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.869      ;
; 0.614 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.881      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.903      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.905      ;
; 0.642 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.908      ;
; 0.654 ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.921      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][31]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][15]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][31]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][31]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][15]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][31]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][15]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][31]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][15]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][47]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][35]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][35]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][21]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][21]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[21][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[21][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][13]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][11]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][11]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][5]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][5]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][3]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][29]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][21]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][21]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][19]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[10][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[10][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[8][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[8][15]               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[12][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[12][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][15]               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][13]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][11]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][11]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][5]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][5]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][3]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][29]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][21]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][21]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][19]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][15]              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.82 MHz ; 35.82 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 6.042 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.334 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.654 ; 0.000                             ;
+-------+--------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.042 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][31] ; clk          ; clk         ; 20.000       ; -0.136     ; 13.822     ;
; 6.067 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][31] ; clk          ; clk         ; 20.000       ; -0.136     ; 13.797     ;
; 6.373 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][31]  ; clk          ; clk         ; 20.000       ; -0.127     ; 13.500     ;
; 6.400 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][31]  ; clk          ; clk         ; 20.000       ; -0.127     ; 13.473     ;
; 6.453 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][31] ; clk          ; clk         ; 20.000       ; -0.110     ; 13.437     ;
; 6.453 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][31]  ; clk          ; clk         ; 20.000       ; -0.110     ; 13.437     ;
; 6.621 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][17]  ; clk          ; clk         ; 20.000       ; -0.151     ; 13.228     ;
; 6.622 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][17]  ; clk          ; clk         ; 20.000       ; -0.151     ; 13.227     ;
; 6.734 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][17]  ; clk          ; clk         ; 20.000       ; -0.134     ; 13.132     ;
; 6.738 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][17]  ; clk          ; clk         ; 20.000       ; -0.134     ; 13.128     ;
; 6.744 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][31]  ; clk          ; clk         ; 20.000       ; -0.094     ; 13.162     ;
; 6.744 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][31]  ; clk          ; clk         ; 20.000       ; -0.094     ; 13.162     ;
; 6.745 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][31]  ; clk          ; clk         ; 20.000       ; -0.095     ; 13.160     ;
; 6.747 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][31]  ; clk          ; clk         ; 20.000       ; -0.095     ; 13.158     ;
; 6.787 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][31] ; clk          ; clk         ; 20.000       ; -0.093     ; 13.120     ;
; 6.790 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][31]  ; clk          ; clk         ; 20.000       ; -0.093     ; 13.117     ;
; 6.878 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.128     ; 12.994     ;
; 6.879 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.128     ; 12.993     ;
; 6.892 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][17]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.979     ;
; 6.915 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][31]  ; clk          ; clk         ; 20.000       ; -0.135     ; 12.950     ;
; 6.916 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][31]  ; clk          ; clk         ; 20.000       ; -0.135     ; 12.949     ;
; 6.917 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][17]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.954     ;
; 6.928 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][15]  ; clk          ; clk         ; 20.000       ; -0.127     ; 12.945     ;
; 6.950 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 20.000       ; -0.098     ; 12.952     ;
; 6.950 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 20.000       ; -0.098     ; 12.952     ;
; 6.954 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][15]  ; clk          ; clk         ; 20.000       ; -0.127     ; 12.919     ;
; 6.956 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][15] ; clk          ; clk         ; 20.000       ; -0.127     ; 12.917     ;
; 6.957 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.914     ;
; 6.963 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][17]  ; clk          ; clk         ; 20.000       ; -0.132     ; 12.905     ;
; 6.963 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][17]  ; clk          ; clk         ; 20.000       ; -0.132     ; 12.905     ;
; 6.972 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][31] ; clk          ; clk         ; 20.000       ; -0.118     ; 12.910     ;
; 6.974 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][31] ; clk          ; clk         ; 20.000       ; -0.118     ; 12.908     ;
; 6.975 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][31] ; clk          ; clk         ; 20.000       ; -0.103     ; 12.922     ;
; 6.976 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][31] ; clk          ; clk         ; 20.000       ; -0.103     ; 12.921     ;
; 6.978 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.893     ;
; 6.979 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][20] ; clk          ; clk         ; 20.000       ; -0.121     ; 12.900     ;
; 6.982 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][20] ; clk          ; clk         ; 20.000       ; -0.121     ; 12.897     ;
; 6.998 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][4]   ; clk          ; clk         ; 20.000       ; -0.146     ; 12.856     ;
; 7.000 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][31] ; clk          ; clk         ; 20.000       ; -0.094     ; 12.906     ;
; 7.001 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][31] ; clk          ; clk         ; 20.000       ; -0.094     ; 12.905     ;
; 7.004 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][15]  ; clk          ; clk         ; 20.000       ; -0.136     ; 12.860     ;
; 7.008 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][15] ; clk          ; clk         ; 20.000       ; -0.112     ; 12.880     ;
; 7.011 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][15] ; clk          ; clk         ; 20.000       ; -0.112     ; 12.877     ;
; 7.019 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][20] ; clk          ; clk         ; 20.000       ; -0.128     ; 12.853     ;
; 7.022 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][20] ; clk          ; clk         ; 20.000       ; -0.128     ; 12.850     ;
; 7.044 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][4]   ; clk          ; clk         ; 20.000       ; -0.152     ; 12.804     ;
; 7.046 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][20] ; clk          ; clk         ; 20.000       ; -0.120     ; 12.834     ;
; 7.046 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][4]   ; clk          ; clk         ; 20.000       ; -0.152     ; 12.802     ;
; 7.073 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][4]  ; clk          ; clk         ; 20.000       ; -0.122     ; 12.805     ;
; 7.073 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][4]  ; clk          ; clk         ; 20.000       ; -0.122     ; 12.805     ;
; 7.095 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.106     ; 12.799     ;
; 7.097 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 20.000       ; -0.106     ; 12.797     ;
; 7.118 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][15] ; clk          ; clk         ; 20.000       ; -0.114     ; 12.768     ;
; 7.120 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][15] ; clk          ; clk         ; 20.000       ; -0.114     ; 12.766     ;
; 7.125 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][31] ; clk          ; clk         ; 20.000       ; -0.137     ; 12.738     ;
; 7.126 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][31] ; clk          ; clk         ; 20.000       ; -0.137     ; 12.737     ;
; 7.136 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][20]  ; clk          ; clk         ; 20.000       ; -0.146     ; 12.718     ;
; 7.141 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][17] ; clk          ; clk         ; 20.000       ; -0.135     ; 12.724     ;
; 7.157 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][31] ; clk          ; clk         ; 20.000       ; -0.135     ; 12.708     ;
; 7.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][31] ; clk          ; clk         ; 20.000       ; -0.135     ; 12.706     ;
; 7.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][20] ; clk          ; clk         ; 20.000       ; -0.130     ; 12.711     ;
; 7.159 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 20.000       ; -0.130     ; 12.711     ;
; 7.165 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][17] ; clk          ; clk         ; 20.000       ; -0.135     ; 12.700     ;
; 7.172 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][4]  ; clk          ; clk         ; 20.000       ; -0.136     ; 12.692     ;
; 7.175 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][4]   ; clk          ; clk         ; 20.000       ; -0.137     ; 12.688     ;
; 7.176 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][4]   ; clk          ; clk         ; 20.000       ; -0.151     ; 12.673     ;
; 7.177 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][4]   ; clk          ; clk         ; 20.000       ; -0.137     ; 12.686     ;
; 7.193 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][17] ; clk          ; clk         ; 20.000       ; -0.136     ; 12.671     ;
; 7.195 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][9]  ; clk          ; clk         ; 20.000       ; -0.138     ; 12.667     ;
; 7.195 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][9]  ; clk          ; clk         ; 20.000       ; -0.138     ; 12.667     ;
; 7.197 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][17] ; clk          ; clk         ; 20.000       ; -0.119     ; 12.684     ;
; 7.197 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][4]  ; clk          ; clk         ; 20.000       ; -0.136     ; 12.667     ;
; 7.200 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][17] ; clk          ; clk         ; 20.000       ; -0.119     ; 12.681     ;
; 7.202 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][31] ; clk          ; clk         ; 20.000       ; -0.108     ; 12.690     ;
; 7.203 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][31] ; clk          ; clk         ; 20.000       ; -0.108     ; 12.689     ;
; 7.211 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][9]  ; clk          ; clk         ; 20.000       ; -0.135     ; 12.654     ;
; 7.214 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][9]  ; clk          ; clk         ; 20.000       ; -0.135     ; 12.651     ;
; 7.218 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][17] ; clk          ; clk         ; 20.000       ; -0.136     ; 12.646     ;
; 7.223 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][27] ; clk          ; clk         ; 20.000       ; -0.134     ; 12.643     ;
; 7.224 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][27] ; clk          ; clk         ; 20.000       ; -0.134     ; 12.642     ;
; 7.226 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][20] ; clk          ; clk         ; 20.000       ; -0.122     ; 12.652     ;
; 7.227 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][20] ; clk          ; clk         ; 20.000       ; -0.122     ; 12.651     ;
; 7.240 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][20] ; clk          ; clk         ; 20.000       ; -0.119     ; 12.641     ;
; 7.248 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][31] ; clk          ; clk         ; 20.000       ; -0.104     ; 12.648     ;
; 7.249 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][31] ; clk          ; clk         ; 20.000       ; -0.104     ; 12.647     ;
; 7.258 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][20]  ; clk          ; clk         ; 20.000       ; -0.152     ; 12.590     ;
; 7.259 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][20]  ; clk          ; clk         ; 20.000       ; -0.152     ; 12.589     ;
; 7.276 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][15] ; clk          ; clk         ; 20.000       ; -0.137     ; 12.587     ;
; 7.277 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][15] ; clk          ; clk         ; 20.000       ; -0.137     ; 12.586     ;
; 7.282 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][4]  ; clk          ; clk         ; 20.000       ; -0.130     ; 12.588     ;
; 7.284 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][4]  ; clk          ; clk         ; 20.000       ; -0.130     ; 12.586     ;
; 7.287 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][20] ; clk          ; clk         ; 20.000       ; -0.123     ; 12.590     ;
; 7.287 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][20] ; clk          ; clk         ; 20.000       ; -0.123     ; 12.590     ;
; 7.287 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][4]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.584     ;
; 7.288 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][4]  ; clk          ; clk         ; 20.000       ; -0.129     ; 12.583     ;
; 7.297 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][15] ; clk          ; clk         ; 20.000       ; -0.119     ; 12.584     ;
; 7.303 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][15] ; clk          ; clk         ; 20.000       ; -0.119     ; 12.578     ;
; 7.322 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][20] ; clk          ; clk         ; 20.000       ; -0.129     ; 12.549     ;
; 7.323 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][20] ; clk          ; clk         ; 20.000       ; -0.129     ; 12.548     ;
; 7.328 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][4]  ; clk          ; clk         ; 20.000       ; -0.123     ; 12.549     ;
+-------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.574      ;
; 0.335 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.574      ;
; 0.336 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.574      ;
; 0.337 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.069      ; 0.574      ;
; 0.349 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.588      ;
; 0.350 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.588      ;
; 0.388 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.627      ;
; 0.393 ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; ram_wb:MEMORY_RAM|ack_s                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.632      ;
; 0.394 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.633      ;
; 0.395 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.634      ;
; 0.396 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.635      ;
; 0.402 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.070      ; 0.640      ;
; 0.406 ; core:CORE_0|csr_unit:csr_unit_0|mtvec[18]                        ; core:CORE_0|fetch_stm:fetch_stm_0|PC[18]                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.645      ;
; 0.500 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.739      ;
; 0.522 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|delay_count[0]                           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.761      ;
; 0.523 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|ack                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.762      ;
; 0.535 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.774      ;
; 0.535 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.774      ;
; 0.546 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.785      ;
; 0.563 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.801      ;
; 0.564 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.802      ;
; 0.564 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.802      ;
; 0.564 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.802      ;
; 0.567 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.805      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.806      ;
; 0.568 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.806      ;
; 0.569 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.807      ;
; 0.570 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.808      ;
; 0.570 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.808      ;
; 0.570 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.808      ;
; 0.570 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.070      ; 0.808      ;
; 0.579 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[6][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[6][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[15]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][3]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][13]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][47]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][15]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.580 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][15]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][29]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][15]              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][47]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][47]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][13]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][3]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][31]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[20][29]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][19]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][13]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][3]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][13]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][3]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[8][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[8][15]               ; clk          ; clk         ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[11][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[11][15]              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][13]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[27][3]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][47]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][47]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][29]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][29]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][19]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][19]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][13]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][13]               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][3]                ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][3]                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][47]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][29]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][19]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][13]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.820      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clk   ; 12.072 ; 0.000               ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.173 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; 19.382 ; 0.000                             ;
+-------+--------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                            ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.072 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][31] ; clk          ; clk         ; 20.000       ; -0.436     ; 7.480      ;
; 12.078 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][31] ; clk          ; clk         ; 20.000       ; -0.436     ; 7.474      ;
; 12.255 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][31]  ; clk          ; clk         ; 20.000       ; -0.429     ; 7.304      ;
; 12.259 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][31]  ; clk          ; clk         ; 20.000       ; -0.429     ; 7.300      ;
; 12.334 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][31] ; clk          ; clk         ; 20.000       ; -0.409     ; 7.245      ;
; 12.334 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][31]  ; clk          ; clk         ; 20.000       ; -0.409     ; 7.245      ;
; 12.418 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][17]  ; clk          ; clk         ; 20.000       ; -0.443     ; 7.127      ;
; 12.419 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][17]  ; clk          ; clk         ; 20.000       ; -0.443     ; 7.126      ;
; 12.476 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][20] ; clk          ; clk         ; 20.000       ; -0.429     ; 7.083      ;
; 12.480 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][20] ; clk          ; clk         ; 20.000       ; -0.429     ; 7.079      ;
; 12.483 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][4]   ; clk          ; clk         ; 20.000       ; -0.437     ; 7.068      ;
; 12.505 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][31]  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.086      ;
; 12.505 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][31]  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.086      ;
; 12.507 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][31]  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.084      ;
; 12.509 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][31]  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.082      ;
; 12.523 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][4]   ; clk          ; clk         ; 20.000       ; -0.443     ; 7.022      ;
; 12.524 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][4]   ; clk          ; clk         ; 20.000       ; -0.443     ; 7.021      ;
; 12.530 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][17]  ; clk          ; clk         ; 20.000       ; -0.424     ; 7.034      ;
; 12.534 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][17]  ; clk          ; clk         ; 20.000       ; -0.424     ; 7.030      ;
; 12.555 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][31] ; clk          ; clk         ; 20.000       ; -0.394     ; 7.039      ;
; 12.557 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[11][4]  ; clk          ; clk         ; 20.000       ; -0.428     ; 7.003      ;
; 12.558 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][31]  ; clk          ; clk         ; 20.000       ; -0.394     ; 7.036      ;
; 12.558 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][4]  ; clk          ; clk         ; 20.000       ; -0.423     ; 7.007      ;
; 12.558 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][4]  ; clk          ; clk         ; 20.000       ; -0.423     ; 7.007      ;
; 12.563 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][4]  ; clk          ; clk         ; 20.000       ; -0.428     ; 6.997      ;
; 12.567 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][4]   ; clk          ; clk         ; 20.000       ; -0.428     ; 6.993      ;
; 12.568 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][15]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.999      ;
; 12.569 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[1][15]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.998      ;
; 12.569 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][17]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.998      ;
; 12.569 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[8][4]   ; clk          ; clk         ; 20.000       ; -0.428     ; 6.991      ;
; 12.570 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][31]  ; clk          ; clk         ; 20.000       ; -0.429     ; 6.989      ;
; 12.572 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][31]  ; clk          ; clk         ; 20.000       ; -0.429     ; 6.987      ;
; 12.577 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][17]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.990      ;
; 12.579 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][4]   ; clk          ; clk         ; 20.000       ; -0.443     ; 6.966      ;
; 12.580 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][15]  ; clk          ; clk         ; 20.000       ; -0.420     ; 6.988      ;
; 12.586 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][15]  ; clk          ; clk         ; 20.000       ; -0.420     ; 6.982      ;
; 12.599 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[9][15]  ; clk          ; clk         ; 20.000       ; -0.423     ; 6.966      ;
; 12.601 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][15]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.966      ;
; 12.610 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[2][15]  ; clk          ; clk         ; 20.000       ; -0.421     ; 6.957      ;
; 12.612 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][27] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.946      ;
; 12.614 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[10][15] ; clk          ; clk         ; 20.000       ; -0.420     ; 6.954      ;
; 12.614 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][27] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.944      ;
; 12.617 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[4][15]  ; clk          ; clk         ; 20.000       ; -0.400     ; 6.971      ;
; 12.617 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][15]  ; clk          ; clk         ; 20.000       ; -0.400     ; 6.971      ;
; 12.631 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 6.924      ;
; 12.632 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[17][31] ; clk          ; clk         ; 20.000       ; -0.413     ; 6.943      ;
; 12.633 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][9]  ; clk          ; clk         ; 20.000       ; -0.435     ; 6.920      ;
; 12.633 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][9]  ; clk          ; clk         ; 20.000       ; -0.435     ; 6.920      ;
; 12.634 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][9]  ; clk          ; clk         ; 20.000       ; -0.433     ; 6.921      ;
; 12.634 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[25][31] ; clk          ; clk         ; 20.000       ; -0.413     ; 6.941      ;
; 12.638 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[5][20]  ; clk          ; clk         ; 20.000       ; -0.437     ; 6.913      ;
; 12.638 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][17]  ; clk          ; clk         ; 20.000       ; -0.428     ; 6.922      ;
; 12.638 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][17]  ; clk          ; clk         ; 20.000       ; -0.428     ; 6.922      ;
; 12.639 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][4]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.919      ;
; 12.640 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][4]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.918      ;
; 12.641 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][4]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.917      ;
; 12.644 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][4]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.914      ;
; 12.645 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][20] ; clk          ; clk         ; 20.000       ; -0.417     ; 6.926      ;
; 12.646 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][31] ; clk          ; clk         ; 20.000       ; -0.393     ; 6.949      ;
; 12.647 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][31] ; clk          ; clk         ; 20.000       ; -0.393     ; 6.948      ;
; 12.648 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][20] ; clk          ; clk         ; 20.000       ; -0.417     ; 6.923      ;
; 12.653 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][31] ; clk          ; clk         ; 20.000       ; -0.402     ; 6.933      ;
; 12.654 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][31] ; clk          ; clk         ; 20.000       ; -0.402     ; 6.932      ;
; 12.658 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][20] ; clk          ; clk         ; 20.000       ; -0.416     ; 6.914      ;
; 12.661 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][15] ; clk          ; clk         ; 20.000       ; -0.413     ; 6.914      ;
; 12.663 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][15] ; clk          ; clk         ; 20.000       ; -0.413     ; 6.912      ;
; 12.676 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[23][31] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.881      ;
; 12.677 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[31][31] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.880      ;
; 12.688 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][4]  ; clk          ; clk         ; 20.000       ; -0.423     ; 6.877      ;
; 12.688 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][4]  ; clk          ; clk         ; 20.000       ; -0.423     ; 6.877      ;
; 12.690 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][31] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.867      ;
; 12.692 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][31] ; clk          ; clk         ; 20.000       ; -0.431     ; 6.865      ;
; 12.696 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[30][20] ; clk          ; clk         ; 20.000       ; -0.423     ; 6.869      ;
; 12.696 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[22][20] ; clk          ; clk         ; 20.000       ; -0.423     ; 6.869      ;
; 12.699 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][20]  ; clk          ; clk         ; 20.000       ; -0.443     ; 6.846      ;
; 12.699 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][20]  ; clk          ; clk         ; 20.000       ; -0.443     ; 6.846      ;
; 12.705 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][20] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.853      ;
; 12.705 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][20] ; clk          ; clk         ; 20.000       ; -0.430     ; 6.853      ;
; 12.718 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][17] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.837      ;
; 12.722 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][15] ; clk          ; clk         ; 20.000       ; -0.405     ; 6.861      ;
; 12.723 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[6][27]  ; clk          ; clk         ; 20.000       ; -0.443     ; 6.822      ;
; 12.724 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][15] ; clk          ; clk         ; 20.000       ; -0.405     ; 6.859      ;
; 12.725 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][17] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.830      ;
; 12.729 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[7][27]  ; clk          ; clk         ; 20.000       ; -0.443     ; 6.816      ;
; 12.731 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[18][20] ; clk          ; clk         ; 20.000       ; -0.423     ; 6.834      ;
; 12.731 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[26][20] ; clk          ; clk         ; 20.000       ; -0.423     ; 6.834      ;
; 12.747 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][21] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.808      ;
; 12.748 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][21] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.807      ;
; 12.748 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[3][4]   ; clk          ; clk         ; 20.000       ; -0.423     ; 6.817      ;
; 12.750 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][27] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.805      ;
; 12.752 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][27] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.803      ;
; 12.753 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[0][4]   ; clk          ; clk         ; 20.000       ; -0.423     ; 6.812      ;
; 12.755 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[24][30] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.800      ;
; 12.755 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[28][30] ; clk          ; clk         ; 20.000       ; -0.433     ; 6.800      ;
; 12.759 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[21][31] ; clk          ; clk         ; 20.000       ; -0.405     ; 6.824      ;
; 12.760 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[29][31] ; clk          ; clk         ; 20.000       ; -0.405     ; 6.823      ;
; 12.760 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[20][30] ; clk          ; clk         ; 20.000       ; -0.434     ; 6.794      ;
; 12.762 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[27][9]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.796      ;
; 12.762 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[19][9]  ; clk          ; clk         ; 20.000       ; -0.430     ; 6.796      ;
; 12.763 ; core:CORE_0|control_unit:control_unit_0|sr2_src[0] ; core:CORE_0|regfile:regfile_0|REGS[16][30] ; clk          ; clk         ; 20.000       ; -0.434     ; 6.791      ;
+--------+----------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; console:console_0|current_state.START                            ; console:console_0|current_state.START                            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; console:console_0|current_state.BIT_S                            ; console:console_0|current_state.BIT_S                            ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|current_state.STOP                             ; console:console_0|current_state.STOP                             ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; console:console_0|shamnt[2]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|current_state.IDDLE                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|current_state.START                      ; uart_slave:uart_slave_0|current_state.START                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|wr                                       ; uart_slave:uart_slave_0|wr                                       ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[1]                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; uart_slave:uart_slave_0|shamnt[2]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; core:CORE_0|csr_unit:csr_unit_0|mcause[1]                        ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; debounce:debounce_rst|dff_2                                      ; debounce:debounce_rst|dff_2                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ_W1 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.UWRITE1 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; core:CORE_0|control_unit:control_unit_0|load_state.RECIEVE_DATA  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.296      ;
; 0.178 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[0]                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.300      ;
; 0.181 ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; ram_wb:MEMORY_RAM|ack_s                                          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.304      ;
; 0.187 ; uart_slave:uart_slave_0|shamnt[0]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.309      ;
; 0.189 ; core:CORE_0|csr_unit:csr_unit_0|mtvec[18]                        ; core:CORE_0|fetch_stm:fetch_stm_0|PC[18]                         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.312      ;
; 0.193 ; core:CORE_0|memory_access:memory_access_0|data_bus.ADR[0]        ; uart_slave:uart_slave_0|rd                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; uart_slave:uart_slave_0|fifo:fifo_0|buff_cnt[4]                  ; clk          ; clk         ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; console:console_0|shamnt[0]                                      ; console:console_0|shamnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[2]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.316      ;
; 0.198 ; console:console_0|shamnt[1]                                      ; console:console_0|shamnt[0]                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.320      ;
; 0.245 ; ram_wb:MEMORY_RAM|ack_s                                          ; core:CORE_0|fetch_stm:fetch_stm_0|inst_bus.CYC                   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.368      ;
; 0.248 ; uart_slave:uart_slave_0|current_state.IDDLE                      ; uart_slave:uart_slave_0|delay_count[0]                           ; clk          ; clk         ; 0.000        ; 0.040      ; 0.370      ;
; 0.250 ; uart_slave:uart_slave_0|data[1]                                  ; uart_slave:uart_slave_0|data[0]                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; uart_slave:uart_slave_0|data[3]                                  ; uart_slave:uart_slave_0|data[2]                                  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.255 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.READ1   ; core:CORE_0|memory_access:memory_access_0|data_valid             ; clk          ; clk         ; 0.000        ; 0.040      ; 0.377      ;
; 0.260 ; core:CORE_0|memory_access:memory_access_0|data_bus_state.NO_CMD  ; core:CORE_0|memory_access:memory_access_0|ack                    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.382      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[31]                         ; debounce:debounce_rst|new_slow_clock[31]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.392      ;
; 0.271 ; debounce:debounce_rst|new_slow_clock[29]                         ; debounce:debounce_rst|new_slow_clock[29]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[30]                         ; debounce:debounce_rst|new_slow_clock[30]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[27]                         ; debounce:debounce_rst|new_slow_clock[27]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[25]                         ; debounce:debounce_rst|new_slow_clock[25]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[23]                         ; debounce:debounce_rst|new_slow_clock[23]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.272 ; debounce:debounce_rst|new_slow_clock[21]                         ; debounce:debounce_rst|new_slow_clock[21]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.273 ; debounce:debounce_rst|new_slow_clock[28]                         ; debounce:debounce_rst|new_slow_clock[28]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; debounce:debounce_rst|new_slow_clock[26]                         ; debounce:debounce_rst|new_slow_clock[26]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; debounce:debounce_rst|new_slow_clock[24]                         ; debounce:debounce_rst|new_slow_clock[24]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; debounce:debounce_rst|new_slow_clock[22]                         ; debounce:debounce_rst|new_slow_clock[22]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; debounce:debounce_rst|new_slow_clock[20]                         ; debounce:debounce_rst|new_slow_clock[20]                         ; clk          ; clk         ; 0.000        ; 0.039      ; 0.394      ;
; 0.278 ; uart_slave:uart_slave_0|shamnt[1]                                ; uart_slave:uart_slave_0|shamnt[2]                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.400      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[31]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[26][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[18][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[22][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[19][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][15]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][15]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][15]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[2][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[5][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[6][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[6][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[28][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[24][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][15]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[15][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][15]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][15]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][31]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[9][31]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[25][31]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; console:console_0|fifo:fifo_0|buff_cnt[2]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.279 ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; console:console_0|fifo:fifo_0|buff_cnt[3]                        ; clk          ; clk         ; 0.000        ; 0.041      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[63]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[63]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][63]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][63]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][63]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[7][63]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][63]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[4][63]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][63]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[3][63]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[17][31]              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][15]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][15]              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[13][31]              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[47]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[33]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[33]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; core:CORE_0|csr_unit:csr_unit_0|minstret[29]                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[16][31]              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][47]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][33]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][33]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][29]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][19]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][17]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][17]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][16]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][16]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][13]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][13]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][11]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][11]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][7]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][7]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][5]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][5]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][3]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][3]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][1]               ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[23][1]               ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[21][31]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[21][31]              ; clk          ; clk         ; 0.000        ; 0.040      ; 0.402      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][47]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][47]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][33]              ; core:CORE_0|csr_unit:csr_unit_0|mhpmcounter[14][33]              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.403      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.540 ; 0.173 ; N/A      ; N/A     ; 19.382              ;
;  clk             ; 4.540 ; 0.173 ; N/A      ; N/A     ; 19.382              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 19510241 ; 235273   ; 104301   ; 8        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 19510241 ; 235273   ; 104301   ; 8        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Dec 18 16:36:39 2020
Info: Command: quartus_sta VanilaCore -c VanilaCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'VanilaCore.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 4.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.540               0.000 clk 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.649               0.000 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 6.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.042               0.000 clk 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.654               0.000 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332146): Worst-case setup slack is 12.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.072               0.000 clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 19.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.382               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Fri Dec 18 16:36:44 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


