// Seed: 4014711721
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7
);
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output wire id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11,
    output supply0 id_12,
    input tri id_13,
    input tri1 id_14,
    input supply1 id_15,
    output supply1 id_16,
    input uwire id_17,
    input wor id_18,
    input tri id_19,
    input uwire id_20,
    output tri1 id_21
    , id_39,
    input tri id_22,
    output tri id_23,
    input tri1 id_24,
    output tri1 id_25,
    output tri id_26,
    input tri0 id_27,
    output uwire id_28,
    input supply1 id_29,
    input wor id_30,
    input supply1 id_31,
    output supply1 id_32,
    input tri id_33,
    output wor id_34,
    output tri id_35,
    input uwire id_36,
    input supply1 id_37
);
  wire id_40;
  wire id_41;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_17,
      id_1,
      id_34,
      id_27,
      id_29,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
