ARM GAS  /tmp/ccYB6hzw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.PrivateHardWareOpen,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	PrivateHardWareOpen:
  26              	.LFB251:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** #include "PhotoSensor.h"
  30:Core/Src/main.c **** #include "AdcDataHandle.h"
  31:Core/Src/main.c **** #include "ServoControl.h"
ARM GAS  /tmp/ccYB6hzw.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** static void PrivateHardWareOpen(void);
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /**
  67:Core/Src/main.c ****   * @brief  The application entry point.
  68:Core/Src/main.c ****   * @retval int
  69:Core/Src/main.c ****   */
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  /tmp/ccYB6hzw.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_DMA_Init();
  95:Core/Src/main.c ****   MX_ADC1_Init();
  96:Core/Src/main.c ****   MX_TIM4_Init();
  97:Core/Src/main.c ****   MX_TIM1_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c **** 	PrivateHardWareOpen();
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Infinite loop */
 103:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 104:Core/Src/main.c ****   while (1)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   /* USER CODE END 3 */
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief System Clock Configuration
 116:Core/Src/main.c ****   * @retval None
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** void SystemClock_Config(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 126:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 140:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  /tmp/ccYB6hzw.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 148:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 161:Core/Src/main.c **** //外部设备初始化函数，用于初始化飞镖弹体特殊外�????
 162:Core/Src/main.c **** static void PrivateHardWareOpen(void)
 163:Core/Src/main.c **** {
  28              		.loc 1 163 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 164:Core/Src/main.c ****   //光传感器初始化
 165:Core/Src/main.c ****   PhotoSensorAdcOpen();
  37              		.loc 1 165 3 view .LVU1
  38 0002 FFF7FEFF 		bl	PhotoSensorAdcOpen
  39              	.LVL0:
 166:Core/Src/main.c ****   //舵机初始化
 167:Core/Src/main.c ****   ServoControlInit();
  40              		.loc 1 167 3 view .LVU2
  41 0006 FFF7FEFF 		bl	ServoControlInit
  42              	.LVL1:
 168:Core/Src/main.c ****   
 169:Core/Src/main.c **** }
  43              		.loc 1 169 1 is_stmt 0 view .LVU3
  44 000a 08BD     		pop	{r3, pc}
  45              		.cfi_endproc
  46              	.LFE251:
  48              		.section	.text.Error_Handler,"ax",%progbits
  49              		.align	1
  50              		.global	Error_Handler
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  56              	Error_Handler:
  57              	.LFB252:
 170:Core/Src/main.c **** /* USER CODE END 4 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /**
 173:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 174:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccYB6hzw.s 			page 5


 175:Core/Src/main.c ****   */
 176:Core/Src/main.c **** void Error_Handler(void)
 177:Core/Src/main.c **** {
  58              		.loc 1 177 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ Volatile: function does not return.
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 178:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 179:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 180:Core/Src/main.c ****   __disable_irq();
  64              		.loc 1 180 3 view .LVU5
  65              	.LBB4:
  66              	.LBI4:
  67              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /tmp/ccYB6hzw.s 			page 6


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /tmp/ccYB6hzw.s 			page 7


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  68              		.loc 2 140 27 view .LVU6
  69              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  70              		.loc 2 142 3 view .LVU7
  71              		.syntax unified
  72              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  73 0000 72B6     		cpsid i
  74              	@ 0 "" 2
  75              		.thumb
  76              		.syntax unified
  77              	.L4:
  78              	.LBE5:
  79              	.LBE4:
 181:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/ccYB6hzw.s 			page 8


  80              		.loc 1 181 3 discriminator 1 view .LVU8
 182:Core/Src/main.c ****   {
 183:Core/Src/main.c ****   }
  81              		.loc 1 183 3 discriminator 1 view .LVU9
 181:Core/Src/main.c ****   while (1)
  82              		.loc 1 181 9 discriminator 1 view .LVU10
  83 0002 FEE7     		b	.L4
  84              		.cfi_endproc
  85              	.LFE252:
  87              		.section	.text.SystemClock_Config,"ax",%progbits
  88              		.align	1
  89              		.global	SystemClock_Config
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  93              		.fpu fpv4-sp-d16
  95              	SystemClock_Config:
  96              	.LFB250:
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  97              		.loc 1 119 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 80
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101 0000 00B5     		push	{lr}
 102              	.LCFI1:
 103              		.cfi_def_cfa_offset 4
 104              		.cfi_offset 14, -4
 105 0002 95B0     		sub	sp, sp, #84
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 88
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 108              		.loc 1 120 3 view .LVU12
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 109              		.loc 1 120 22 is_stmt 0 view .LVU13
 110 0004 3022     		movs	r2, #48
 111 0006 0021     		movs	r1, #0
 112 0008 08A8     		add	r0, sp, #32
 113 000a FFF7FEFF 		bl	memset
 114              	.LVL2:
 121:Core/Src/main.c **** 
 115              		.loc 1 121 3 is_stmt 1 view .LVU14
 121:Core/Src/main.c **** 
 116              		.loc 1 121 22 is_stmt 0 view .LVU15
 117 000e 0023     		movs	r3, #0
 118 0010 0393     		str	r3, [sp, #12]
 119 0012 0493     		str	r3, [sp, #16]
 120 0014 0593     		str	r3, [sp, #20]
 121 0016 0693     		str	r3, [sp, #24]
 122 0018 0793     		str	r3, [sp, #28]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 123              		.loc 1 125 3 is_stmt 1 view .LVU16
 124              	.LBB6:
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 125              		.loc 1 125 3 view .LVU17
 126 001a 0193     		str	r3, [sp, #4]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 127              		.loc 1 125 3 view .LVU18
ARM GAS  /tmp/ccYB6hzw.s 			page 9


 128 001c 1F4A     		ldr	r2, .L11
 129 001e 116C     		ldr	r1, [r2, #64]
 130 0020 41F08051 		orr	r1, r1, #268435456
 131 0024 1164     		str	r1, [r2, #64]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 132              		.loc 1 125 3 view .LVU19
 133 0026 126C     		ldr	r2, [r2, #64]
 134 0028 02F08052 		and	r2, r2, #268435456
 135 002c 0192     		str	r2, [sp, #4]
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 136              		.loc 1 125 3 view .LVU20
 137 002e 019A     		ldr	r2, [sp, #4]
 138              	.LBE6:
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 139              		.loc 1 125 3 view .LVU21
 126:Core/Src/main.c **** 
 140              		.loc 1 126 3 view .LVU22
 141              	.LBB7:
 126:Core/Src/main.c **** 
 142              		.loc 1 126 3 view .LVU23
 143 0030 0293     		str	r3, [sp, #8]
 126:Core/Src/main.c **** 
 144              		.loc 1 126 3 view .LVU24
 145 0032 1B49     		ldr	r1, .L11+4
 146 0034 0A68     		ldr	r2, [r1]
 147 0036 22F44042 		bic	r2, r2, #49152
 148 003a 42F40042 		orr	r2, r2, #32768
 149 003e 0A60     		str	r2, [r1]
 126:Core/Src/main.c **** 
 150              		.loc 1 126 3 view .LVU25
 151 0040 0A68     		ldr	r2, [r1]
 152 0042 02F44042 		and	r2, r2, #49152
 153 0046 0292     		str	r2, [sp, #8]
 126:Core/Src/main.c **** 
 154              		.loc 1 126 3 view .LVU26
 155 0048 029A     		ldr	r2, [sp, #8]
 156              	.LBE7:
 126:Core/Src/main.c **** 
 157              		.loc 1 126 3 view .LVU27
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 158              		.loc 1 131 3 view .LVU28
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 159              		.loc 1 131 36 is_stmt 0 view .LVU29
 160 004a 0222     		movs	r2, #2
 161 004c 0892     		str	r2, [sp, #32]
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 162              		.loc 1 132 3 is_stmt 1 view .LVU30
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 163              		.loc 1 132 30 is_stmt 0 view .LVU31
 164 004e 0121     		movs	r1, #1
 165 0050 0B91     		str	r1, [sp, #44]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 166              		.loc 1 133 3 is_stmt 1 view .LVU32
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 167              		.loc 1 133 41 is_stmt 0 view .LVU33
 168 0052 1021     		movs	r1, #16
 169 0054 0C91     		str	r1, [sp, #48]
ARM GAS  /tmp/ccYB6hzw.s 			page 10


 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 170              		.loc 1 134 3 is_stmt 1 view .LVU34
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 171              		.loc 1 134 34 is_stmt 0 view .LVU35
 172 0056 0E92     		str	r2, [sp, #56]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 173              		.loc 1 135 3 is_stmt 1 view .LVU36
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 174              		.loc 1 135 35 is_stmt 0 view .LVU37
 175 0058 0F93     		str	r3, [sp, #60]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 176              		.loc 1 136 3 is_stmt 1 view .LVU38
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 177              		.loc 1 136 30 is_stmt 0 view .LVU39
 178 005a 0823     		movs	r3, #8
 179 005c 1093     		str	r3, [sp, #64]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 180              		.loc 1 137 3 is_stmt 1 view .LVU40
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 181              		.loc 1 137 30 is_stmt 0 view .LVU41
 182 005e 5423     		movs	r3, #84
 183 0060 1193     		str	r3, [sp, #68]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 184              		.loc 1 138 3 is_stmt 1 view .LVU42
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 185              		.loc 1 138 30 is_stmt 0 view .LVU43
 186 0062 1292     		str	r2, [sp, #72]
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 187              		.loc 1 139 3 is_stmt 1 view .LVU44
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 188              		.loc 1 139 30 is_stmt 0 view .LVU45
 189 0064 0423     		movs	r3, #4
 190 0066 1393     		str	r3, [sp, #76]
 140:Core/Src/main.c ****   {
 191              		.loc 1 140 3 is_stmt 1 view .LVU46
 140:Core/Src/main.c ****   {
 192              		.loc 1 140 7 is_stmt 0 view .LVU47
 193 0068 08A8     		add	r0, sp, #32
 194 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 195              	.LVL3:
 140:Core/Src/main.c ****   {
 196              		.loc 1 140 6 view .LVU48
 197 006e 80B9     		cbnz	r0, .L9
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 198              		.loc 1 147 3 is_stmt 1 view .LVU49
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 199              		.loc 1 147 31 is_stmt 0 view .LVU50
 200 0070 0F23     		movs	r3, #15
 201 0072 0393     		str	r3, [sp, #12]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 202              		.loc 1 149 3 is_stmt 1 view .LVU51
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 203              		.loc 1 149 34 is_stmt 0 view .LVU52
 204 0074 0221     		movs	r1, #2
 205 0076 0491     		str	r1, [sp, #16]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 206              		.loc 1 150 3 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccYB6hzw.s 			page 11


 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 207              		.loc 1 150 35 is_stmt 0 view .LVU54
 208 0078 0023     		movs	r3, #0
 209 007a 0593     		str	r3, [sp, #20]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 210              		.loc 1 151 3 is_stmt 1 view .LVU55
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211              		.loc 1 151 36 is_stmt 0 view .LVU56
 212 007c 4FF48052 		mov	r2, #4096
 213 0080 0692     		str	r2, [sp, #24]
 152:Core/Src/main.c **** 
 214              		.loc 1 152 3 is_stmt 1 view .LVU57
 152:Core/Src/main.c **** 
 215              		.loc 1 152 36 is_stmt 0 view .LVU58
 216 0082 0793     		str	r3, [sp, #28]
 154:Core/Src/main.c ****   {
 217              		.loc 1 154 3 is_stmt 1 view .LVU59
 154:Core/Src/main.c ****   {
 218              		.loc 1 154 7 is_stmt 0 view .LVU60
 219 0084 03A8     		add	r0, sp, #12
 220 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 221              	.LVL4:
 154:Core/Src/main.c ****   {
 222              		.loc 1 154 6 view .LVU61
 223 008a 20B9     		cbnz	r0, .L10
 158:Core/Src/main.c **** 
 224              		.loc 1 158 1 view .LVU62
 225 008c 15B0     		add	sp, sp, #84
 226              	.LCFI3:
 227              		.cfi_remember_state
 228              		.cfi_def_cfa_offset 4
 229              		@ sp needed
 230 008e 5DF804FB 		ldr	pc, [sp], #4
 231              	.L9:
 232              	.LCFI4:
 233              		.cfi_restore_state
 142:Core/Src/main.c ****   }
 234              		.loc 1 142 5 is_stmt 1 view .LVU63
 235 0092 FFF7FEFF 		bl	Error_Handler
 236              	.LVL5:
 237              	.L10:
 156:Core/Src/main.c ****   }
 238              		.loc 1 156 5 view .LVU64
 239 0096 FFF7FEFF 		bl	Error_Handler
 240              	.LVL6:
 241              	.L12:
 242 009a 00BF     		.align	2
 243              	.L11:
 244 009c 00380240 		.word	1073887232
 245 00a0 00700040 		.word	1073770496
 246              		.cfi_endproc
 247              	.LFE250:
 249              		.section	.text.main,"ax",%progbits
 250              		.align	1
 251              		.global	main
 252              		.syntax unified
 253              		.thumb
ARM GAS  /tmp/ccYB6hzw.s 			page 12


 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	main:
 258              	.LFB249:
  71:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 259              		.loc 1 71 1 view -0
 260              		.cfi_startproc
 261              		@ Volatile: function does not return.
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264 0000 08B5     		push	{r3, lr}
 265              	.LCFI5:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 3, -8
 268              		.cfi_offset 14, -4
  79:Core/Src/main.c **** 
 269              		.loc 1 79 3 view .LVU66
 270 0002 FFF7FEFF 		bl	HAL_Init
 271              	.LVL7:
  86:Core/Src/main.c **** 
 272              		.loc 1 86 3 view .LVU67
 273 0006 FFF7FEFF 		bl	SystemClock_Config
 274              	.LVL8:
  93:Core/Src/main.c ****   MX_DMA_Init();
 275              		.loc 1 93 3 view .LVU68
 276 000a FFF7FEFF 		bl	MX_GPIO_Init
 277              	.LVL9:
  94:Core/Src/main.c ****   MX_ADC1_Init();
 278              		.loc 1 94 3 view .LVU69
 279 000e FFF7FEFF 		bl	MX_DMA_Init
 280              	.LVL10:
  95:Core/Src/main.c ****   MX_TIM4_Init();
 281              		.loc 1 95 3 view .LVU70
 282 0012 FFF7FEFF 		bl	MX_ADC1_Init
 283              	.LVL11:
  96:Core/Src/main.c ****   MX_TIM1_Init();
 284              		.loc 1 96 3 view .LVU71
 285 0016 FFF7FEFF 		bl	MX_TIM4_Init
 286              	.LVL12:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 287              		.loc 1 97 3 view .LVU72
 288 001a FFF7FEFF 		bl	MX_TIM1_Init
 289              	.LVL13:
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 290              		.loc 1 99 2 view .LVU73
 291 001e FFF7FEFF 		bl	PrivateHardWareOpen
 292              	.LVL14:
 293              	.L14:
 104:Core/Src/main.c ****   {
 294              		.loc 1 104 3 discriminator 1 view .LVU74
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 295              		.loc 1 110 3 discriminator 1 view .LVU75
 104:Core/Src/main.c ****   {
 296              		.loc 1 104 9 discriminator 1 view .LVU76
 297 0022 FEE7     		b	.L14
 298              		.cfi_endproc
 299              	.LFE249:
ARM GAS  /tmp/ccYB6hzw.s 			page 13


 301              		.text
 302              	.Letext0:
 303              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 304              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 305              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 306              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 307              		.file 7 "user/hardware/inc/PhotoSensor.h"
 308              		.file 8 "user/hardware/inc/ServoControl.h"
 309              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 310              		.file 10 "Core/Inc/gpio.h"
 311              		.file 11 "Core/Inc/dma.h"
 312              		.file 12 "Core/Inc/adc.h"
 313              		.file 13 "Core/Inc/tim.h"
 314              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 315              		.file 15 "<built-in>"
ARM GAS  /tmp/ccYB6hzw.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccYB6hzw.s:18     .text.PrivateHardWareOpen:0000000000000000 $t
     /tmp/ccYB6hzw.s:25     .text.PrivateHardWareOpen:0000000000000000 PrivateHardWareOpen
     /tmp/ccYB6hzw.s:49     .text.Error_Handler:0000000000000000 $t
     /tmp/ccYB6hzw.s:56     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccYB6hzw.s:88     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccYB6hzw.s:95     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccYB6hzw.s:244    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccYB6hzw.s:250    .text.main:0000000000000000 $t
     /tmp/ccYB6hzw.s:257    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
PhotoSensorAdcOpen
ServoControlInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_TIM4_Init
MX_TIM1_Init
