Return-Path: <devicetree+bounces-298617-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id WKhuCbIKCGqPWAMAu9opvQ
	(envelope-from <devicetree+bounces-298617-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Sat, 16 May 2026 08:12:02 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 8CFB755A72B
	for <lists+devicetree@lfdr.de>; Sat, 16 May 2026 08:12:01 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 8FF9930158B5
	for <lists+devicetree@lfdr.de>; Sat, 16 May 2026 06:12:00 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 3887B2192FA;
	Sat, 16 May 2026 06:11:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="iGigTyEg"
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15A7C31717C
	for <devicetree@vger.kernel.org>; Sat, 16 May 2026 06:11:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778911918; cv=none; b=fYZu+fTjyoTDaHso5VKmTZUe8IlDSk1RdnZgFAOOUQUDdPYvyawbHHZc4QbWYp+xx+f+Ma3lv7LEtNwfORyM3mopEyFVqb8xqwJyZFclqQpgH6CeiNc3jJvlp+ZcvLJ6OgoI67qDl7ldbDJwE4+zSGWNv/rE0pouJ83JtFGrBEI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778911918; c=relaxed/simple;
	bh=m8zHdqHB9qoOb8ZczozE6BpuIl3ezBnhCyalX5zcN7g=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=HpKvyfbSN3Ppy6O1cNU2tlHl8XYYLUrttmmwEzqMqKKchzb1G2f0rPbc/mfq75xleomhHoyydnYpoOAJSihaFPrA/HQAfPROVAe2EF5EHzV3ZENShe/DVSK1ufxzHxrmU2VfdC2iVCOzYJmmwLJKTRYLRxVc054TgBLMEkDsmD0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=iGigTyEg; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id AE6C0C2BCB8
	for <devicetree@vger.kernel.org>; Sat, 16 May 2026 06:11:57 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1778911917;
	bh=m8zHdqHB9qoOb8ZczozE6BpuIl3ezBnhCyalX5zcN7g=;
	h=References:In-Reply-To:Reply-To:From:Date:Subject:To:Cc:From;
	b=iGigTyEgF37MpZsfozbubez7CVe4rUBHolYZ96FNCTLC/Cy7RBUP7RYt45zXs0kFk
	 V9MWnzl9ipefOjZu0Ac1E8DOoKNt3xZaJCKkqJfZKqoxhvOH+LqUm78qChT+OBqxrc
	 +/1GpDI6dFDn6kE8dUpIUOvWoPVQUxhYfd1/jO6MXz/itbDBXEWPVJSlRLyt0RqB2D
	 nijCXZraaoQn+W2hnkL+5fRr2ZuaN5CKeAakFNXUF9QpRLQBcIIdfDXQkvNUvLWWOk
	 F3wC0aYIg50suUq8WkGP3zJdVm7ad1y23IVWa4EPHJNYL62l+VmFE/+7WT/071bzj8
	 YjD+oSyWECjqg==
Received: by mail-lj1-f173.google.com with SMTP id 38308e7fff4ca-38e84ed22bdso8647511fa.2
        for <devicetree@vger.kernel.org>; Fri, 15 May 2026 23:11:57 -0700 (PDT)
X-Forwarded-Encrypted: i=1; AFNElJ8d29Gah06USIaP5NjPz6bOIu3QkqXBiPLOPBsQit0Pdp5k/r+nlmixFX4miZXX54q5yjKKYDaUbxzL@vger.kernel.org
X-Gm-Message-State: AOJu0Yxt+xdsB96T8cIX7NZEyhRpsp5a7TQYLpBBsSlguFPM2ydpdKIR
	vGam+9mXp5Dx+luk9ikcBlMAHZLaIaWu3rP4ldneMh0J3VUKYB8H06XtCuHVuvg7gCeZFPVtEVm
	yB9+DuCzGtHrGPnmpMipHXe8yjg/+zWY=
X-Received: by 2002:a05:651c:4188:b0:385:dde5:1bf3 with SMTP id
 38308e7fff4ca-39561adf7damr18828581fa.6.1778911916095; Fri, 15 May 2026
 23:11:56 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260511221741.25888-1-andre.przywara@arm.com>
 <CAGb2v64u4sqwiiQcEBg-XvmJ2DLEpSj-_AWNbp14RAp-GXP7OA@mail.gmail.com>
 <ee9fca66-d079-4ad7-9cb3-5077e8a4f6d6@arm.com> <CAGb2v66drOyBgNU0hFo356MKTFnggNmyzrANok+-U31NzZCUEw@mail.gmail.com>
 <20260515235112.3d2a0c5e@ryzen.lan>
In-Reply-To: <20260515235112.3d2a0c5e@ryzen.lan>
Reply-To: wens@kernel.org
From: Chen-Yu Tsai <wens@kernel.org>
Date: Sat, 16 May 2026 14:11:52 +0800
X-Gmail-Original-Message-ID: <CAGb2v67ZyUTfKK21-H5duAA0xNoHCQOUKN=WYtbN7fqWaqyE4g@mail.gmail.com>
X-Gm-Features: AVHnY4IeD7gLniZO5qjqEwQ99zb5tdOVe4q7o-In43rzrp6IN3-fWSvLkRMCMZU
Message-ID: <CAGb2v67ZyUTfKK21-H5duAA0xNoHCQOUKN=WYtbN7fqWaqyE4g@mail.gmail.com>
Subject: Re: [PATCH] arm64: dts: allwinner: Cubie A5E: enable SPI flash
To: Andre Przywara <andre.przywara@arm.com>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Jernej Skrabec <jernej.skrabec@gmail.com>, 
	Samuel Holland <samuel@sholland.org>, devicetree@vger.kernel.org, 
	linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Rspamd-Queue-Id: 8CFB755A72B
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20201202];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FREEMAIL_CC(0.00)[kernel.org,gmail.com,sholland.org,vger.kernel.org,lists.infradead.org,lists.linux.dev];
	FROM_HAS_DN(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[kernel.org:+];
	TO_DN_SOME(0.00)[];
	TAGGED_FROM(0.00)[bounces-298617-lists,devicetree=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	REPLYTO_DOM_NEQ_TO_DOM(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	MISSING_XM_UA(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	REPLYTO_ADDR_EQ_FROM(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[wens@kernel.org,devicetree@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCPT_COUNT_SEVEN(0.00)[9];
	HAS_REPLYTO(0.00)[wens@kernel.org];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[arm.com:email,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,mail.gmail.com:mid,0.0.0.0:email]
X-Rspamd-Action: no action

On Sat, May 16, 2026 at 5:52=E2=80=AFAM Andre Przywara <andre.przywara@arm.=
com> wrote:
>
> On Sat, 16 May 2026 00:12:17 +0800
> Chen-Yu Tsai <wens@kernel.org> wrote:
>
> > On Wed, May 13, 2026 at 5:19=E2=80=AFPM Andre Przywara <andre.przywara@=
arm.com> wrote:
> > >
> > > Hi Chen-Yu,
> > >
> > > thanks for chipping in!
> > >
> > > On 5/13/26 07:21, Chen-Yu Tsai wrote:
> > > > Hi,
> > > >
> > > > On Tue, May 12, 2026 at 6:18=E2=80=AFAM Andre Przywara <andre.przyw=
ara@arm.com> wrote:
> > > >>
> > > >> The Cubie A5E board comes with 16MiB of SPI NOR flash.
> > > >>
> > > >> Enable the SPI0 DT node and describe the configuration.
> > > >>
> > > >> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> > > >> ---
> > > >>   .../boot/dts/allwinner/sun55i-a527-cubie-a5e.dts  | 15 +++++++++=
++++++
> > > >>   1 file changed, 15 insertions(+)
> > > >>
> > > >> diff --git a/arch/arm64/boot/dts/allwinner/sun55i-a527-cubie-a5e.d=
ts b/arch/arm64/boot/dts/allwinner/sun55i-a527-cubie-a5e.dts
> > > >> index bfdf1728cd14b..7ad22fc85d1fd 100644
> > > >> --- a/arch/arm64/boot/dts/allwinner/sun55i-a527-cubie-a5e.dts
> > > >> +++ b/arch/arm64/boot/dts/allwinner/sun55i-a527-cubie-a5e.dts
> > > >> @@ -344,6 +344,21 @@ &r_pio {
> > > >>          vcc-pm-supply =3D <&reg_aldo3>;
> > > >>   };
> > > >>
> > > >> +&spi0  {
> > > >> +       pinctrl-names =3D "default";
> > > >> +       pinctrl-0 =3D <&spi0_pc_pins>, <&spi0_cs0_pc_pin>,
> > > >> +                   <&spi0_hold_pc_pin>, <&spi0_wp_pc_pin>;
> > > >
> > > > This whole thing needs to be an overlay. The HOLD and WP pins
> > > > conflict with eMMC usage, so it seems that Radxa only populates
> > > > one or the other.
> > > >
> > > > If you look at the pictures on their official website, you'll see t=
he
> > > > SPI NOR chip populated, but not the eMMC chip. On the linux-sunxi w=
iki
> > > > page, you'll see the opposite.
> > >
> > > Well, I have a hard time spotting any actual eMMC SKUs in the shops a=
nyway.
> > > But you are right, the hold and WP pins conflict with eMMC, whereas t=
he
> > > other pins are not.
> > >
> > > > And you probably want to enable QSPI, like Sashiko mentioned.
> > >
> > > Well, in the interest of keeping this simple and enabling the usage o=
f
> > > SPI flash for all the users out there, I'd rather drop the extra pins=
.
> > > This is mostly really useful for booting the firmware, maybe loading =
a
> > > tiny kernel or other data once, so performance is not a big concern i=
n
> > > this use case. The BootROM surely does not use QSPI.
> >
> > Given that the pins are tied on physically, if someone then enables mmc=
2
> > for a potentially present eMMC, the two pins could be toggled by the
> > MMC controller, causing the flash to misbehave. I'm slightly concerned
> > about this possibility.
>
> That's a good point, but that means it's really a hardware design
> issue: you cannot have SPI together with eMMC on this board.
>
> I don't know if Radxa ships the eMMC SKUs without SPI flash, I
> will try to query Tom Cubie about this.
>
> I would prefer to go with SPI flash, at least for now: I think that's
> what most users have, and the eMMC versions are rare so far? Since we
> don't have an eMMC node in the DT anyway, that should be fine for now.
> If someone adds eMMC support later, we would need to figure this out.
> We could mark one as disabled, and leave it up to users (or U-Boot)
> to decide which to enable.
> On the H6 there is a similar problem: PC5 is both SPI0_CS and MMC2_CMD,
> so on the PineH64 we disable the SPI flash, in favour of eMMC, which is
> more useful for users (but sunxi-fel SPI access and U-Boot SPI loading
> work nevertheless). But given the apparent prevalence of SPI boards vs.
> those with eMMC for the Cubie A5E, I would go with SPI on this one.
>
> Does that make sense? Any thoughts?

In that case it might be better to enable it with full QSPI. The pin
conflicts can also serve as a lockout against enabling both. Just need
to document it properly.


ChenYu

> Cheers,
> Andre
>
> > > And as you say, if people are really interested in the last bit of
> > > performance, they can use an overlay.
> > >
> > > Cheers,
> > > Andre
> > >
> > > >
> > > >
> > > > ChenYu
> > > >
> > > >
> > > >> +       status =3D "okay";
> > > >> +
> > > >> +       flash@0 {
> > > >> +               compatible =3D "winbond,w25q128", "jedec,spi-nor";
> > > >> +               reg =3D <0>;
> > > >> +               spi-max-frequency =3D <40000000>;
> > > >> +               #address-cells =3D <1>;
> > > >> +               #size-cells =3D <1>;
> > > >> +       };
> > > >> +};
> > > >> +
> > > >>   &uart0 {
> > > >>          pinctrl-names =3D "default";
> > > >>          pinctrl-0 =3D <&uart0_pb_pins>;
> > > >> --
> > > >> 2.46.4
> > > >>
> > > >
> > >
> >
>

