è„šæœ¬å¯åŠ¨äºŽ 2017å¹´06æœˆ02æ—¥ æ˜ŸæœŸäº” 00æ—¶46åˆ†34ç§’
[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/00-balnk]1;..fpga/00-balnk[0m[27m[24m[J[01;32mâžœ  [36m00-balnk[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=script -f output.txt[20Dvim scrpt.sh        [8D[12Dmake IPDIR=~/connectalip build.kc705[?1l>
]2;make IPDIR=~/connectalip build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv/../jni/topEnum.h
fatal: Needed a single revision
/bin/sh: 1: printf: 0x: not completely converted
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/00-balnk/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/00-balnk/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 00:46:43 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '0']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/00-balnk/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=0 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/00-balnk/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/00-balnk/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv:/home/yhs/clickp4_fpga/00-balnk:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/infra/MainAPI.bsv: did not find included file APIDeclGenerated.bsv in path
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file APIDefGenerated.bsv in path
syntax.preprocess /home/yhs/p4fpga/bsv/datapath/Program.bsv: did not find included file ProgDeclGenerated.bsv in path
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/clickp4_fpga/00-balnk/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Warning: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 31, column 34: (T0054)
  Field not defined: `rxReset'
Warning: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 31, column 34: (T0054)
  Field not defined: `rxClock'
Warning: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 31, column 34: (T0054)
  Field not defined: `txReset'
Warning: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 31, column 34: (T0054)
  Field not defined: `txClock'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 31, column 34: (G0047)
  Attempt to use this undetermined clock
  During elaboration of the interface output clock `txClock' at
  "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 83, column 8.
  During elaboration of `mkBoardSynth' at
  "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 83, column 8.
make[1]: *** [obj/Board.bo] é”™è¯¯ 1
make: *** [build.kc705] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/00-balnk]1;..fpga/00-balnk[0m[27m[24m[J[01;31mâžœ  [36m00-balnk[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=