<html>
<head>
<title>Treegion Scheduling</title>
</head>

<body>
<h1>Treegion Scheduling</h1>

<h2>Table of Contents</h2>

<ul>
<li><a href="#news">Latest news</a></li>
<li><a href="#intro">Introduction</a></li>
<li><a href="#contributing">Contributing</a></li>
<li><a href="#readings">Readings</a></li>
</ul>

<h2><a name="news">Latest News</a></h2>

<dl>
<dt>2005-12-16</dt>
<dd><p>Creation of sched-treegion-branch.</p></dd>
</dl>

<h2><a name="intro">Introduction</a></h2>

<p>Instruction scheduling is one of the most important phases of compilation 
for high-performance processors. A compiler typically divides a program into 
multiple regions of code and then schedules each region. Many past efforts 
have focused on linear regions such as traces and superblocks. The linearity 
of these regions can limit speculation, leading to underutilization of 
processor resources, especially on wide-issue machines. A type of non-linear 
region called a treegion is implemented in this work. The formation and 
scheduling of treegions takes into account multiple execution paths, and the 
larger scope of treegions allows more speculation, leading to higher 
utilization and better performance.</p>

<p>The implementation currently resides on the branch.</p>

<h2><a name="contributing">Contributing</a></h2>

<p>Checkout the sched-treegion branch following the instructions found in the 
<a href="../svn.html">SVN documentation</a>.</p>

<p>When posting to the development lists, please mark messages and patches 
with [sched-treegion] in the subject. The usual contribution and testing 
rules apply.  This branch is maintained by 
<a href="mailto:mcrosier@unity.ncsu.edu">Chad Rosier</a>.</p>

<h2><a name="readings">Readings</a></h2>


<h3>Readings</h3>

<p>Lots of useful information is present at the <a
href="http://www.tinker.ncsu.edu/">TINKER Microarchitecture and
Compiler Research</a> homepage. More relevant papers:</p>

<dl>
<dt><a name="1">[1]</a></dt>

<dd>
H. Zhou, and T.M. Conte, 
<a href="http://www.tinker.ncsu.edu/symposia/interact02.pdf">
Code Size Efficiency in Global Scheduling for ILP Processors</a>,
Proceedings of the 6th Annual Workshop on the Interaction between Compilers 
and Computer Architectures (INTERACT-6), Cambridge, MA, February 2002.
</dd>

<dt><a name="2">[2]</a></dt>

<dd>
H. Zhou, M. D. Jennings, and T. M. Conte,
<a href="http://www.tinker.ncsu.edu/symposia/lcpc01.pdf">
Tree Traversal Scheduling: A Global Scheduling Technique for VLIW/EPIC 
Processors</a>, Proceedings of the 14th Annual Workshop on Languages and 
Compilers for Parallel Computing (LCPC'01), Cumberland Falls, KY, August 2001.
</dd>

<dt><a name="3">[3]</a></dt>

<dd>
W. A. Havanki, S. Banerjia, and T. M. Conte,
<a href="http://www.tinker.ncsu.edu/symposia/hpca4_treegions.pdf">
Treegion scheduling for wide-issue processors</a>, Proceedings of the 
4th International Symposium on High-Performance Computer Architecture 
(HPCA-4), Las Vegas, Feb. 1998.
</dd>

<dt><a name="4">[4]</a></dt>

<dd>
S. Banerjia, W.A. Havanki, and T.M. Conte,
<a href="http://www.tinker.ncsu.edu/symposia/europar97.pdf">
Treegion scheduling for highly parallel processors</a>, 
Proceedings of the 3rd International Euro-Par Conference (Euro-Par'97), 
Passau, Germany, pp.1074-1078, Aug. 1997.
</dd>
</dl>


</body>
</html>
