Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 33ff09e0ac0e485e9d8aac551a27c883 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot td_behav xil_defaultlib.td xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Memory.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'num1' [D:/vivado/vr_code/assembly_CPU/assembly_CPU.srcs/sources_1/new/Execute.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_buff
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instructionROM
Compiling module xil_defaultlib.r_instruction
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.multichose
Compiling module xil_defaultlib.mypc
Compiling module xil_defaultlib.alu_con
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.multichoose_3
Compiling module xil_defaultlib.ALU_cal
Compiling module xil_defaultlib.Execute
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Writeback
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.topone
Compiling module xil_defaultlib.td
Compiling module xil_defaultlib.glbl
Built simulation snapshot td_behav
