INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/Control_Shift/Control_Shift.srcs/sources_1/new/SHIFTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/Control_Shift/Control_Shift.srcs/sim_1/new/SHIFTER_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/Control_Shift/Control_Shift.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
