{
    "exp_name": "vtatest-gt-lpn",
    "start_time": 1753361417.2979012,
    "end_time": 1753364522.9905865,
    "success": true,
    "interrupted": false,
    "metadata": {},
    "sims": {
        "dev.host.0.vta0": {
            "class": "VTALpnBmDev",
            "cmd": [
                "/home/jiacma/SimBricks-LPN/sims/lpn/vta/vta_bm",
                "/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.mem.host.0.vta0",
                "/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.shm.host.0.vta0_ms",
                "/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.pci.host.0.vta0",
                "/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.shm.host.0.vta0",
                "0",
                "400",
                "400"
            ],
            "stdout": [
                "MemSideChannel-SOCKET: /home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.mem.host.0.vta0",
                "MemSideChannel-SHM: /home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.shm.host.0.vta0_ms",
                "PCI-SOCKET: /home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.pci.host.0.vta0",
                "PCI-SHM: /home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.shm.host.0.vta0",
                "START-TICK: 0",
                "SYNC-PERIOD: 400000",
                "PCI-LATENCY: 400000",
                "VTABm::SetupIntro",
                "insn_phy_addr: 1125122048 insn_count: 141322",
                "Func sim registered : really >",
                "setup_LPN done"
            ],
            "stderr": [
                "Intro finished ",
                "PcieIfInit finished ",
                "PcieBM sync_pci=1",
                "Register write offset=8 len=4 value=141322",
                "Register write offset=12 len=4 value=1125122048",
                "Register write offset=16 len=4 value=0",
                "Register write offset=20 len=4 value=0",
                "Register write offset=24 len=4 value=0",
                "Register write offset=28 len=4 value=0",
                "Register write offset=32 len=4 value=0",
                "Register write offset=0 len=4 value=1",
                "LAUNCHING LPN with insns: 141322",
                "io_req_map[0].size() = 32768",
                "io_req_map[1].size() = 524288",
                "io_req_map[2].size() = 32768",
                "io_req_map[3].size() = 0",
                "io_req_map[4].size() = 5",
                "io_req_map[5].size() = 1105",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "Register read offset=0 len=4 value=0",
                "VTA Run finished ",
                "Transition:dma_read_arbiter commit count=558166",
                "Place:dma_read_mem_put_buf token count=0",
                "Place:dma_read_fifo_order token count=0",
                "Place:dma_read_req_put_0 token count=0",
                "Place:dma_read_req_put_1 token count=0",
                "Place:dma_read_req_put_2 token count=0",
                "Transition:dma_read_mem_get commit count=558166",
                "Place:dma_read_send_cap token count=16",
                "Place:dma_read_req_get_0 token count=0",
                "Place:dma_read_req_get_1 token count=0",
                "Place:dma_read_req_get_2 token count=0",
                "Place:dma_read_recv_buf token count=0",
                "Transition:dma_read_recv_from_mem commit count=558166",
                "Transition:dma_read_mem_put commit count=558166",
                "Place:dma_read_SINK token count=0",
                "Transition:dma_write_arbiter commit count=32768",
                "Place:dma_write_mem_put_buf token count=0",
                "Place:dma_write_fifo_order token count=0",
                "Place:dma_write_req_put_0 token count=0",
                "Transition:dma_write_mem_get commit count=32768",
                "Place:dma_write_send_cap token count=16",
                "Place:dma_write_req_get_0 token count=0",
                "Place:dma_write_recv_buf token count=0",
                "Transition:dma_write_recv_from_mem commit count=32768",
                "Transition:dma_write_mem_put commit count=32768",
                "Place:dma_write_SINK token count=0",
                "Transition:t13 commit count=1",
                "Place:psReadCmd token count=0",
                "Place:plaunch token count=0",
                "Transition:tload_insn_pre commit count=1105",
                "Place:load_insn_cmd token count=0",
                "Place:pcontrol token count=1",
                "Transition:tload_insn_post commit count=1105",
                "Place:psDrain token count=0",
                "Place:pcontrol_prime token count=0",
                "Place:pnumInsn token count=0",
                "Transition:t12 commit count=1105",
                "Transition:t14 commit count=67586",
                "Place:pload_inst_q token count=0",
                "Place:pload_cap token count=512",
                "Transition:t15 commit count=40966",
                "Place:pcompute_inst_q token count=0",
                "Place:pcompute_cap token count=512",
                "Transition:t16 commit count=32770",
                "Place:pstore_inst_q token count=0",
                "Place:pstore_cap token count=512",
                "Transition:tload_launch commit count=67586",
                "Place:pload_process token count=0",
                "Place:pcompute2load token count=0",
                "Place:pload_ctrl token count=1",
                "Transition:load_done commit count=67586",
                "Place:pload_done token count=67586",
                "Place:pload2compute token count=0",
                "Transition:store_launch commit count=32770",
                "Place:pstore_process token count=0",
                "Place:pcompute2store token count=0",
                "Place:pstore_ctrl token count=1",
                "Transition:store_done commit count=32770",
                "Place:pstore_done token count=32770",
                "Place:pstore2compute token count=1",
                "Transition:compute_launch commit count=40966",
                "Place:pcompute_process token count=0",
                "Place:pcompute_ctrl token count=1",
                "Transition:compute_done commit count=40966",
                "Place:pcompute_done token count=40966",
                "io_pending_req_map[0].size() = 0",
                "io_pending_req_map[1].size() = 0",
                "io_pending_req_map[2].size() = 0",
                "io_pending_req_map[3].size() = 0",
                "io_pending_req_map[4].size() = 0",
                "io_pending_req_map[5].size() = 0",
                "io_req_map[0].size() = 0",
                "io_req_map[1].size() = 0",
                "io_req_map[2].size() = 0",
                "io_req_map[3].size() = 0",
                "io_req_map[4].size() = 0",
                "io_req_map[5].size() = 0",
                "Register read offset=0 len=4 value=2",
                "warning: ignoring SimBricks DevCtrl message with flags 1",
                "warning: ignoring SimBricks DevCtrl message with flags 0",
                "poll_h2d: peer terminated"
            ]
        },
        "host.host.0": {
            "class": "CustomGem5",
            "cmd": [
                "/home/jiacma/SimBricks-LPN/sims/external/gem5/build/X86/gem5.fast",
                "--outdir=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/gem5-out.host.0",
                "/home/jiacma/SimBricks-LPN/sims/external/gem5/configs/simbricks/simbricks.py",
                "--caches",
                "--l2cache",
                "--l3cache",
                "--l1d_size=32kB",
                "--l1i_size=32kB",
                "--l2_size=1024kB",
                "--l3_size=36864kB",
                "--l1d_assoc=8",
                "--l1i_assoc=8",
                "--l2_assoc=16",
                "--l3_assoc=9",
                "--cacheline_size=64",
                "--cpu-clock=3GHz",
                "--sys-clock=1GHz",
                "--checkpoint-dir=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/0/gem5-cp.host.0",
                "--kernel=/home/jiacma/SimBricks-LPN/images/vmlinux",
                "--disk-image=/home/jiacma/SimBricks-LPN/images/output-vta_classification/vta_classification.raw",
                "--disk-image=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/cfg.host.0.tar",
                "--cpu-type=O3CPU",
                "--mem-size=3072MB",
                "--num-cpus=1",
                "--mem-type=DDR4_3200_16x4",
                "--command-line-append= memmap=512M!1G",
                "-r",
                "1",
                "--simbricks-pci=connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.pci.host.0.vta0:latency=400ns:sync_interval=400ns:sync",
                "--simbricks-mem_sidechannel=connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.mem.host.0.vta0"
            ],
            "stdout": [
                "Global frequency set at 1000000000000 ticks per second",
                "gem5 Simulator System.  https://www.gem5.org",
                "gem5 is copyrighted software; use the --copyright option for details.",
                "",
                "gem5 version 24.0.0.1",
                "gem5 compiled Jul 21 2025 11:09:49",
                "gem5 started Jul 24 2025 14:50:22",
                "gem5 executing on icdslab6, pid 3318056",
                "command line: /home/jiacma/SimBricks-LPN/sims/external/gem5/build/X86/gem5.fast --outdir=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/gem5-out.host.0 /home/jiacma/SimBricks-LPN/sims/external/gem5/configs/simbricks/simbricks.py --caches --l2cache --l3cache --l1d_size=32kB --l1i_size=32kB --l2_size=1024kB --l3_size=36864kB --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --l3_assoc=9 --cacheline_size=64 --cpu-clock=3GHz --sys-clock=1GHz --checkpoint-dir=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/0/gem5-cp.host.0 --kernel=/home/jiacma/SimBricks-LPN/images/vmlinux --disk-image=/home/jiacma/SimBricks-LPN/images/output-vta_classification/vta_classification.raw --disk-image=/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/cfg.host.0.tar --cpu-type=O3CPU --mem-size=3072MB --num-cpus=1 --mem-type=DDR4_3200_16x4 '--command-line-append= memmap=512M!1G' -r 1 --simbricks-pci=connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.pci.host.0.vta0:latency=400ns:sync_interval=400ns:sync --simbricks-mem_sidechannel=connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.mem.host.0.vta0",
                "",
                "info: Standard input is not a terminal, disabling listeners.",
                "adding simbricks pci: connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.pci.host.0.vta0:latency=400ns:sync_interval=400ns:sync",
                "adding simbricks mem_sidechannel: connect:/home/jiacma/SimBricks-LPN/experiments/out/vtatest-gt-lpn/1/dev.mem.host.0.vta0",
                "connecting 1 pci & eth simbricks adapters",
                "connecting 0 mem simbricks adapters",
                "== L3 debug 9 37748736",
                "==!! L2 debug 16 1048576",
                "MJC: BaseCPU.py: addPrivateSplitL1Caches",
                "MJC: BaseCPU.py: addPrivateSplitL2Cache",
                "Switch at curTick count:10000",
                "Switched CPUS @ tick 14121125504678",
                "switching cpus",
                "**** REAL SIMULATION ****",
                "[   14.016949] vfio-pci 0000:00:05.0: enabling device (0000 -> 0002)\r",
                "[   14.016949] vfio-pci 0000:00:05.0: can't find IRQ for PCI INT A; probably buggy MP table\r",
                "[   14.016949] vfio-pci 0000:00:05.0: vfio-noiommu device opened by user (python3:339)\r",
                "total vta_time so far: 262960024\r",
                "Time taken 286956376 ns\r",
                "Successful blocked matrix multiply test!\r",
                "2012-01-01 00:00:14.356 INFO finish serving ('127.0.0.1', 51244)\r",
                "+ m5 checkpoint\r",
                "Writing checkpoint",
                "+ m5 exit\r",
                "Exiting @ tick 14530651545924 because m5_exit instruction encountered"
            ],
            "stderr": [
                "src/mem/dram_interface.cc:690: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (4096 Mbytes)",
                "src/sim/kernel_workload.cc:46: info: kernel located at: /home/jiacma/SimBricks-LPN/images/vmlinux",
                "src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.",
                "src/dev/serial/terminal.cc:174: warn: Sockets disabled, not accepting terminal connections",
                "src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections",
                "src/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.",
                "warn: No dot file generated. Please install pydot to generate the dot file and pdf.",
                "src/sim/simulate.cc:199: info: Entering event queue @ 14121125494678.  Starting simulation...",
                "src/sim/simulate.cc:199: info: Entering event queue @ 14121125504678.  Starting simulation...",
                "src/sim/power_state.cc:105: warn: PowerState: Already in the requested power state, request ignored",
                "src/sim/simulate.cc:199: info: Entering event queue @ 14121125504901.  Starting simulation...",
                "build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented",
                "src/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!",
                "src/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.",
                "build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'prefetch_nta' unimplemented",
                "src/sim/simulate.cc:199: info: Entering event queue @ 14530479012963.  Starting simulation...",
                "src/sim/simulate.cc:199: info: Entering event queue @ 14530479377963.  Starting simulation..."
            ]
        }
    }
}