

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Fri Feb 11 17:22:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       14|  40.000 ns|  0.140 us|    4|   14|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 34 
5 --> 6 
6 --> 36 35 34 7 26 30 
7 --> 8 13 18 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 34 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 34 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 34 
23 --> 24 25 
24 --> 34 
25 --> 34 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 
35 --> 34 
36 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [../src/ban_s3.cpp:74]   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [../src/ban_s3.cpp:74]   --->   Operation 38 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [../src/ban_s3.cpp:74]   --->   Operation 39 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban_s3.cpp:74]   --->   Operation 40 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:74]   --->   Operation 41 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_3" [../src/ban_s3.cpp:22]   --->   Operation 42 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.26ns)   --->   "%icmp_ln22 = icmp_eq  i32 %c_p, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:22]   --->   Operation 44 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:22]   --->   Operation 45 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [../src/ban_s3.cpp:22]   --->   Operation 46 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 47 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 55, i32 62" [../src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'tmp' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 32, i32 54" [../src/ban_s3.cpp:22]   --->   Operation 49 'partselect' 'trunc_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln22_1 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 50 'icmp' 'icmp_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.21ns)   --->   "%icmp_ln22_2 = icmp_eq  i23 %trunc_ln22_1, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 51 'icmp' 'icmp_ln22_2' <Predicate = (icmp_ln22)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_2, i1 %icmp_ln22_1" [../src/ban_s3.cpp:22]   --->   Operation 52 'or' 'or_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/2] (2.82ns)   --->   "%tmp_s = fcmp_oeq  i32 %bitcast_ln22, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 53 'fcmp' 'tmp_s' <Predicate = (icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_s" [../src/ban_s3.cpp:22]   --->   Operation 54 'and' 'and_ln22' <Predicate = (icmp_ln22)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %_ZNK3BaneqEf.exit.thread, void" [../src/ban_s3.cpp:22]   --->   Operation 55 'br' 'br_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK3BaneqEf.exit.thread10" [../src/ban_s3.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:22]   --->   Operation 57 'partselect' 'trunc_ln22_2' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %trunc_ln22_2" [../src/ban_s3.cpp:22]   --->   Operation 58 'bitcast' 'bitcast_ln22_1' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln22_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 59 'fcmp' 'tmp_1' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 87, i32 94" [../src/ban_s3.cpp:22]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 64, i32 86" [../src/ban_s3.cpp:22]   --->   Operation 61 'partselect' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.86ns)   --->   "%icmp_ln22_3 = icmp_ne  i8 %tmp_9, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 62 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_3, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 63 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22_1 = or i1 %icmp_ln22_5, i1 %icmp_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 64 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (2.82ns)   --->   "%tmp_1 = fcmp_oeq  i32 %bitcast_ln22_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_1 = and i1 %or_ln22_1, i1 %tmp_1" [../src/ban_s3.cpp:22]   --->   Operation 66 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_1, void %_ZNK3BaneqEf.exit.thread10, void %_ZNK3BaneqEf.exit" [../src/ban_s3.cpp:22]   --->   Operation 67 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:22]   --->   Operation 68 'partselect' 'trunc_ln22_4' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 69 'bitcast' 'bitcast_ln22_2' <Predicate = (and_ln22_1)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.82ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 70 'fcmp' 'tmp_3' <Predicate = (and_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_3, i32 119, i32 126" [../src/ban_s3.cpp:22]   --->   Operation 71 'partselect' 'tmp_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_3, i32 96, i32 118" [../src/ban_s3.cpp:22]   --->   Operation 72 'partselect' 'trunc_ln22_5' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.86ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_2, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 73 'icmp' 'icmp_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.21ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_5, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_7' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_2)   --->   "%or_ln22_2 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [../src/ban_s3.cpp:22]   --->   Operation 75 'or' 'or_ln22_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (2.82ns)   --->   "%tmp_3 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 76 'fcmp' 'tmp_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_2 = and i1 %or_ln22_2, i1 %tmp_3" [../src/ban_s3.cpp:22]   --->   Operation 77 'and' 'and_ln22_2' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.94ns)   --->   "%br_ln77 = br i1 %and_ln22_2, void %_ZNK3BaneqEf.exit.thread10, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:77]   --->   Operation 78 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_1)> <Delay = 0.94>
ST_4 : Operation 79 [2/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 79 'fcmp' 'tmp_5' <Predicate = (!and_ln22_2) | (!and_ln22_1) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 80 [1/1] (1.26ns)   --->   "%icmp_ln22_4 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 80 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %p_read_2" [../src/ban_s3.cpp:22]   --->   Operation 81 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_3, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i32 %bitcast_ln22_3" [../src/ban_s3.cpp:22]   --->   Operation 83 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 84 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.21ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_6, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%or_ln22_3 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [../src/ban_s3.cpp:22]   --->   Operation 86 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (2.82ns)   --->   "%tmp_5 = fcmp_oeq  i32 %p_read_2, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 87 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%and_ln22_3 = and i1 %or_ln22_3, i1 %tmp_5" [../src/ban_s3.cpp:22]   --->   Operation 88 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln22_4 = and i1 %and_ln22_3, i1 %icmp_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 89 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_4, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:22]   --->   Operation 90 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (2.82ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:80]   --->   Operation 91 'fcmp' 'tmp_7' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (2.82ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 92 'fcmp' 'tmp_10' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %p_read_1" [../src/ban_s3.cpp:80]   --->   Operation 93 'bitcast' 'bitcast_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [../src/ban_s3.cpp:80]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [../src/ban_s3.cpp:80]   --->   Operation 95 'trunc' 'trunc_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.86ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_6, i8 255" [../src/ban_s3.cpp:80]   --->   Operation 96 'icmp' 'icmp_ln80' <Predicate = (and_ln22_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (1.21ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [../src/ban_s3.cpp:80]   --->   Operation 97 'icmp' 'icmp_ln80_1' <Predicate = (and_ln22_4)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [../src/ban_s3.cpp:80]   --->   Operation 98 'or' 'or_ln80' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (2.82ns)   --->   "%tmp_7 = fcmp_oeq  i32 %p_read_1, i32 0" [../src/ban_s3.cpp:80]   --->   Operation 99 'fcmp' 'tmp_7' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%and_ln80_1 = and i1 %or_ln80, i1 %tmp_7" [../src/ban_s3.cpp:80]   --->   Operation 100 'and' 'and_ln80_1' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %p_read" [../src/ban_s3.cpp:22]   --->   Operation 101 'bitcast' 'bitcast_ln22_4' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [../src/ban_s3.cpp:22]   --->   Operation 102 'partselect' 'tmp_8' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i32 %bitcast_ln22_4" [../src/ban_s3.cpp:22]   --->   Operation 103 'trunc' 'trunc_ln22_7' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.86ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban_s3.cpp:22]   --->   Operation 104 'icmp' 'icmp_ln22_10' <Predicate = (and_ln22_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.21ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_7, i23 0" [../src/ban_s3.cpp:22]   --->   Operation 105 'icmp' 'icmp_ln22_11' <Predicate = (and_ln22_4)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln22_4 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [../src/ban_s3.cpp:22]   --->   Operation 106 'or' 'or_ln22_4' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/2] (2.82ns)   --->   "%tmp_10 = fcmp_oeq  i32 %p_read, i32 0" [../src/ban_s3.cpp:22]   --->   Operation 107 'fcmp' 'tmp_10' <Predicate = (and_ln22_4)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%and_ln22_5 = and i1 %or_ln22_4, i1 %tmp_10" [../src/ban_s3.cpp:22]   --->   Operation 108 'and' 'and_ln22_5' <Predicate = (and_ln22_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %and_ln80_1, i1 %and_ln22_5" [../src/ban_s3.cpp:80]   --->   Operation 109 'and' 'and_ln80' <Predicate = (and_ln22_4)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln80, void %_ZNK3BaneqEf.12.exit.thread19, void" [../src/ban_s3.cpp:22]   --->   Operation 110 'br' 'br_ln22' <Predicate = (and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.51ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [../src/ban_s3.cpp:83]   --->   Operation 111 'sub' 'diff_p' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.26ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban_s3.cpp:86]   --->   Operation 112 'icmp' 'icmp_ln86' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [../src/ban_s3.cpp:86]   --->   Operation 113 'br' 'br_ln86' <Predicate = (!and_ln80) | (!and_ln22_4)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.26ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:89]   --->   Operation 114 'icmp' 'icmp_ln89' <Predicate = (!and_ln80 & !icmp_ln86) | (!and_ln22_4 & !icmp_ln86)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.94ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:89]   --->   Operation 115 'br' 'br_ln89' <Predicate = (!and_ln80 & !icmp_ln86) | (!and_ln22_4 & !icmp_ln86)> <Delay = 0.94>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban_s3.cpp:93]   --->   Operation 116 'bitselect' 'tmp_11' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:64]   --->   Operation 117 'partselect' 'trunc_ln8' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln8" [../src/ban_s3.cpp:64]   --->   Operation 118 'bitcast' 'bitcast_ln64' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_11, void, void" [../src/ban_s3.cpp:93]   --->   Operation 119 'br' 'br_ln93' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.26ns)   --->   "%icmp_ln53 = icmp_eq  i32 %diff_p, i32 4294967294" [../src/ban_s3.cpp:53]   --->   Operation 120 'icmp' 'icmp_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit" [../src/ban_s3.cpp:53]   --->   Operation 121 'br' 'br_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.84>
ST_6 : Operation 122 [4/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 122 'fadd' 'add_i' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11 & !icmp_ln53) | (!and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11 & !icmp_ln53)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.77>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:51]   --->   Operation 123 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln9" [../src/ban_s3.cpp:51]   --->   Operation 124 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:51]   --->   Operation 125 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [../src/ban_s3.cpp:51]   --->   Operation 126 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.67ns)   --->   "%switch_ln53 = switch i32 %diff_p, void, i32 1, void, i32 2, void" [../src/ban_s3.cpp:53]   --->   Operation 127 'switch' 'switch_ln53' <Predicate = true> <Delay = 0.67>
ST_7 : Operation 128 [4/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 128 'fadd' 'add17_i1' <Predicate = (diff_p != 1 & diff_p != 2)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 9> <Delay = 6.77>
ST_8 : Operation 129 [4/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 129 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 6.77>
ST_9 : Operation 130 [3/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 130 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 11> <Delay = 6.77>
ST_10 : Operation 131 [2/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 131 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 12> <Delay = 6.77>
ST_11 : Operation 132 [1/4] (6.77ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [../src/ban_s3.cpp:60]   --->   Operation 132 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 13> <Delay = 0.94>
ST_12 : Operation 133 [1/1] (0.94ns)   --->   "%br_ln61 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:61]   --->   Operation 133 'br' 'br_ln61' <Predicate = true> <Delay = 0.94>

State 13 <SV = 9> <Delay = 6.77>
ST_13 : Operation 134 [4/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 134 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [4/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 135 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 6.77>
ST_14 : Operation 136 [3/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 136 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [3/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 137 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 6.77>
ST_15 : Operation 138 [2/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 138 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [2/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 139 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 6.77>
ST_16 : Operation 140 [1/4] (6.77ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [../src/ban_s3.cpp:55]   --->   Operation 140 'fadd' 'add_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/4] (6.77ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_1" [../src/ban_s3.cpp:56]   --->   Operation 141 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 0.94>
ST_17 : Operation 142 [1/1] (0.94ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:57]   --->   Operation 142 'br' 'br_ln57' <Predicate = true> <Delay = 0.94>

State 18 <SV = 7> <Delay = 6.77>
ST_18 : Operation 143 [3/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 143 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [4/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 144 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [4/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 145 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 6.77>
ST_19 : Operation 146 [2/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 146 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [3/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 147 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [3/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 148 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 6.77>
ST_20 : Operation 149 [1/4] (6.77ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_2" [../src/ban_s3.cpp:64]   --->   Operation 149 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [2/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 150 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [2/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 151 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 6.77>
ST_21 : Operation 152 [1/4] (6.77ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_1" [../src/ban_s3.cpp:65]   --->   Operation 152 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/4] (6.77ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [../src/ban_s3.cpp:66]   --->   Operation 153 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [2/2] (2.82ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 154 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 4.25>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add17_i1" [../src/ban_s3.cpp:27]   --->   Operation 155 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 156 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 157 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_12, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 158 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.21ns)   --->   "%icmp_ln27_2 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 159 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 160 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/2] (2.82ns)   --->   "%tmp_13 = fcmp_oeq  i32 %add17_i1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 161 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_13" [../src/ban_s3.cpp:27]   --->   Operation 162 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.94ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZN3Ban4_sumERKS_S1_i.6.39.exit, void" [../src/ban_s3.cpp:27]   --->   Operation 163 'br' 'br_ln27' <Predicate = true> <Delay = 0.94>
ST_22 : Operation 164 [2/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 164 'fcmp' 'tmp_15' <Predicate = (and_ln27)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.30>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add22_i1" [../src/ban_s3.cpp:30]   --->   Operation 165 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 166 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 167 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_14, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 168 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (1.21ns)   --->   "%icmp_ln30_2 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 169 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_2, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 170 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/2] (2.82ns)   --->   "%tmp_15 = fcmp_oeq  i32 %add22_i1, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 171 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_15" [../src/ban_s3.cpp:30]   --->   Operation 172 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [../src/ban_s3.cpp:30]   --->   Operation 173 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [2/2] (2.82ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 174 'fcmp' 'tmp_17' <Predicate = (and_ln30)> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 1.51>
ST_24 : Operation 175 [1/1] (1.51ns)   --->   "%c_p_2 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:34]   --->   Operation 175 'add' 'c_p_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.94ns)   --->   "%br_ln35 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:35]   --->   Operation 176 'br' 'br_ln35' <Predicate = true> <Delay = 0.94>

State 25 <SV = 13> <Delay = 4.17>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add27_i1" [../src/ban_s3.cpp:38]   --->   Operation 177 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 178 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 179 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_16, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 180 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (1.21ns)   --->   "%icmp_ln38_2 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 181 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_2, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 182 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/2] (2.82ns)   --->   "%tmp_17 = fcmp_oeq  i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 183 'fcmp' 'tmp_17' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_17" [../src/ban_s3.cpp:38]   --->   Operation 184 'and' 'and_ln38' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (1.51ns)   --->   "%c_p_1 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:41]   --->   Operation 185 'add' 'c_p_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.87ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %add17_i1, i32 %add27_i1" [../src/ban_s3.cpp:38]   --->   Operation 186 'select' 'select_ln38' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.87ns)   --->   "%select_ln38_4 = select i1 %and_ln38, i32 %add27_i1, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 187 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.87ns)   --->   "%select_ln38_5 = select i1 %and_ln38, i32 0, i32 %c_p_1" [../src/ban_s3.cpp:38]   --->   Operation 188 'select' 'select_ln38_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.94ns)   --->   "%br_ln38 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:38]   --->   Operation 189 'br' 'br_ln38' <Predicate = true> <Delay = 0.94>

State 26 <SV = 6> <Delay = 6.77>
ST_26 : Operation 190 [3/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 190 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 6.77>
ST_27 : Operation 191 [2/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 191 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 6.77>
ST_28 : Operation 192 [1/4] (6.77ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_1" [../src/ban_s3.cpp:55]   --->   Operation 192 'fadd' 'add_i' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 0.84>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:56]   --->   Operation 193 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:56]   --->   Operation 194 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.84ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.9.42.exit" [../src/ban_s3.cpp:57]   --->   Operation 195 'br' 'br_ln57' <Predicate = true> <Delay = 0.84>

State 30 <SV = 10> <Delay = 6.77>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln56_pn = phi i32 %bitcast_ln64, void, i32 %bitcast_ln56, void" [../src/ban_s3.cpp:64]   --->   Operation 196 'phi' 'bitcast_ln56_pn' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [4/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 197 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.77>
ST_31 : Operation 198 [3/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 198 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 6.77>
ST_32 : Operation 199 [2/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 199 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.77>
ST_33 : Operation 200 [1/4] (6.77ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [../src/ban_s3.cpp:60]   --->   Operation 200 'fadd' 'storemerge' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 0.94>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %p_read_1, void, i32 %add_i, void" [../src/ban_s3.cpp:74]   --->   Operation 201 'phi' 'agg_result_1_1_0' <Predicate = (!and_ln22_2 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_2 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.94ns)   --->   "%br_ln94 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:94]   --->   Operation 202 'br' 'br_ln94' <Predicate = (!and_ln22_2 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_2 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22_1 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!and_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_11) | (!icmp_ln22 & !and_ln22_4 & !icmp_ln86 & !icmp_ln89 & tmp_11)> <Delay = 0.94>
ST_34 : Operation 203 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %bitcast_ln87, void, i32 %p_read_2, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add17_i1, void, i32 %add22_i1, void, i32 %bitcast_ln64, void, i32 %bitcast_ln64, void, i32 %bitcast_ln81, void, i32 %p_read_2, void %_ZNK3BaneqEf.exit, i32 %p_read_2, void, i32 %select_ln38, void" [../src/ban_s3.cpp:87]   --->   Operation 203 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln87_1, void, i32 %agg_result_1_1_0, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add22_i1, void, i32 %add27_i1, void, i32 %bitcast_ln51, void, i32 %add_i1, void, i32 %bitcast_ln81_1, void, i32 %p_read_1, void %_ZNK3BaneqEf.exit, i32 %p_read_1, void, i32 %add22_i1, void" [../src/ban_s3.cpp:87]   --->   Operation 204 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln87_2, void, i32 %storemerge, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %add27_i1, void, i32 0, void, i32 %add12_i1, void, i32 %add7_i1, void, i32 %bitcast_ln81_2, void, i32 %p_read, void %_ZNK3BaneqEf.exit, i32 %p_read, void, i32 %select_ln38_4, void" [../src/ban_s3.cpp:87]   --->   Operation 205 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %c_p, void, i32 %b_p_read_1, void %_ZN3Ban4_sumERKS_S1_i.9.42.exit, i32 %c_p, void, i32 %c_p_2, void, i32 %c_p, void, i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZNK3BaneqEf.exit, i32 %b_p_read_1, void, i32 %select_ln38_5, void"   --->   Operation 206 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 207 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 208 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 209 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban_s3.cpp:97]   --->   Operation 210 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [../src/ban_s3.cpp:97]   --->   Operation 211 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 35 <SV = 13> <Delay = 0.94>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:87]   --->   Operation 212 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln7" [../src/ban_s3.cpp:87]   --->   Operation 213 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:87]   --->   Operation 214 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %trunc_ln87_1" [../src/ban_s3.cpp:87]   --->   Operation 215 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:87]   --->   Operation 216 'partselect' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln87_2 = bitcast i32 %trunc_ln87_2" [../src/ban_s3.cpp:87]   --->   Operation 217 'bitcast' 'bitcast_ln87_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.94ns)   --->   "%br_ln87 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:87]   --->   Operation 218 'br' 'br_ln87' <Predicate = true> <Delay = 0.94>

State 36 <SV = 13> <Delay = 0.94>
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 32, i32 63" [../src/ban_s3.cpp:81]   --->   Operation 219 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln6" [../src/ban_s3.cpp:81]   --->   Operation 220 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 64, i32 95" [../src/ban_s3.cpp:81]   --->   Operation 221 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %trunc_ln81_1" [../src/ban_s3.cpp:81]   --->   Operation 222 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_3, i32 96, i32 127" [../src/ban_s3.cpp:81]   --->   Operation 223 'partselect' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %trunc_ln81_2" [../src/ban_s3.cpp:81]   --->   Operation 224 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.94ns)   --->   "%br_ln81 = br void %_ZN3Ban4_sumERKS_S1_i.6.39.exit" [../src/ban_s3.cpp:81]   --->   Operation 225 'br' 'br_ln81' <Predicate = true> <Delay = 0.94>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.82ns
The critical path consists of the following:
	wire read operation ('p_read_3', ../src/ban_s3.cpp:74) on port 'p_read14' (../src/ban_s3.cpp:74) [10]  (0 ns)
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:22) [22]  (2.82 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/ban_s3.cpp:22) [22]  (2.82 ns)
	'and' operation ('and_ln22', ../src/ban_s3.cpp:22) [23]  (0.485 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ../src/ban_s3.cpp:22) [35]  (2.82 ns)
	'and' operation ('and_ln22_1', ../src/ban_s3.cpp:22) [36]  (0.485 ns)

 <State 4>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', ../src/ban_s3.cpp:22) [46]  (2.82 ns)
	'and' operation ('and_ln22_2', ../src/ban_s3.cpp:22) [47]  (0.485 ns)
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)

 <State 5>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/ban_s3.cpp:22) [57]  (2.82 ns)
	'and' operation ('and_ln22_3', ../src/ban_s3.cpp:22) [58]  (0 ns)
	'and' operation ('and_ln22_4', ../src/ban_s3.cpp:22) [59]  (0.485 ns)

 <State 6>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban_s3.cpp:55) [149]  (6.77 ns)

 <State 7>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', ../src/ban_s3.cpp:64) [106]  (6.77 ns)

 <State 8>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', ../src/ban_s3.cpp:60) [99]  (6.77 ns)

 <State 9>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', ../src/ban_s3.cpp:60) [99]  (6.77 ns)

 <State 10>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', ../src/ban_s3.cpp:60) [99]  (6.77 ns)

 <State 11>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', ../src/ban_s3.cpp:60) [99]  (6.77 ns)

 <State 12>: 0.943ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)

 <State 13>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:55) [102]  (6.77 ns)

 <State 14>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:55) [102]  (6.77 ns)

 <State 15>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:55) [102]  (6.77 ns)

 <State 16>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:55) [102]  (6.77 ns)

 <State 17>: 0.943ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)

 <State 18>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', ../src/ban_s3.cpp:64) [106]  (6.77 ns)

 <State 19>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', ../src/ban_s3.cpp:64) [106]  (6.77 ns)

 <State 20>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', ../src/ban_s3.cpp:64) [106]  (6.77 ns)

 <State 21>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add22_i1', ../src/ban_s3.cpp:65) [107]  (6.77 ns)

 <State 22>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', ../src/ban_s3.cpp:27) [115]  (2.82 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [116]  (0.485 ns)
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)

 <State 23>: 3.31ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', ../src/ban_s3.cpp:30) [125]  (2.82 ns)
	'and' operation ('and_ln30', ../src/ban_s3.cpp:30) [126]  (0.485 ns)

 <State 24>: 1.51ns
The critical path consists of the following:
	'add' operation ('c.p', ../src/ban_s3.cpp:34) [129]  (1.51 ns)

 <State 25>: 4.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', ../src/ban_s3.cpp:38) [138]  (2.82 ns)
	'and' operation ('and_ln38', ../src/ban_s3.cpp:38) [139]  (0.485 ns)
	'select' operation ('select_ln38', ../src/ban_s3.cpp:38) [141]  (0.87 ns)

 <State 26>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban_s3.cpp:55) [149]  (6.77 ns)

 <State 27>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban_s3.cpp:55) [149]  (6.77 ns)

 <State 28>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/ban_s3.cpp:55) [149]  (6.77 ns)

 <State 29>: 0.844ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_1_0', ../src/ban_s3.cpp:74) with incoming values : ('b.num[1]', ../src/ban_s3.cpp:74) ('add_i', ../src/ban_s3.cpp:55) [154]  (0.844 ns)

 <State 30>: 6.77ns
The critical path consists of the following:
	'phi' operation ('bitcast_ln56_pn', ../src/ban_s3.cpp:64) with incoming values : ('bitcast_ln64', ../src/ban_s3.cpp:64) ('bitcast_ln56', ../src/ban_s3.cpp:56) [155]  (0 ns)
	'fadd' operation ('storemerge', ../src/ban_s3.cpp:60) [156]  (6.77 ns)

 <State 31>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('storemerge', ../src/ban_s3.cpp:60) [156]  (6.77 ns)

 <State 32>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('storemerge', ../src/ban_s3.cpp:60) [156]  (6.77 ns)

 <State 33>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('storemerge', ../src/ban_s3.cpp:60) [156]  (6.77 ns)

 <State 34>: 0.943ns
The critical path consists of the following:
	'phi' operation ('agg_result_1_1_0', ../src/ban_s3.cpp:74) with incoming values : ('b.num[1]', ../src/ban_s3.cpp:74) ('add_i', ../src/ban_s3.cpp:55) [154]  (0 ns)
	multiplexor before 'phi' operation ('this.num[1]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[1]', ../src/ban_s3.cpp:74) ('bitcast_ln51', ../src/ban_s3.cpp:51) ('add_i1', ../src/ban_s3.cpp:55) ('add22_i1', ../src/ban_s3.cpp:65) ('add27_i1', ../src/ban_s3.cpp:66) ('add_i', ../src/ban_s3.cpp:55) ('bitcast_ln87_1', ../src/ban_s3.cpp:87) ('bitcast_ln81_1', ../src/ban_s3.cpp:81) [176]  (0.943 ns)
	'phi' operation ('this.num[1]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[1]', ../src/ban_s3.cpp:74) ('bitcast_ln51', ../src/ban_s3.cpp:51) ('add_i1', ../src/ban_s3.cpp:55) ('add22_i1', ../src/ban_s3.cpp:65) ('add27_i1', ../src/ban_s3.cpp:66) ('add_i', ../src/ban_s3.cpp:55) ('bitcast_ln87_1', ../src/ban_s3.cpp:87) ('bitcast_ln81_1', ../src/ban_s3.cpp:81) [176]  (0 ns)

 <State 35>: 0.943ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)

 <State 36>: 0.943ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', ../src/ban_s3.cpp:87) with incoming values : ('b.num[0]', ../src/ban_s3.cpp:74) ('bitcast_ln64', ../src/ban_s3.cpp:64) ('add17_i1', ../src/ban_s3.cpp:64) ('add22_i1', ../src/ban_s3.cpp:65) ('select_ln38', ../src/ban_s3.cpp:38) ('bitcast_ln87', ../src/ban_s3.cpp:87) ('bitcast_ln81', ../src/ban_s3.cpp:81) [175]  (0.943 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
