0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v,1659810479,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.srcs/sources_1/new/product_terms.v,,half_adder,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sources_1/new/full_adder.v,1659811969,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.srcs/sim_1/new/bwm_tb.v,1661071015,verilog,,,,bwm_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.srcs/sources_1/new/bwm.v,1661076352,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sources_1/new/full_adder.v,,bwm,,,,,,,,
,,,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/Baugh_Wooley_Multipler/Baugh_Wooley_Multipler.srcs/sim_1/new/bwm_tb.v,,product_terms,,,,,,,,
