{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:u5HHmVD_uO8C", "title": "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS", "published_by": "2010 IEEE International Solid-State Circuits Conference-(ISSCC), 108-109, 2010", "authors": ["J Howard", "S Dighe", "Y Hoskote", "S Vangal", "D Finan", "G Ruhl", "D Jenkins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5033429804680302956", "cited_by": 851.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:2osOgNQ5qMEC", "title": "A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling", "published_by": "IEEE Journal of Solid-State Circuits 46 (1), 173-183, 2010", "authors": ["J Howard", "S Dighe", "SR Vangal", "G Ruhl", "N Borkar", "S Jain", "V Erraguntla", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9368340841442805934", "cited_by": 528.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:u-x6o8ySG0sC", "title": "Methods for evaluating and covering the design space during early design development", "published_by": "Integration 38 (2), 131-183, 2004", "authors": ["M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3759602492761274192", "cited_by": 404.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:d1gkVwhDpl0C", "title": "4 Design Space Exploration of Network Processor", "published_by": "Network Processor Design: Issues and Practices 1, 2003", "authors": ["L Thiele", "S Chakraborty", "M Gries", "S Kunzli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4408900240716384214", "cited_by": 183.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:9yKSN-GCB0IC", "title": "A framework for evaluating design tradeoffs in packet processing architectures", "published_by": "Proceedings of the 39th annual Design Automation Conference, 880-885, 2002", "authors": ["L Thiele", "S Chakraborty", "M Gries", "S K\u00fcnzli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8624417279424569529", "cited_by": 133.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:UeHWp8X0CEIC", "title": "Building ASIPS: The mescal methodology", "published_by": "Springer Science & Business Media, 2005", "authors": ["M Gries", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1723947988257262301", "cited_by": 108.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:IjCSPb-OGe4C", "title": "Embedded software in network processors\u2014models and algorithms", "published_by": "Embedded Software: First International Workshop, EMSOFT 2001 Tahoe City, CA\u00a0\u2026, 2001", "authors": ["L Thiele", "S Chakraborty", "M Gries", "A Maxiaguine", "J Greutert"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8580603903927225523,7212125080636256968", "cited_by": 108.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:qjMakFHDy7sC", "title": "FunState-an internal design representation for codesign", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9 (4), 524-544, 2001", "authors": ["K Strehl", "L Thiele", "M Gries", "D Ziegenbein", "R Ernst", "J Teich"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=963929967319379080", "cited_by": 95.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:YFjsv_pBGBYC", "title": "Adaptive address mapping with dynamic runtime memory mapping selection", "published_by": "US Patent 8,135,936, 2012", "authors": ["A Schaefer", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13708125830551232638", "cited_by": 91.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:W7OEmFMy1HYC", "title": "A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores", "published_by": "Proceedings of the 20th symposium on Great lakes symposium on VLSI, 311-316, 2010", "authors": ["A Bartolini", "M Cacciari", "A Tilli", "L Benini", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1736117131451000806", "cited_by": 81.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:0EnyYjriUFMC", "title": "Phase-based application-driven hierarchical power management on the single-chip cloud computer", "published_by": "2011 International Conference on Parallel Architectures and Compilation\u00a0\u2026, 2011", "authors": ["N Ioannou", "M Kauschke", "M Gries", "M Cintra"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1312210216022755695", "cited_by": 64.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:zYLM7Y9cAGgC", "title": "Comparing analytical modeling with simulation for network processors: A case study", "published_by": "2003 Design, Automation and Test in Europe Conference and Exhibition, 256\u00a0\u2026, 2003", "authors": ["M Gries", "C Kulkarni", "C Sauer", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4917162970949075360", "cited_by": 62.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:ULOm3_A8WrAC", "title": "SCC: A Flexible Architecture for Many-Core Platform Research.", "published_by": "Comput. Sci. Eng. 13 (6), 79-83, 2011", "authors": ["M Gries", "U Hoffmann", "M Konow", "M Riepen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17679312309585774941", "cited_by": 47.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:Y0pCki6q_DkC", "title": "Exploring trade-offs in performance and programmability of processing element topologies for network processors", "published_by": "Network Processor Design: Issues and Practices 2, 1-5, 2003", "authors": ["M Gries", "C Kulkarni", "C Sauer", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2484925017491790855", "cited_by": 44.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:aqlVkmm33-oC", "title": "LMS-based low-complexity game workload prediction for DVFS", "published_by": "2010 IEEE International Conference on Computer Design, 417-424, 2010", "authors": ["B Dietrich", "S Nunna", "D Goswami", "S Chakraborty", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6132152144774460401", "cited_by": 41.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:SeFeTyx0c_EC", "title": "Design space exploration of network processor architectures", "published_by": "Network Processor Design: Issues and Practices 1, 2002", "authors": ["L Thiele", "S Chakraborty", "M Gries", "S K\u00fcnzli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2881239039414182881", "cited_by": 40.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:4JMBOYKVnBMC", "title": "Dynamic operations for 3D stacked memory using thermal data", "published_by": "US Patent 9,195,577, 2015", "authors": ["R Saraswat", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9076667695879172077", "cited_by": 38.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:Tyk-4Ss8FVUC", "title": "Programming challenges in network processor deployment", "published_by": "Proceedings of the 2003 international conference on Compilers, architecture\u00a0\u2026, 2003", "authors": ["C Kulkarni", "M Gries", "C Sauer", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1200522457069402853", "cited_by": 38.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:bEWYMUwI8FkC", "title": "3D memory configurable for performance and power", "published_by": "US Patent 8,737,108, 2014", "authors": ["R Saraswat", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3478237981122660724", "cited_by": 36.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&citation_for_view=y23Gnn8AAAAJ:R3hNpaxXUhUC", "title": "Time series characterization of gaming workload for runtime power management", "published_by": "IEEE Transactions on Computers 64 (1), 260-273, 2013", "authors": ["B Dietrich", "D Goswami", "S Chakraborty", "A Guha", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1530257850125609190", "cited_by": 32.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:GnPB-g6toBAC", "title": "Cache operations for memory management", "published_by": "US Patent 9,645,938, 2017", "authors": ["T Kranich", "M Gries", "N Linkewitsch"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11521635459127683893", "cited_by": 30.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:isC4tDSrTZIC", "title": "Heterogenous memory access", "published_by": "US Patent 9,513,692, 2016", "authors": ["R Saraswat", "M Gries", "NP Cowley"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5991213627570603702", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:j3f4tGmQtD8C", "title": "Adaptive address mapping with dynamic runtime memory mapping selection", "published_by": "US Patent 9,026,767, 2015", "authors": ["A Schaefer", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5319577187554426197", "cited_by": 25.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:YsMSGLbcyi4C", "title": "The impact of recent DRAM architectures on embedded systems performance", "published_by": "Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics\u00a0\u2026, 2000", "authors": ["M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4751579944946849375", "cited_by": 23.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:WF5omc3nYNoC", "title": "Algorithm-architecture trade-offs in network processor design", "published_by": "Technische Informatik 41, 2001", "authors": ["M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2597070726721135490", "cited_by": 21.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:5nxA0vEk-isC", "title": "SystemQ: Bridging the gap between queuing-based performance evaluation and SystemC", "published_by": "Design Automation for Embedded Systems 11, 91-117, 2007", "authors": ["S Sonntag", "M Gries", "C Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12511533154077846076", "cited_by": 19.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:roLk4NBRz8UC", "title": "Modular reference implementation of an IP-DSLAM", "published_by": "10th IEEE Symposium on Computers and Communications (ISCC'05), 191-198, 2005", "authors": ["C Sauer", "M Gries", "S Sonntag"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11919863472397906163", "cited_by": 18.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:ufrVoPGSRksC", "title": "Modular domain-specific implementation and exploration framework for embedded software platforms", "published_by": "Proceedings of the 42nd annual Design Automation Conference, 254-259, 2005", "authors": ["C Sauer", "M Gries", "S Sonntag"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9922103791363779006", "cited_by": 18.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:eQOLeE2rZwMC", "title": "Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures", "published_by": "Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware\u00a0\u2026, 2004", "authors": ["SJ Weber", "MW Moskewicz", "M Gries", "C Sauer", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3853645858908507416", "cited_by": 18.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:_FxGoFyzp5QC", "title": "Performance evaluation of recent DRAM architectures for embedded systems", "published_by": "TIK-Report 82, 1999", "authors": ["M Gries", "A Romer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3881531751441653755", "cited_by": 15.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:LkGwnXOMwfcC", "title": "Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express", "published_by": "Parallel Computing in Electrical Engineering, 2004. International Conference\u00a0\u2026, 2004", "authors": ["C Sauer", "M Gries", "JI Gomez", "S Weber", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4432219893321606124", "cited_by": 14.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:4DMP91E08xMC", "title": "Data Processing Arrangement", "published_by": "US Patent App. 11/539,121, 2007", "authors": ["C Sauer", "S Sonntag", "M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15705515907508641296", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:hqOjcs7Dif8C", "title": "SystemQ: A queuing-based approach to architecture performance evaluation with SystemC", "published_by": "Embedded Computer Systems: Architectures, Modeling, and Simulation: 5th\u00a0\u2026, 2005", "authors": ["S Sonntag", "M Gries", "C Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9352062940255112795", "cited_by": 11.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:UebtZRa9Y70C", "title": "SystemClick: a domain-specific framework for early exploration using functional performance models", "published_by": "Proceedings of the 45th annual Design Automation Conference, 480-485, 2008", "authors": ["C Sauer", "M Gries", "HP L\u00f6b"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1115804153307636151", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:TFP_iSt0sucC", "title": "In-place change between transient and persistent state for data structures on non-volatile memory", "published_by": "US Patent 9,128,824, 2015", "authors": ["M Gries", "M Cintra", "T Lehnig", "S Steibl", "T Lund-Larsen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11888200651869704469", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:Se3iqnhoufwC", "title": "Reusing design experience for Petri Nets through patterns", "published_by": "High Performance Computing\u201999 (HPC99), 453-458, 1999", "authors": ["M Gries", "JW Janneck", "M Naedele"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15262376389068050105", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:3fE2CSJIrl8C", "title": "A survey of synchronous RAM architectures", "published_by": "TIK Report 71, 1999", "authors": ["M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14581267097073925031", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:8k81kl-MbHgC", "title": "Finding the optimum partitioning for multi-standard radio systems", "published_by": "SDR Forum Technical Conference, 2005", "authors": ["HM Bluethgen", "C Sauer", "M Gries", "W Raab", "D Langen", "A Schackow", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2908685855708707169", "cited_by": 8.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:YOwf2qJgpHMC", "title": "The mescal architecture development system (tipi) tutorial", "published_by": "Electronics Research Laboratory, College of Engineering, University of\u00a0\u2026, 2003", "authors": ["M Gries", "SJ Weber", "C Brooks"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18237617191196618607", "cited_by": 8.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:KlAtU1dfN6UC", "title": "Performance evaluation of packet processing architectures using multiclass queuing networks", "published_by": "39th Annual Simulation Symposium (ANSS'06), 8 pp.-89, 2006", "authors": ["S Sonntag", "M Gries", "C Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4002774135805598287", "cited_by": 7.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:MXK_kJrjxJIC", "title": "Towards a flexible network processor interface for RapidIO, Hypertransport, and PCI-Express", "published_by": "Proceedings of the HPCA-10 Workshop on Network Processors and Applications, 2005", "authors": ["C Sauer", "M Gries", "JI Gomez", "K Keutzer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3805440824811543746", "cited_by": 7.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:Zph67rFs4hoC", "title": "Supporting a low delay best-effort class in the presence of real-time traffic", "published_by": "Proceedings. Eighth IEEE Real-Time and Embedded Technology and Applications\u00a0\u2026, 2002", "authors": ["S Chakraborty", "M Gries", "L Thiele"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8901688267551763177", "cited_by": 7.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:kNdYIx-mwKoC", "title": "Modeling a memory subsystem with petri nets: a case study", "published_by": "Hardware Design and Petri Nets, 291-310, 2000", "authors": ["M Gries"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12767972826002580055", "cited_by": 7.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:qxL8FJ1GzNcC", "title": "Implementing a Software-based 802.11 MAC on a Customized Platform", "published_by": "2009 6th IEEE Consumer Communications and Networking Conference, 1-6, 2009", "authors": ["HP Loeb", "M Gries", "C Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2953820207936284351", "cited_by": 6.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:_kc_bZDykSQC", "title": "Hard-and software modularity of the NOVA MPSoC platform", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 1102\u00a0\u2026, 2007", "authors": ["C Sauer", "M Gries", "S Dirk"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9281924609554832903", "cited_by": 4.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:4TOpqqG69KYC", "title": "Application-driven development of concurrent packet processing platforms", "published_by": "International Symposium on Parallel Computing in Electrical Engineering\u00a0\u2026, 2006", "authors": ["C Sauer", "M Gries", "JC Niemann", "M Porrmann", "M Thies"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12596613149520966798", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:M3ejUd6NZC8C", "title": "Modeling a shared medium access node with QoS distinction", "published_by": "TIK Report 86, 2000", "authors": ["M Gries", "J Greutert"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17530916820641609942", "cited_by": 4.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:L8Ckcad2t8MC", "title": "Trends in access networks and their implementation in DSLAMs", "published_by": "The IEEE Conference on Local Computer Networks 30th Anniversary (LCN'05) l\u00a0\u2026, 2005", "authors": ["C Sauer", "M Gries", "S Sonntag", "D Tolle", "B Wu", "R Knorr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=736831167142777992", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:Wp0gIr-vW9MC", "title": "Trends in access networks and their implementation in DSLAMs", "published_by": "The IEEE Conference on Local Computer Networks 30th Anniversary (LCN'05) l\u00a0\u2026, 2005", "authors": ["C Sauer", "M Gries", "S Sonntag", "D Tolle", "B Wu", "R Knorr"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=736831167142777992", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:ZeXyd9-uunAC", "title": "Performance evaluation of VLSI platforms using SystemQ", "published_by": "Informatk 2005. Informatik Live! Band 1, 2005", "authors": ["S Sonntag", "M Gries", "C Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6864697406667540940", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:9ZlFYXVOiuMC", "title": "Successfully deploying the asip", "published_by": "Building ASIPS: The Mescal Methodology, 179-225, 2005", "authors": ["N Shah", "W Plishker", "K Ravindran", "M Gries", "S Weber", "A Mihal", "C Kulkarni", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5021644263605551470", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:g5m5HwL7SMYC", "title": "Performance evaluation and feasibility study of near-data processing on DRAM modules (DIMM-NDP) for scientific applications", "published_by": "Huawei Technologies Duesseldorf GmbH, Munich Research Center (MRC), 2019", "authors": ["M Gries", "P Cabr\u00e9", "J Gago"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3855795586185940109", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:mVmsd5A6BfQC", "title": "A Lightweight NoC for the NOVA Packet Processing Platform", "published_by": "System 12, 06, 2006", "authors": ["C Sauer", "M Gries", "S Dirk", "JC Niemann", "M Porrmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14253259550612122733", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:yD5IFk8b50cC", "title": "SystemQ: Evaluating system-level design choices combining queuing systems and SystemC", "published_by": "12 th European SystemC Users Group Meeting, 2005", "authors": ["S Sonntag", "M Gries", "C Sauer", "R Thudt"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6298149580237089327", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:dhFuZR0502QC", "title": "Comprehensively Exploring the Design Space", "published_by": "Building ASIPs: The MESCAL Methodology, 131-177, 2005", "authors": ["M Gries", "Y Jin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12041460828528938497", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:7PzlFSSx8tAC", "title": "Application-driven design of cost-efficient communications platforms", "published_by": "Informatk 2005. Informatik Live! Band 1, 2005", "authors": ["HM Bl\u00fcthgen", "C Sauer", "D Langen", "M Gries", "W Raab"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17974609842668547138", "cited_by": 1.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:a0OBvERweLwC", "title": "Performance Evaluation of the Ginkgo Sparse Linear Solver Framework on Arm", "published_by": "Arm HPC User Group (AHUG) workshop at ISC-HPC conference, 2023", "authors": ["L STANISIC", "R MIJAKOVIC", "M GRIES"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:dfsIfKJdRG4C", "title": "Performance Evaluation of the BeeGFS File System on the Arm AArch64 Architecture", "published_by": "https://thinkparq.com/wp-content/uploads/2019/08\u00a0\u2026, 2022", "authors": ["P Falk", "M Gries", "F Herold", "Q Liu", "M Marchenko", "T Patterson"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:pqnbT2bcN3wC", "title": "Transparent LRDIMM mode and rank disaggregation for use with in-memory processing", "published_by": "EP Patent App. PCT/EP2017/082,967, 2019", "authors": ["M Gries"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:ns9cj8rnVeAC", "title": "In-place change between transient and persistent state for data structures on non-volatile memory", "published_by": "US Patent 9,335,944, 2016", "authors": ["M Gries", "M Cintra", "T Lehnig", "S Steibl", "T Lund-Larsen"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:k_IJM867U9cC", "title": "Time Series Characterization of Gaming Workload for Runtime Power Management", "published_by": "Institute of Electrical and Electronics Engineers, Inc., 2015", "authors": ["S Chakraborty", "A Guha", "M Gries", "B Dietrich", "D Goswami"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:TQgYirikUcIC", "title": "Verfahren und Vorrichtung zum Durchsuchen eines Speichers", "published_by": "DE Patent 102,007,048,162, 2009", "authors": ["M Gries", "C Sauer", "HP L\u00f6b"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:cFHS6HbyZ2cC", "title": "SystemClick", "published_by": "Proceedings of the 45th annual Design Automation Conference, 2008", "authors": ["C Sauer", "M Gries", "HP L\u00f6b"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:r0BpntZqJG4C", "title": "Anordnung zur Datenverarbeitung und Verfahren zum Steuern einer Datenverarbeitungs-Anordnung", "published_by": "DE Patent DE 102005047619 B4, 2007", "authors": ["M Gries", "C Sauer", "S Sonntag"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:mB3voiENLucC", "title": "Load distributing method for communication device, involves providing several linecards, where packets are processed by other linecards that are not overloaded on detecting\u00a0\u2026", "published_by": "DE Patent 102,005,011,104, 2006", "authors": ["S Sonntag", "M Gries", "C Sauer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:hFOr9nPyWt4C", "title": "Judiciously Using Benchmarking", "published_by": "Building ASIPS: The Mescal Methodology, 33-56, 2005", "authors": ["M Tsai", "N Shah", "C Kulkarni", "C Sauer", "M Gries", "K Keutzer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:hC7cP41nSMkC", "title": "Efficiently Describing and Evaluating the ASIPs", "published_by": "Building ASIPS: The Mescal Methodology, 85-130, 2005", "authors": ["S Weber", "Y Jin", "M Gries", "C Sauer", "M Moskewicz"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:IWHjjKOFINEC", "title": "Inclusively Identifying the Architectural Space", "published_by": "Building ASIPS: The Mescal Methodology, 57-83, 2005", "authors": ["N Shah", "C Sauer", "M Gries", "Y Jin", "M Moskewicz", "K Keutzer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:4OULZ7Gr8RgC", "title": "Design Space Exploration of", "published_by": "Network Processor Design: Issues and Practices, 55, 2002", "authors": ["CN Processor", "L Thiele", "S Chakraborty", "M Gries", "S K\u00fcnzli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:HDshCWvjkbEC", "title": "A Brief Tutorial on Models of Computation", "published_by": "Talk or presentation, A Brief Tutorial on Models of Computation 8, 2001", "authors": ["K Keutzer", "M Gries", "C Sauer", "K Vissers", "Y Jin", "A Mihal", "MW Moskewicz", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:ZHo1McVdvXMC", "title": "Phase-Based Application-Driven Power Management on the Single-chip Cloud Computer", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:NaGl4SEjCO4C", "title": "Joint Evaluation of Architecture and Behavior for Network Processing Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:maZDTaKrznsC", "title": "In continuation of a successful series of events, the 4th symposium of the Many-core Applications Research Community (MARC) took place at the Hasso Plattner Institute for\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=y23Gnn8AAAAJ&cstart=20&pagesize=80&citation_for_view=y23Gnn8AAAAJ:qUcmZB5y_30C", "title": "Performance Analysis of the Peripheral-Processor Interaction in Embedded Systems", "published_by": "Technical report, Electronics Research Lab, University of California at\u00a0\u2026, 0", "authors": ["C Sauer", "M Gries", "C Kulkarni", "K Keutzer"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["3392", "23", "34"], "Since 2018": ["564", "13", "15"]}, "chart": {"2001": 14, "2002": 21, "2003": 75, "2004": 51, "2005": 116, "2006": 125, "2007": 138, "2008": 103, "2009": 93, "2010": 166, "2011": 254, "2012": 301, "2013": 303, "2014": 294, "2015": 256, "2016": 260, "2017": 179, "2018": 134, "2019": 103, "2020": 112, "2021": 97, "2022": 67, "2023": 51}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=ez7zZa8AAAAJ&hl=en", "name": "Samarjit Chakraborty", "ext": "Kenan Professor of Computer Science, The University of North Carolina at Chapel Hill"}, {"link": "https://scholar.google.com/citations?user=OaAKHewAAAAJ&hl=en", "name": "Lothar Thiele", "ext": "Professor of Computer Engineering, ETH Zurich"}, {"link": "https://scholar.google.com/citations?user=ID9QePIAAAAJ&hl=en", "name": "Kurt Keutzer", "ext": "Professor of the Graduate School, EECS, University of California, Berkeley"}, {"link": "https://scholar.google.com/citations?user=tt7zepEAAAAJ&hl=en", "name": "Simon K\u00fcnzli", "ext": "Zurich University of Applied Sciences"}, {"link": "https://scholar.google.com/citations?user=NeAnlAQAAAAJ&hl=en", "name": "Michael Riepen", "ext": "Engineering Manager, IAV GmbH"}, {"link": "https://scholar.google.com/citations?user=r6_MqdkAAAAJ&hl=en", "name": "Marcelo Cintra", "ext": "Head of Scientific Computing at CAESAR and Honorary Professor at University of Edinburgh"}, {"link": "https://scholar.google.com/citations?user=XnhYW0MAAAAJ&hl=en", "name": "Matthew Moskewicz", "ext": "Tesla"}, {"link": "https://scholar.google.com/citations?user=Hj3eizAAAAAJ&hl=en", "name": "J\u00fcrgen Teich", "ext": "Full Professor, Computer Science, Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg"}, {"link": "https://scholar.google.com/citations?user=8riq3sYAAAAJ&hl=en", "name": "Luca Benini", "ext": "ETH Z\u00fcrich, Universit\u00e0 di Bologna"}, {"link": "https://scholar.google.com/citations?user=vt9PdNsAAAAJ&hl=en", "name": "Andrea Bartolini", "ext": "Assistant Professor, University of Bologna"}, {"link": "https://scholar.google.com/citations?user=LLmk3j8AAAAJ&hl=en", "name": "Jose Ignacio Gomez", "ext": "Assistant Proffessor, Complutense University of Madrid"}, {"link": "https://scholar.google.com/citations?user=acaDIH8AAAAJ&hl=en", "name": "Jorn W Janneck", "ext": "Department of Computer Science, Lund University"}, {"link": "https://scholar.google.com/citations?user=r82AM1QAAAAJ&hl=en", "name": "Martin Naedele", "ext": "Hitachi Energy"}, {"link": "https://scholar.google.com/citations?user=OGYs810AAAAJ&hl=en", "name": "Timothy G Mattson", "ext": "Human Learning Group"}], "interests": ["computer architecture", "memory systems", "design automation"], "link": "https://scholar.google.com/citations?hl=en&user=y23Gnn8AAAAJ", "name": "Matthias Gries", "affiliates": []}