Task 0 ( 0/48, 0/6 ) is bound to cpu[s] 0 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 1 ( 1/48, 1/6 ) is bound to cpu[s] 4 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 10 ( 10/48, 4/6 ) is bound to cpu[s] 92 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 11 ( 11/48, 5/6 ) is bound to cpu[s] 96 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 12 ( 12/48, 0/6 ) is bound to cpu[s] 0 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 13 ( 13/48, 1/6 ) is bound to cpu[s] 4 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 14 ( 14/48, 2/6 ) is bound to cpu[s] 8 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 15 ( 15/48, 3/6 ) is bound to cpu[s] 88 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 16 ( 16/48, 4/6 ) is bound to cpu[s] 92 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 17 ( 17/48, 5/6 ) is bound to cpu[s] 96 on host a09n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 18 ( 18/48, 0/6 ) is bound to cpu[s] 0 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 19 ( 19/48, 1/6 ) is bound to cpu[s] 4 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 2 ( 2/48, 2/6 ) is bound to cpu[s] 8 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 20 ( 20/48, 2/6 ) is bound to cpu[s] 8 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 21 ( 21/48, 3/6 ) is bound to cpu[s] 88 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 22 ( 22/48, 4/6 ) is bound to cpu[s] 92 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 23 ( 23/48, 5/6 ) is bound to cpu[s] 96 on host a09n18 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 24 ( 24/48, 0/6 ) is bound to cpu[s] 0 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 25 ( 25/48, 1/6 ) is bound to cpu[s] 4 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 26 ( 26/48, 2/6 ) is bound to cpu[s] 8 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 27 ( 27/48, 3/6 ) is bound to cpu[s] 88 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 28 ( 28/48, 4/6 ) is bound to cpu[s] 92 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 29 ( 29/48, 5/6 ) is bound to cpu[s] 96 on host a10n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 3 ( 3/48, 3/6 ) is bound to cpu[s] 88 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 30 ( 30/48, 0/6 ) is bound to cpu[s] 0 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 31 ( 31/48, 1/6 ) is bound to cpu[s] 4 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 32 ( 32/48, 2/6 ) is bound to cpu[s] 8 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 33 ( 33/48, 3/6 ) is bound to cpu[s] 88 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 34 ( 34/48, 4/6 ) is bound to cpu[s] 92 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 35 ( 35/48, 5/6 ) is bound to cpu[s] 96 on host a10n02 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 36 ( 36/48, 0/6 ) is bound to cpu[s] 0 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 37 ( 37/48, 1/6 ) is bound to cpu[s] 4 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 38 ( 38/48, 2/6 ) is bound to cpu[s] 8 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 39 ( 39/48, 3/6 ) is bound to cpu[s] 88 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 4 ( 4/48, 4/6 ) is bound to cpu[s] 92 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 40 ( 40/48, 4/6 ) is bound to cpu[s] 92 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 41 ( 41/48, 5/6 ) is bound to cpu[s] 96 on host a10n03 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 42 ( 42/48, 0/6 ) is bound to cpu[s] 0 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 43 ( 43/48, 1/6 ) is bound to cpu[s] 4 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 44 ( 44/48, 2/6 ) is bound to cpu[s] 8 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 45 ( 45/48, 3/6 ) is bound to cpu[s] 88 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 46 ( 46/48, 4/6 ) is bound to cpu[s] 92 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 47 ( 47/48, 5/6 ) is bound to cpu[s] 96 on host a10n04 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 5 ( 5/48, 5/6 ) is bound to cpu[s] 96 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 6 ( 6/48, 0/6 ) is bound to cpu[s] 0 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 7 ( 7/48, 1/6 ) is bound to cpu[s] 4 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 8 ( 8/48, 2/6 ) is bound to cpu[s] 8 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
Task 9 ( 9/48, 3/6 ) is bound to cpu[s] 88 on host a09n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=0,1,2,3,4,5
