// Seed: 1639486558
`define pp_2 0
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
endmodule
`timescale 1 ps / 1ps
