 	 Check Design Report (c)
	 ------------------- 

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'phy_cmn_phase_align_digtop'

The following sequential pin(s) in 'xxx' are multidriven
pin:111
pin:222
Total ....... : 2

The following hierarchical pin(s) in 'xxx' are multidriven
hpin:333    (xxx)
hpin:444    (xxx)
Total ....... : 2

No multidriven ports in 'phy_cmn_phase_align_digtop'

No multidriven unloaded nets in 'phy_cmn_phase_align_digtop'

  Done Checking the design.