//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	heavy_hash
.const .align 1 .b8 matrix[4096];
.const .align 8 .b8 hash_header[72];
.const .align 8 .b8 target[32];
.global .align 1 .b8 rho[24] = {1, 3, 6, 10, 15, 21, 28, 36, 45, 55, 2, 14, 27, 41, 56, 8, 25, 43, 62, 18, 39, 61, 20, 44};
.global .align 1 .b8 pi[24] = {10, 7, 11, 17, 18, 3, 5, 16, 8, 21, 24, 4, 15, 23, 19, 13, 12, 2, 20, 14, 22, 9, 6, 1};
.global .align 8 .b8 RC[192] = {1, 0, 0, 0, 0, 0, 0, 0, 130, 128, 0, 0, 0, 0, 0, 0, 138, 128, 0, 0, 0, 0, 0, 128, 0, 128, 0, 128, 0, 0, 0, 128, 139, 128, 0, 0, 0, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 0, 129, 128, 0, 128, 0, 0, 0, 128, 9, 128, 0, 0, 0, 0, 0, 128, 138, 0, 0, 0, 0, 0, 0, 0, 136, 0, 0, 0, 0, 0, 0, 0, 9, 128, 0, 128, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 0, 139, 128, 0, 128, 0, 0, 0, 0, 139, 0, 0, 0, 0, 0, 0, 128, 137, 128, 0, 0, 0, 0, 0, 128, 3, 128, 0, 0, 0, 0, 0, 128, 2, 128, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 128, 10, 128, 0, 0, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 128, 129, 128, 0, 128, 0, 0, 0, 128, 128, 128, 0, 0, 0, 0, 0, 128, 1, 0, 0, 128, 0, 0, 0, 0, 8, 128, 0, 128, 0, 0, 0, 128};
.global .align 8 .b8 _ZZ15xoshiro256_jumpP10ulonglong4E4JUMP[32] = {186, 10, 253, 60, 211, 198, 14, 24, 44, 57, 201, 240, 102, 18, 166, 213, 170, 201, 63, 224, 24, 38, 88, 169, 28, 102, 177, 41, 69, 220, 171, 57};
.global .align 8 .b8 _ZZ20xoshiro256_long_jumpP10ulonglong4E9LONG_JUMP[32] = {191, 203, 253, 254, 62, 93, 225, 118, 179, 47, 82, 28, 68, 78, 0, 197, 65, 226, 78, 133, 105, 0, 113, 119, 53, 230, 203, 42, 176, 155, 16, 57};
.const .align 1 .b8 powP[200] = {61, 216, 246, 161, 13, 255, 60, 17, 60, 126, 2, 183, 85, 136, 191, 41, 210, 68, 251, 14, 114, 46, 95, 30, 160, 105, 152, 245, 163, 164, 165, 27, 101, 45, 94, 135, 202, 175, 47, 123, 70, 226, 220, 41, 214, 97, 239, 74, 16, 91, 65, 173, 30, 152, 58, 24, 156, 194, 155, 120, 12, 246, 107, 119, 64, 49, 102, 136, 51, 241, 235, 248, 240, 95, 40, 67, 60, 28, 101, 46, 10, 74, 241, 64, 5, 7, 150, 15, 82, 145, 41, 91, 135, 103, 227, 68, 21, 55, 177, 37, 164, 241, 112, 236, 137, 218, 233, 130, 143, 93, 200, 230, 35, 178, 180, 133, 31, 96, 26, 178, 70, 106, 163, 100, 144, 84, 133, 52, 26, 133, 47, 122, 28, 221, 6, 15, 66, 177, 59, 86, 29, 2, 162, 193, 228, 104, 22, 69, 228, 229, 29, 186, 141, 95, 9, 5, 65, 87, 2, 209, 74, 207, 206, 155, 132, 78, 202, 137, 219, 46, 116, 168, 39, 148, 176, 72, 114, 82, 139, 231, 156, 206, 252, 177, 188, 165, 175, 130, 207, 41, 17, 93, 131, 67, 130, 111, 120, 124, 185, 2};
.const .align 1 .b8 heavyP[200] = {9, 133, 36, 178, 82, 76, 215, 58, 22, 66, 159, 47, 14, 155, 98, 121, 238, 248, 199, 22, 72, 255, 20, 122, 152, 100, 5, 128, 76, 95, 167, 17, 218, 206, 238, 68, 223, 224, 32, 231, 105, 64, 243, 20, 46, 216, 199, 114, 186, 53, 137, 147, 42, 255, 0, 193, 98, 196, 15, 37, 64, 144, 33, 94, 72, 106, 207, 13, 166, 249, 57, 128, 12, 61, 42, 121, 159, 170, 188, 160, 38, 162, 169, 208, 93, 192, 49, 244, 63, 140, 193, 84, 195, 76, 31, 211, 61, 204, 105, 167, 1, 125, 107, 108, 228, 147, 36, 86, 211, 91, 198, 46, 68, 176, 205, 153, 58, 75, 247, 78, 176, 242, 52, 84, 131, 134, 76, 119, 22, 148, 188, 54, 176, 97, 233, 7, 7, 204, 101, 119, 177, 29, 143, 126, 57, 109, 196, 186, 128, 219, 143, 234, 88, 202, 52, 123, 211, 242, 146, 185, 87, 185, 129, 132, 4, 197, 118, 199, 46, 194, 18, 81, 103, 159, 195, 71, 10, 12, 41, 181, 157, 57, 187, 146, 21, 198, 159, 47, 49, 224, 154, 84, 53, 218, 185, 16, 125, 50, 25, 22};

.visible .entry heavy_hash(
	.param .u64 heavy_hash_param_0,
	.param .u64 heavy_hash_param_1,
	.param .u64 heavy_hash_param_2,
	.param .u8 heavy_hash_param_3,
	.param .u64 heavy_hash_param_4,
	.param .u64 heavy_hash_param_5
)
{
	.reg .pred 	%p<18>;
	.reg .b16 	%rs<8194>;
	.reg .b32 	%r<12570>;
	.reg .b64 	%rd<683>;


	ld.param.u64 	%rd128, [heavy_hash_param_0];
	ld.param.u64 	%rd129, [heavy_hash_param_1];
	ld.param.u64 	%rd131, [heavy_hash_param_2];
	ld.param.u64 	%rd130, [heavy_hash_param_4];
	ld.param.u64 	%rd132, [heavy_hash_param_5];
	ld.param.u8 	%rs1, [heavy_hash_param_3];
	cvta.to.global.u64 	%rd1, %rd132;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	cvt.s64.s32	%rd2, %r8;
	setp.ge.u64	%p6, %rd2, %rd131;
	@%p6 bra 	BB0_18;

	cvt.u32.u64	%r9, %rd2;
	setp.ne.s32	%p7, %r9, 0;
	@%p7 bra 	BB0_3;

	mov.u64 	%rd133, 0;
	st.global.u64 	[%rd1], %rd133;

BB0_3:
	setp.eq.s16	%p8, %rs1, 0;
	@%p8 bra 	BB0_5;

	cvta.to.global.u64 	%rd134, %rd130;
	shl.b64 	%rd135, %rd2, 5;
	add.s64 	%rd136, %rd134, %rd135;
	ld.global.v2.u64 	{%rd137, %rd138}, [%rd136];
	mul.lo.s64 	%rd141, %rd138, 5;
	mul.lo.s64 	%rd142, %rd138, 640;
	shr.u64 	%rd143, %rd141, 57;
	or.b64  	%rd144, %rd143, %rd142;
	mul.lo.s64 	%rd630, %rd144, 9;
	shl.b64 	%rd145, %rd138, 17;
	ld.global.v2.u64 	{%rd146, %rd147}, [%rd136+16];
	xor.b64  	%rd149, %rd146, %rd137;
	xor.b64  	%rd151, %rd147, %rd138;
	xor.b64  	%rd152, %rd138, %rd149;
	xor.b64  	%rd153, %rd137, %rd151;
	st.global.v2.u64 	[%rd136], {%rd153, %rd152};
	xor.b64  	%rd154, %rd149, %rd145;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd151, 45;
	shr.b64 	%rhs, %rd151, 19;
	add.u64 	%rd155, %lhs, %rhs;
	}
	st.global.v2.u64 	[%rd136+16], {%rd154, %rd155};
	bra.uni 	BB0_6;

BB0_5:
	cvta.to.global.u64 	%rd156, %rd130;
	ld.global.u64 	%rd157, [%rd156];
	xor.b64  	%rd630, %rd157, %rd2;

BB0_6:
	and.b64  	%rd174, %rd630, %rd128;
	or.b64  	%rd6, %rd174, %rd129;
	xor.b64  	%rd635, %rd6, 3343109343542796272;
	ld.const.u64 	%rd175, [hash_header+64];
	xor.b64  	%rd640, %rd175, -510048929142394560;
	ld.const.u64 	%rd176, [hash_header+56];
	xor.b64  	%rd645, %rd176, 8605242046444978844;
	ld.const.u64 	%rd177, [hash_header+48];
	xor.b64  	%rd650, %rd177, 1745875063082670864;
	ld.const.u64 	%rd178, [hash_header+40];
	xor.b64  	%rd655, %rd178, 5399642050693751366;
	ld.const.u64 	%rd179, [hash_header+32];
	xor.b64  	%rd636, %rd179, 8876506674959887717;
	ld.const.u64 	%rd180, [hash_header+24];
	xor.b64  	%rd641, %rd180, 1992179434288343456;
	ld.const.u64 	%rd181, [hash_header+16];
	xor.b64  	%rd646, %rd181, 2188519011337848018;
	ld.const.u64 	%rd182, [hash_header+8];
	xor.b64  	%rd651, %rd182, 3008272977830772284;
	ld.const.u64 	%rd183, [hash_header];
	xor.b64  	%rd656, %rd183, 1242148031264380989;
	mov.u64 	%rd654, 1123092876221303306;
	mov.u64 	%rd653, 3784524041015224902;
	mov.u64 	%rd652, -8517909413761200310;
	mov.u64 	%rd649, 4963925045340115282;
	mov.u64 	%rd648, 1082795874807940378;
	mov.u64 	%rd647, 5237849264682708699;
	mov.u64 	%rd644, -1409360996057663723;
	mov.u64 	%rd643, -4494027153138273982;
	mov.u64 	%rd642, -5621391061570334094;
	mov.u64 	%rd639, -1817099578685924727;
	mov.u64 	%rd638, -5035616039755945756;
	mov.u64 	%rd637, 6706187291358897596;
	mov.u64 	%rd634, -5613068297060437469;
	mov.u64 	%rd633, -3386048033060200563;
	mov.u64 	%rd632, 196324915476054915;
	mov.u64 	%rd631, RC;
	mov.u32 	%r12568, -24;

BB0_7:
	xor.b64  	%rd184, %rd655, %rd656;
	xor.b64  	%rd185, %rd184, %rd654;
	xor.b64  	%rd186, %rd185, %rd653;
	xor.b64  	%rd187, %rd186, %rd652;
	xor.b64  	%rd188, %rd650, %rd651;
	xor.b64  	%rd189, %rd188, %rd649;
	xor.b64  	%rd190, %rd189, %rd648;
	xor.b64  	%rd191, %rd190, %rd647;
	xor.b64  	%rd192, %rd645, %rd646;
	xor.b64  	%rd193, %rd192, %rd644;
	xor.b64  	%rd194, %rd193, %rd643;
	xor.b64  	%rd195, %rd194, %rd642;
	xor.b64  	%rd196, %rd640, %rd641;
	xor.b64  	%rd197, %rd196, %rd639;
	xor.b64  	%rd198, %rd197, %rd638;
	xor.b64  	%rd199, %rd198, %rd637;
	xor.b64  	%rd200, %rd635, %rd636;
	xor.b64  	%rd201, %rd200, %rd634;
	xor.b64  	%rd202, %rd201, %rd633;
	xor.b64  	%rd203, %rd202, %rd632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd191, 1;
	shr.b64 	%rhs, %rd191, 63;
	add.u64 	%rd204, %lhs, %rhs;
	}
	xor.b64  	%rd205, %rd203, %rd204;
	xor.b64  	%rd206, %rd656, %rd205;
	xor.b64  	%rd207, %rd655, %rd205;
	xor.b64  	%rd208, %rd654, %rd205;
	xor.b64  	%rd209, %rd653, %rd205;
	xor.b64  	%rd210, %rd652, %rd205;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd195, 1;
	shr.b64 	%rhs, %rd195, 63;
	add.u64 	%rd211, %lhs, %rhs;
	}
	xor.b64  	%rd212, %rd211, %rd187;
	xor.b64  	%rd213, %rd651, %rd212;
	xor.b64  	%rd214, %rd650, %rd212;
	xor.b64  	%rd215, %rd649, %rd212;
	xor.b64  	%rd216, %rd648, %rd212;
	xor.b64  	%rd217, %rd647, %rd212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd199, 1;
	shr.b64 	%rhs, %rd199, 63;
	add.u64 	%rd218, %lhs, %rhs;
	}
	xor.b64  	%rd219, %rd218, %rd191;
	xor.b64  	%rd220, %rd646, %rd219;
	xor.b64  	%rd221, %rd645, %rd219;
	xor.b64  	%rd222, %rd644, %rd219;
	xor.b64  	%rd223, %rd643, %rd219;
	xor.b64  	%rd224, %rd642, %rd219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd203, 1;
	shr.b64 	%rhs, %rd203, 63;
	add.u64 	%rd225, %lhs, %rhs;
	}
	xor.b64  	%rd226, %rd225, %rd195;
	xor.b64  	%rd227, %rd641, %rd226;
	xor.b64  	%rd228, %rd640, %rd226;
	xor.b64  	%rd229, %rd639, %rd226;
	xor.b64  	%rd230, %rd638, %rd226;
	xor.b64  	%rd231, %rd637, %rd226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd187, 1;
	shr.b64 	%rhs, %rd187, 63;
	add.u64 	%rd232, %lhs, %rhs;
	}
	xor.b64  	%rd233, %rd232, %rd199;
	xor.b64  	%rd234, %rd636, %rd233;
	xor.b64  	%rd235, %rd635, %rd233;
	xor.b64  	%rd236, %rd634, %rd233;
	xor.b64  	%rd237, %rd633, %rd233;
	xor.b64  	%rd238, %rd632, %rd233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd213, 1;
	shr.b64 	%rhs, %rd213, 63;
	add.u64 	%rd239, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd208, 3;
	shr.b64 	%rhs, %rd208, 61;
	add.u64 	%rd240, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd221, 6;
	shr.b64 	%rhs, %rd221, 58;
	add.u64 	%rd241, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd215, 10;
	shr.b64 	%rhs, %rd215, 54;
	add.u64 	%rd242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd223, 15;
	shr.b64 	%rhs, %rd223, 49;
	add.u64 	%rd243, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd230, 21;
	shr.b64 	%rhs, %rd230, 43;
	add.u64 	%rd244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd227, 28;
	shr.b64 	%rhs, %rd227, 36;
	add.u64 	%rd245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd207, 36;
	shr.b64 	%rhs, %rd207, 28;
	add.u64 	%rd246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd216, 45;
	shr.b64 	%rhs, %rd216, 19;
	add.u64 	%rd247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd228, 55;
	shr.b64 	%rhs, %rd228, 9;
	add.u64 	%rd248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd217, 2;
	shr.b64 	%rhs, %rd217, 62;
	add.u64 	%rd249, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd238, 14;
	shr.b64 	%rhs, %rd238, 50;
	add.u64 	%rd250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd234, 27;
	shr.b64 	%rhs, %rd234, 37;
	add.u64 	%rd251, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd209, 41;
	shr.b64 	%rhs, %rd209, 23;
	add.u64 	%rd252, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd231, 56;
	shr.b64 	%rhs, %rd231, 8;
	add.u64 	%rd253, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd237, 8;
	shr.b64 	%rhs, %rd237, 56;
	add.u64 	%rd254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd229, 25;
	shr.b64 	%rhs, %rd229, 39;
	add.u64 	%rd255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd222, 43;
	shr.b64 	%rhs, %rd222, 21;
	add.u64 	%rd256, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd220, 62;
	shr.b64 	%rhs, %rd220, 2;
	add.u64 	%rd257, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd210, 18;
	shr.b64 	%rhs, %rd210, 46;
	add.u64 	%rd258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd236, 39;
	shr.b64 	%rhs, %rd236, 25;
	add.u64 	%rd259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd224, 61;
	shr.b64 	%rhs, %rd224, 3;
	add.u64 	%rd260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd235, 20;
	shr.b64 	%rhs, %rd235, 44;
	add.u64 	%rd261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd214, 44;
	shr.b64 	%rhs, %rd214, 20;
	add.u64 	%rd262, %lhs, %rhs;
	}
	not.b64 	%rd263, %rd262;
	and.b64  	%rd264, %rd256, %rd263;
	xor.b64  	%rd265, %rd264, %rd206;
	not.b64 	%rd266, %rd256;
	and.b64  	%rd267, %rd244, %rd266;
	xor.b64  	%rd651, %rd267, %rd262;
	not.b64 	%rd268, %rd244;
	and.b64  	%rd269, %rd250, %rd268;
	xor.b64  	%rd646, %rd269, %rd256;
	not.b64 	%rd270, %rd250;
	and.b64  	%rd271, %rd206, %rd270;
	xor.b64  	%rd641, %rd271, %rd244;
	not.b64 	%rd272, %rd206;
	and.b64  	%rd273, %rd262, %rd272;
	xor.b64  	%rd636, %rd250, %rd273;
	not.b64 	%rd274, %rd261;
	and.b64  	%rd275, %rd240, %rd274;
	xor.b64  	%rd655, %rd275, %rd245;
	not.b64 	%rd276, %rd240;
	and.b64  	%rd277, %rd247, %rd276;
	xor.b64  	%rd650, %rd277, %rd261;
	not.b64 	%rd278, %rd247;
	and.b64  	%rd279, %rd260, %rd278;
	xor.b64  	%rd645, %rd279, %rd240;
	not.b64 	%rd280, %rd260;
	and.b64  	%rd281, %rd245, %rd280;
	xor.b64  	%rd640, %rd281, %rd247;
	not.b64 	%rd282, %rd245;
	and.b64  	%rd283, %rd261, %rd282;
	xor.b64  	%rd635, %rd260, %rd283;
	not.b64 	%rd284, %rd241;
	and.b64  	%rd285, %rd255, %rd284;
	xor.b64  	%rd654, %rd285, %rd239;
	not.b64 	%rd286, %rd255;
	and.b64  	%rd287, %rd254, %rd286;
	xor.b64  	%rd649, %rd287, %rd241;
	not.b64 	%rd288, %rd254;
	and.b64  	%rd289, %rd258, %rd288;
	xor.b64  	%rd644, %rd289, %rd255;
	not.b64 	%rd290, %rd258;
	and.b64  	%rd291, %rd239, %rd290;
	xor.b64  	%rd639, %rd291, %rd254;
	not.b64 	%rd292, %rd239;
	and.b64  	%rd293, %rd241, %rd292;
	xor.b64  	%rd634, %rd258, %rd293;
	not.b64 	%rd294, %rd246;
	and.b64  	%rd295, %rd242, %rd294;
	xor.b64  	%rd653, %rd295, %rd251;
	not.b64 	%rd296, %rd242;
	and.b64  	%rd297, %rd243, %rd296;
	xor.b64  	%rd648, %rd297, %rd246;
	not.b64 	%rd298, %rd243;
	and.b64  	%rd299, %rd253, %rd298;
	xor.b64  	%rd643, %rd299, %rd242;
	not.b64 	%rd300, %rd253;
	and.b64  	%rd301, %rd251, %rd300;
	xor.b64  	%rd638, %rd301, %rd243;
	not.b64 	%rd302, %rd251;
	and.b64  	%rd303, %rd246, %rd302;
	xor.b64  	%rd633, %rd253, %rd303;
	not.b64 	%rd304, %rd248;
	and.b64  	%rd305, %rd259, %rd304;
	xor.b64  	%rd652, %rd305, %rd257;
	not.b64 	%rd306, %rd259;
	and.b64  	%rd307, %rd252, %rd306;
	xor.b64  	%rd647, %rd307, %rd248;
	not.b64 	%rd308, %rd252;
	and.b64  	%rd309, %rd249, %rd308;
	xor.b64  	%rd642, %rd309, %rd259;
	not.b64 	%rd310, %rd249;
	and.b64  	%rd311, %rd257, %rd310;
	xor.b64  	%rd637, %rd311, %rd252;
	not.b64 	%rd312, %rd257;
	and.b64  	%rd313, %rd248, %rd312;
	xor.b64  	%rd632, %rd249, %rd313;
	ld.global.u64 	%rd314, [%rd631];
	xor.b64  	%rd656, %rd265, %rd314;
	add.s64 	%rd631, %rd631, 8;
	add.s32 	%r12568, %r12568, 1;
	setp.ne.s32	%p9, %r12568, 0;
	@%p9 bra 	BB0_7;

	shr.u64 	%rd337, %rd656, 8;
	cvt.u32.u64	%r12, %rd337;
	shr.u64 	%rd338, %rd656, 16;
	cvt.u32.u64	%r13, %rd338;
	shr.u64 	%rd339, %rd656, 24;
	cvt.u32.u64	%r14, %rd339;
	shr.u64 	%rd340, %rd656, 32;
	cvt.u32.u64	%r15, %rd340;
	shr.u64 	%rd341, %rd656, 40;
	cvt.u32.u64	%r16, %rd341;
	shr.u64 	%rd342, %rd656, 48;
	cvt.u32.u64	%r17, %rd342;
	shr.u64 	%rd343, %rd656, 56;
	cvt.u32.u64	%r18, %rd343;
	shr.u64 	%rd344, %rd651, 8;
	cvt.u32.u64	%r19, %rd344;
	shr.u64 	%rd345, %rd651, 16;
	cvt.u32.u64	%r20, %rd345;
	shr.u64 	%rd346, %rd651, 24;
	cvt.u32.u64	%r21, %rd346;
	shr.u64 	%rd347, %rd651, 32;
	cvt.u32.u64	%r22, %rd347;
	shr.u64 	%rd348, %rd651, 40;
	cvt.u32.u64	%r23, %rd348;
	shr.u64 	%rd349, %rd651, 48;
	cvt.u32.u64	%r24, %rd349;
	shr.u64 	%rd350, %rd651, 56;
	cvt.u32.u64	%r25, %rd350;
	shr.u64 	%rd351, %rd646, 8;
	cvt.u32.u64	%r26, %rd351;
	shr.u64 	%rd352, %rd646, 16;
	cvt.u32.u64	%r27, %rd352;
	shr.u64 	%rd353, %rd646, 24;
	cvt.u32.u64	%r28, %rd353;
	shr.u64 	%rd354, %rd646, 32;
	cvt.u32.u64	%r29, %rd354;
	shr.u64 	%rd355, %rd646, 40;
	cvt.u32.u64	%r30, %rd355;
	shr.u64 	%rd356, %rd646, 48;
	cvt.u32.u64	%r31, %rd356;
	shr.u64 	%rd357, %rd646, 56;
	cvt.u32.u64	%r32, %rd357;
	cvt.u32.u64	%r33, %rd656;
	and.b32  	%r34, %r33, 15;
	bfe.u32 	%r35, %r33, 12, 4;
	and.b32  	%r36, %r12, 15;
	bfe.u32 	%r37, %r33, 20, 4;
	and.b32  	%r38, %r13, 15;
	shr.u32 	%r39, %r33, 28;
	and.b32  	%r40, %r14, 15;
	shr.u64 	%rd358, %rd656, 36;
	cvt.u32.u64	%r41, %rd358;
	and.b32  	%r42, %r41, 15;
	and.b32  	%r43, %r15, 15;
	shr.u64 	%rd359, %rd656, 44;
	cvt.u32.u64	%r44, %rd359;
	and.b32  	%r45, %r44, 15;
	and.b32  	%r46, %r16, 15;
	shr.u64 	%rd360, %rd656, 52;
	cvt.u32.u64	%r47, %rd360;
	and.b32  	%r48, %r47, 15;
	and.b32  	%r49, %r17, 15;
	shr.u64 	%rd361, %rd656, 60;
	cvt.u32.u64	%r50, %rd361;
	and.b32  	%r51, %r18, 15;
	cvt.u32.u64	%r52, %rd651;
	and.b32  	%r53, %r52, 15;
	bfe.u32 	%r54, %r52, 12, 4;
	and.b32  	%r55, %r19, 15;
	bfe.u32 	%r56, %r52, 20, 4;
	and.b32  	%r57, %r20, 15;
	shr.u32 	%r58, %r52, 28;
	and.b32  	%r59, %r21, 15;
	shr.u64 	%rd362, %rd651, 36;
	cvt.u32.u64	%r60, %rd362;
	and.b32  	%r61, %r60, 15;
	and.b32  	%r62, %r22, 15;
	shr.u64 	%rd363, %rd651, 44;
	cvt.u32.u64	%r63, %rd363;
	and.b32  	%r64, %r63, 15;
	and.b32  	%r65, %r23, 15;
	shr.u64 	%rd364, %rd651, 52;
	cvt.u32.u64	%r66, %rd364;
	and.b32  	%r67, %r66, 15;
	and.b32  	%r68, %r24, 15;
	shr.u64 	%rd365, %rd651, 60;
	cvt.u32.u64	%r69, %rd365;
	and.b32  	%r70, %r25, 15;
	cvt.u32.u64	%r71, %rd646;
	and.b32  	%r72, %r71, 15;
	bfe.u32 	%r73, %r71, 12, 4;
	and.b32  	%r74, %r26, 15;
	bfe.u32 	%r75, %r71, 20, 4;
	and.b32  	%r76, %r27, 15;
	shr.u32 	%r77, %r71, 28;
	and.b32  	%r78, %r28, 15;
	shr.u64 	%rd366, %rd646, 36;
	cvt.u32.u64	%r79, %rd366;
	and.b32  	%r80, %r79, 15;
	and.b32  	%r81, %r29, 15;
	shr.u64 	%rd367, %rd646, 44;
	cvt.u32.u64	%r82, %rd367;
	and.b32  	%r83, %r82, 15;
	and.b32  	%r84, %r30, 15;
	shr.u64 	%rd368, %rd646, 52;
	cvt.u32.u64	%r85, %rd368;
	and.b32  	%r86, %r85, 15;
	and.b32  	%r87, %r31, 15;
	shr.u64 	%rd369, %rd646, 60;
	cvt.u32.u64	%r88, %rd369;
	and.b32  	%r89, %r32, 15;
	cvt.u32.u64	%r90, %rd641;
	and.b32  	%r91, %r90, 15;
	shr.u64 	%rd370, %rd641, 8;
	cvt.u32.u64	%r92, %rd370;
	bfe.u32 	%r93, %r90, 12, 4;
	and.b32  	%r94, %r92, 15;
	shr.u64 	%rd371, %rd641, 16;
	cvt.u32.u64	%r95, %rd371;
	bfe.u32 	%r96, %r90, 20, 4;
	and.b32  	%r97, %r95, 15;
	shr.u64 	%rd372, %rd641, 24;
	cvt.u32.u64	%r98, %rd372;
	shr.u32 	%r99, %r90, 28;
	and.b32  	%r100, %r98, 15;
	shr.u64 	%rd373, %rd641, 32;
	cvt.u32.u64	%r101, %rd373;
	shr.u64 	%rd374, %rd641, 36;
	cvt.u32.u64	%r102, %rd374;
	and.b32  	%r103, %r102, 15;
	and.b32  	%r104, %r101, 15;
	shr.u64 	%rd375, %rd641, 40;
	cvt.u32.u64	%r105, %rd375;
	shr.u64 	%rd376, %rd641, 44;
	cvt.u32.u64	%r106, %rd376;
	and.b32  	%r107, %r106, 15;
	and.b32  	%r108, %r105, 15;
	shr.u64 	%rd377, %rd641, 48;
	cvt.u32.u64	%r109, %rd377;
	shr.u64 	%rd378, %rd641, 52;
	cvt.u32.u64	%r110, %rd378;
	and.b32  	%r111, %r110, 15;
	and.b32  	%r112, %r109, 15;
	shr.u64 	%rd379, %rd641, 56;
	cvt.u32.u64	%r113, %rd379;
	shr.u64 	%rd380, %rd641, 60;
	cvt.u32.u64	%r114, %rd380;
	and.b32  	%r115, %r113, 15;
	ld.const.v4.u8 	{%rs2, %rs3, %rs4, %rs5}, [matrix];
	cvt.u32.u16	%r116, %rs5;
	cvt.s32.s8 	%r117, %r116;
	cvt.u32.u16	%r118, %rs4;
	cvt.s32.s8 	%r119, %r118;
	cvt.u32.u16	%r120, %rs2;
	cvt.s32.s8 	%r121, %r120;
	cvt.u32.u16	%r122, %rs3;
	cvt.s32.s8 	%r123, %r122;
	bfe.u32 	%r124, %r33, 4, 4;
	mul.lo.s32 	%r125, %r34, %r123;
	mad.lo.s32 	%r126, %r124, %r121, %r125;
	mad.lo.s32 	%r127, %r35, %r119, %r126;
	mad.lo.s32 	%r128, %r36, %r117, %r127;
	ld.const.v4.u8 	{%rs10, %rs11, %rs12, %rs13}, [matrix+4];
	cvt.u32.u16	%r129, %rs13;
	cvt.s32.s8 	%r130, %r129;
	cvt.u32.u16	%r131, %rs12;
	cvt.s32.s8 	%r132, %r131;
	cvt.u32.u16	%r133, %rs11;
	cvt.s32.s8 	%r134, %r133;
	cvt.u32.u16	%r135, %rs10;
	cvt.s32.s8 	%r136, %r135;
	mad.lo.s32 	%r137, %r37, %r136, %r128;
	mad.lo.s32 	%r138, %r38, %r134, %r137;
	mad.lo.s32 	%r139, %r39, %r132, %r138;
	mad.lo.s32 	%r140, %r40, %r130, %r139;
	ld.const.v4.u8 	{%rs18, %rs19, %rs20, %rs21}, [matrix+8];
	cvt.u32.u16	%r141, %rs21;
	cvt.s32.s8 	%r142, %r141;
	cvt.u32.u16	%r143, %rs20;
	cvt.s32.s8 	%r144, %r143;
	cvt.u32.u16	%r145, %rs19;
	cvt.s32.s8 	%r146, %r145;
	cvt.u32.u16	%r147, %rs18;
	cvt.s32.s8 	%r148, %r147;
	mad.lo.s32 	%r149, %r42, %r148, %r140;
	mad.lo.s32 	%r150, %r43, %r146, %r149;
	mad.lo.s32 	%r151, %r45, %r144, %r150;
	mad.lo.s32 	%r152, %r46, %r142, %r151;
	ld.const.v4.u8 	{%rs26, %rs27, %rs28, %rs29}, [matrix+12];
	cvt.u32.u16	%r153, %rs29;
	cvt.s32.s8 	%r154, %r153;
	cvt.u32.u16	%r155, %rs28;
	cvt.s32.s8 	%r156, %r155;
	cvt.u32.u16	%r157, %rs27;
	cvt.s32.s8 	%r158, %r157;
	cvt.u32.u16	%r159, %rs26;
	cvt.s32.s8 	%r160, %r159;
	mad.lo.s32 	%r161, %r48, %r160, %r152;
	mad.lo.s32 	%r162, %r49, %r158, %r161;
	mad.lo.s32 	%r163, %r50, %r156, %r162;
	mad.lo.s32 	%r164, %r51, %r154, %r163;
	ld.const.v4.u8 	{%rs34, %rs35, %rs36, %rs37}, [matrix+16];
	cvt.u32.u16	%r165, %rs37;
	cvt.s32.s8 	%r166, %r165;
	cvt.u32.u16	%r167, %rs36;
	cvt.s32.s8 	%r168, %r167;
	cvt.u32.u16	%r169, %rs35;
	cvt.s32.s8 	%r170, %r169;
	cvt.u32.u16	%r171, %rs34;
	cvt.s32.s8 	%r172, %r171;
	bfe.u32 	%r173, %r52, 4, 4;
	mad.lo.s32 	%r174, %r173, %r172, %r164;
	mad.lo.s32 	%r175, %r53, %r170, %r174;
	mad.lo.s32 	%r176, %r54, %r168, %r175;
	mad.lo.s32 	%r177, %r55, %r166, %r176;
	ld.const.v4.u8 	{%rs42, %rs43, %rs44, %rs45}, [matrix+20];
	cvt.u32.u16	%r178, %rs45;
	cvt.s32.s8 	%r179, %r178;
	cvt.u32.u16	%r180, %rs44;
	cvt.s32.s8 	%r181, %r180;
	cvt.u32.u16	%r182, %rs43;
	cvt.s32.s8 	%r183, %r182;
	cvt.u32.u16	%r184, %rs42;
	cvt.s32.s8 	%r185, %r184;
	mad.lo.s32 	%r186, %r56, %r185, %r177;
	mad.lo.s32 	%r187, %r57, %r183, %r186;
	mad.lo.s32 	%r188, %r58, %r181, %r187;
	mad.lo.s32 	%r189, %r59, %r179, %r188;
	ld.const.v4.u8 	{%rs50, %rs51, %rs52, %rs53}, [matrix+24];
	cvt.u32.u16	%r190, %rs53;
	cvt.s32.s8 	%r191, %r190;
	cvt.u32.u16	%r192, %rs52;
	cvt.s32.s8 	%r193, %r192;
	cvt.u32.u16	%r194, %rs51;
	cvt.s32.s8 	%r195, %r194;
	cvt.u32.u16	%r196, %rs50;
	cvt.s32.s8 	%r197, %r196;
	mad.lo.s32 	%r198, %r61, %r197, %r189;
	mad.lo.s32 	%r199, %r62, %r195, %r198;
	mad.lo.s32 	%r200, %r64, %r193, %r199;
	mad.lo.s32 	%r201, %r65, %r191, %r200;
	ld.const.v4.u8 	{%rs58, %rs59, %rs60, %rs61}, [matrix+28];
	cvt.u32.u16	%r202, %rs61;
	cvt.s32.s8 	%r203, %r202;
	cvt.u32.u16	%r204, %rs60;
	cvt.s32.s8 	%r205, %r204;
	cvt.u32.u16	%r206, %rs59;
	cvt.s32.s8 	%r207, %r206;
	cvt.u32.u16	%r208, %rs58;
	cvt.s32.s8 	%r209, %r208;
	mad.lo.s32 	%r210, %r67, %r209, %r201;
	mad.lo.s32 	%r211, %r68, %r207, %r210;
	mad.lo.s32 	%r212, %r69, %r205, %r211;
	mad.lo.s32 	%r213, %r70, %r203, %r212;
	ld.const.v4.u8 	{%rs66, %rs67, %rs68, %rs69}, [matrix+32];
	cvt.u32.u16	%r214, %rs69;
	cvt.s32.s8 	%r215, %r214;
	cvt.u32.u16	%r216, %rs68;
	cvt.s32.s8 	%r217, %r216;
	cvt.u32.u16	%r218, %rs67;
	cvt.s32.s8 	%r219, %r218;
	cvt.u32.u16	%r220, %rs66;
	cvt.s32.s8 	%r221, %r220;
	bfe.u32 	%r222, %r71, 4, 4;
	mad.lo.s32 	%r223, %r222, %r221, %r213;
	mad.lo.s32 	%r224, %r72, %r219, %r223;
	mad.lo.s32 	%r225, %r73, %r217, %r224;
	mad.lo.s32 	%r226, %r74, %r215, %r225;
	ld.const.v4.u8 	{%rs74, %rs75, %rs76, %rs77}, [matrix+36];
	cvt.u32.u16	%r227, %rs77;
	cvt.s32.s8 	%r228, %r227;
	cvt.u32.u16	%r229, %rs76;
	cvt.s32.s8 	%r230, %r229;
	cvt.u32.u16	%r231, %rs75;
	cvt.s32.s8 	%r232, %r231;
	cvt.u32.u16	%r233, %rs74;
	cvt.s32.s8 	%r234, %r233;
	mad.lo.s32 	%r235, %r75, %r234, %r226;
	mad.lo.s32 	%r236, %r76, %r232, %r235;
	mad.lo.s32 	%r237, %r77, %r230, %r236;
	mad.lo.s32 	%r238, %r78, %r228, %r237;
	ld.const.v4.u8 	{%rs82, %rs83, %rs84, %rs85}, [matrix+40];
	cvt.u32.u16	%r239, %rs85;
	cvt.s32.s8 	%r240, %r239;
	cvt.u32.u16	%r241, %rs84;
	cvt.s32.s8 	%r242, %r241;
	cvt.u32.u16	%r243, %rs83;
	cvt.s32.s8 	%r244, %r243;
	cvt.u32.u16	%r245, %rs82;
	cvt.s32.s8 	%r246, %r245;
	mad.lo.s32 	%r247, %r80, %r246, %r238;
	mad.lo.s32 	%r248, %r81, %r244, %r247;
	mad.lo.s32 	%r249, %r83, %r242, %r248;
	mad.lo.s32 	%r250, %r84, %r240, %r249;
	ld.const.v4.u8 	{%rs90, %rs91, %rs92, %rs93}, [matrix+44];
	cvt.u32.u16	%r251, %rs93;
	cvt.s32.s8 	%r252, %r251;
	cvt.u32.u16	%r253, %rs92;
	cvt.s32.s8 	%r254, %r253;
	cvt.u32.u16	%r255, %rs91;
	cvt.s32.s8 	%r256, %r255;
	cvt.u32.u16	%r257, %rs90;
	cvt.s32.s8 	%r258, %r257;
	mad.lo.s32 	%r259, %r86, %r258, %r250;
	mad.lo.s32 	%r260, %r87, %r256, %r259;
	mad.lo.s32 	%r261, %r88, %r254, %r260;
	mad.lo.s32 	%r262, %r89, %r252, %r261;
	ld.const.v4.u8 	{%rs98, %rs99, %rs100, %rs101}, [matrix+48];
	cvt.u32.u16	%r263, %rs101;
	cvt.s32.s8 	%r264, %r263;
	cvt.u32.u16	%r265, %rs100;
	cvt.s32.s8 	%r266, %r265;
	cvt.u32.u16	%r267, %rs99;
	cvt.s32.s8 	%r268, %r267;
	cvt.u32.u16	%r269, %rs98;
	cvt.s32.s8 	%r270, %r269;
	bfe.u32 	%r271, %r90, 4, 4;
	mad.lo.s32 	%r272, %r271, %r270, %r262;
	mad.lo.s32 	%r273, %r91, %r268, %r272;
	mad.lo.s32 	%r274, %r93, %r266, %r273;
	mad.lo.s32 	%r275, %r94, %r264, %r274;
	ld.const.v4.u8 	{%rs106, %rs107, %rs108, %rs109}, [matrix+52];
	cvt.u32.u16	%r276, %rs109;
	cvt.s32.s8 	%r277, %r276;
	cvt.u32.u16	%r278, %rs108;
	cvt.s32.s8 	%r279, %r278;
	cvt.u32.u16	%r280, %rs107;
	cvt.s32.s8 	%r281, %r280;
	cvt.u32.u16	%r282, %rs106;
	cvt.s32.s8 	%r283, %r282;
	mad.lo.s32 	%r284, %r96, %r283, %r275;
	mad.lo.s32 	%r285, %r97, %r281, %r284;
	mad.lo.s32 	%r286, %r99, %r279, %r285;
	mad.lo.s32 	%r287, %r100, %r277, %r286;
	ld.const.v4.u8 	{%rs114, %rs115, %rs116, %rs117}, [matrix+56];
	cvt.u32.u16	%r288, %rs117;
	cvt.s32.s8 	%r289, %r288;
	cvt.u32.u16	%r290, %rs116;
	cvt.s32.s8 	%r291, %r290;
	cvt.u32.u16	%r292, %rs115;
	cvt.s32.s8 	%r293, %r292;
	cvt.u32.u16	%r294, %rs114;
	cvt.s32.s8 	%r295, %r294;
	mad.lo.s32 	%r296, %r103, %r295, %r287;
	mad.lo.s32 	%r297, %r104, %r293, %r296;
	mad.lo.s32 	%r298, %r107, %r291, %r297;
	mad.lo.s32 	%r299, %r108, %r289, %r298;
	ld.const.v4.u8 	{%rs122, %rs123, %rs124, %rs125}, [matrix+60];
	cvt.u32.u16	%r300, %rs125;
	cvt.s32.s8 	%r301, %r300;
	cvt.u32.u16	%r302, %rs124;
	cvt.s32.s8 	%r303, %r302;
	cvt.u32.u16	%r304, %rs123;
	cvt.s32.s8 	%r305, %r304;
	cvt.u32.u16	%r306, %rs122;
	cvt.s32.s8 	%r307, %r306;
	mad.lo.s32 	%r308, %r111, %r307, %r299;
	mad.lo.s32 	%r309, %r112, %r305, %r308;
	mad.lo.s32 	%r310, %r114, %r303, %r309;
	mad.lo.s32 	%r311, %r115, %r301, %r310;
	ld.const.v4.u8 	{%rs130, %rs131, %rs132, %rs133}, [matrix+64];
	cvt.u32.u16	%r312, %rs133;
	cvt.s32.s8 	%r313, %r312;
	cvt.u32.u16	%r314, %rs132;
	cvt.s32.s8 	%r315, %r314;
	cvt.u32.u16	%r316, %rs130;
	cvt.s32.s8 	%r317, %r316;
	cvt.u32.u16	%r318, %rs131;
	cvt.s32.s8 	%r319, %r318;
	mul.lo.s32 	%r320, %r34, %r319;
	mad.lo.s32 	%r321, %r124, %r317, %r320;
	mad.lo.s32 	%r322, %r35, %r315, %r321;
	mad.lo.s32 	%r323, %r36, %r313, %r322;
	ld.const.v4.u8 	{%rs138, %rs139, %rs140, %rs141}, [matrix+68];
	cvt.u32.u16	%r324, %rs141;
	cvt.s32.s8 	%r325, %r324;
	cvt.u32.u16	%r326, %rs140;
	cvt.s32.s8 	%r327, %r326;
	cvt.u32.u16	%r328, %rs139;
	cvt.s32.s8 	%r329, %r328;
	cvt.u32.u16	%r330, %rs138;
	cvt.s32.s8 	%r331, %r330;
	mad.lo.s32 	%r332, %r37, %r331, %r323;
	mad.lo.s32 	%r333, %r38, %r329, %r332;
	mad.lo.s32 	%r334, %r39, %r327, %r333;
	mad.lo.s32 	%r335, %r40, %r325, %r334;
	ld.const.v4.u8 	{%rs146, %rs147, %rs148, %rs149}, [matrix+72];
	cvt.u32.u16	%r336, %rs149;
	cvt.s32.s8 	%r337, %r336;
	cvt.u32.u16	%r338, %rs148;
	cvt.s32.s8 	%r339, %r338;
	cvt.u32.u16	%r340, %rs147;
	cvt.s32.s8 	%r341, %r340;
	cvt.u32.u16	%r342, %rs146;
	cvt.s32.s8 	%r343, %r342;
	mad.lo.s32 	%r344, %r42, %r343, %r335;
	mad.lo.s32 	%r345, %r43, %r341, %r344;
	mad.lo.s32 	%r346, %r45, %r339, %r345;
	mad.lo.s32 	%r347, %r46, %r337, %r346;
	ld.const.v4.u8 	{%rs154, %rs155, %rs156, %rs157}, [matrix+76];
	cvt.u32.u16	%r348, %rs157;
	cvt.s32.s8 	%r349, %r348;
	cvt.u32.u16	%r350, %rs156;
	cvt.s32.s8 	%r351, %r350;
	cvt.u32.u16	%r352, %rs155;
	cvt.s32.s8 	%r353, %r352;
	cvt.u32.u16	%r354, %rs154;
	cvt.s32.s8 	%r355, %r354;
	mad.lo.s32 	%r356, %r48, %r355, %r347;
	mad.lo.s32 	%r357, %r49, %r353, %r356;
	mad.lo.s32 	%r358, %r50, %r351, %r357;
	mad.lo.s32 	%r359, %r51, %r349, %r358;
	ld.const.v4.u8 	{%rs162, %rs163, %rs164, %rs165}, [matrix+80];
	cvt.u32.u16	%r360, %rs165;
	cvt.s32.s8 	%r361, %r360;
	cvt.u32.u16	%r362, %rs164;
	cvt.s32.s8 	%r363, %r362;
	cvt.u32.u16	%r364, %rs163;
	cvt.s32.s8 	%r365, %r364;
	cvt.u32.u16	%r366, %rs162;
	cvt.s32.s8 	%r367, %r366;
	mad.lo.s32 	%r368, %r173, %r367, %r359;
	mad.lo.s32 	%r369, %r53, %r365, %r368;
	mad.lo.s32 	%r370, %r54, %r363, %r369;
	mad.lo.s32 	%r371, %r55, %r361, %r370;
	ld.const.v4.u8 	{%rs170, %rs171, %rs172, %rs173}, [matrix+84];
	cvt.u32.u16	%r372, %rs173;
	cvt.s32.s8 	%r373, %r372;
	cvt.u32.u16	%r374, %rs172;
	cvt.s32.s8 	%r375, %r374;
	cvt.u32.u16	%r376, %rs171;
	cvt.s32.s8 	%r377, %r376;
	cvt.u32.u16	%r378, %rs170;
	cvt.s32.s8 	%r379, %r378;
	mad.lo.s32 	%r380, %r56, %r379, %r371;
	mad.lo.s32 	%r381, %r57, %r377, %r380;
	mad.lo.s32 	%r382, %r58, %r375, %r381;
	mad.lo.s32 	%r383, %r59, %r373, %r382;
	ld.const.v4.u8 	{%rs178, %rs179, %rs180, %rs181}, [matrix+88];
	cvt.u32.u16	%r384, %rs181;
	cvt.s32.s8 	%r385, %r384;
	cvt.u32.u16	%r386, %rs180;
	cvt.s32.s8 	%r387, %r386;
	cvt.u32.u16	%r388, %rs179;
	cvt.s32.s8 	%r389, %r388;
	cvt.u32.u16	%r390, %rs178;
	cvt.s32.s8 	%r391, %r390;
	mad.lo.s32 	%r392, %r61, %r391, %r383;
	mad.lo.s32 	%r393, %r62, %r389, %r392;
	mad.lo.s32 	%r394, %r64, %r387, %r393;
	mad.lo.s32 	%r395, %r65, %r385, %r394;
	ld.const.v4.u8 	{%rs186, %rs187, %rs188, %rs189}, [matrix+92];
	cvt.u32.u16	%r396, %rs189;
	cvt.s32.s8 	%r397, %r396;
	cvt.u32.u16	%r398, %rs188;
	cvt.s32.s8 	%r399, %r398;
	cvt.u32.u16	%r400, %rs187;
	cvt.s32.s8 	%r401, %r400;
	cvt.u32.u16	%r402, %rs186;
	cvt.s32.s8 	%r403, %r402;
	mad.lo.s32 	%r404, %r67, %r403, %r395;
	mad.lo.s32 	%r405, %r68, %r401, %r404;
	mad.lo.s32 	%r406, %r69, %r399, %r405;
	mad.lo.s32 	%r407, %r70, %r397, %r406;
	ld.const.v4.u8 	{%rs194, %rs195, %rs196, %rs197}, [matrix+96];
	cvt.u32.u16	%r408, %rs197;
	cvt.s32.s8 	%r409, %r408;
	cvt.u32.u16	%r410, %rs196;
	cvt.s32.s8 	%r411, %r410;
	cvt.u32.u16	%r412, %rs195;
	cvt.s32.s8 	%r413, %r412;
	cvt.u32.u16	%r414, %rs194;
	cvt.s32.s8 	%r415, %r414;
	mad.lo.s32 	%r416, %r222, %r415, %r407;
	mad.lo.s32 	%r417, %r72, %r413, %r416;
	mad.lo.s32 	%r418, %r73, %r411, %r417;
	mad.lo.s32 	%r419, %r74, %r409, %r418;
	ld.const.v4.u8 	{%rs202, %rs203, %rs204, %rs205}, [matrix+100];
	cvt.u32.u16	%r420, %rs205;
	cvt.s32.s8 	%r421, %r420;
	cvt.u32.u16	%r422, %rs204;
	cvt.s32.s8 	%r423, %r422;
	cvt.u32.u16	%r424, %rs203;
	cvt.s32.s8 	%r425, %r424;
	cvt.u32.u16	%r426, %rs202;
	cvt.s32.s8 	%r427, %r426;
	mad.lo.s32 	%r428, %r75, %r427, %r419;
	mad.lo.s32 	%r429, %r76, %r425, %r428;
	mad.lo.s32 	%r430, %r77, %r423, %r429;
	mad.lo.s32 	%r431, %r78, %r421, %r430;
	ld.const.v4.u8 	{%rs210, %rs211, %rs212, %rs213}, [matrix+104];
	cvt.u32.u16	%r432, %rs213;
	cvt.s32.s8 	%r433, %r432;
	cvt.u32.u16	%r434, %rs212;
	cvt.s32.s8 	%r435, %r434;
	cvt.u32.u16	%r436, %rs211;
	cvt.s32.s8 	%r437, %r436;
	cvt.u32.u16	%r438, %rs210;
	cvt.s32.s8 	%r439, %r438;
	mad.lo.s32 	%r440, %r80, %r439, %r431;
	mad.lo.s32 	%r441, %r81, %r437, %r440;
	mad.lo.s32 	%r442, %r83, %r435, %r441;
	mad.lo.s32 	%r443, %r84, %r433, %r442;
	ld.const.v4.u8 	{%rs218, %rs219, %rs220, %rs221}, [matrix+108];
	cvt.u32.u16	%r444, %rs221;
	cvt.s32.s8 	%r445, %r444;
	cvt.u32.u16	%r446, %rs220;
	cvt.s32.s8 	%r447, %r446;
	cvt.u32.u16	%r448, %rs219;
	cvt.s32.s8 	%r449, %r448;
	cvt.u32.u16	%r450, %rs218;
	cvt.s32.s8 	%r451, %r450;
	mad.lo.s32 	%r452, %r86, %r451, %r443;
	mad.lo.s32 	%r453, %r87, %r449, %r452;
	mad.lo.s32 	%r454, %r88, %r447, %r453;
	mad.lo.s32 	%r455, %r89, %r445, %r454;
	ld.const.v4.u8 	{%rs226, %rs227, %rs228, %rs229}, [matrix+112];
	cvt.u32.u16	%r456, %rs229;
	cvt.s32.s8 	%r457, %r456;
	cvt.u32.u16	%r458, %rs228;
	cvt.s32.s8 	%r459, %r458;
	cvt.u32.u16	%r460, %rs227;
	cvt.s32.s8 	%r461, %r460;
	cvt.u32.u16	%r462, %rs226;
	cvt.s32.s8 	%r463, %r462;
	mad.lo.s32 	%r464, %r271, %r463, %r455;
	mad.lo.s32 	%r465, %r91, %r461, %r464;
	mad.lo.s32 	%r466, %r93, %r459, %r465;
	mad.lo.s32 	%r467, %r94, %r457, %r466;
	ld.const.v4.u8 	{%rs234, %rs235, %rs236, %rs237}, [matrix+116];
	cvt.u32.u16	%r468, %rs237;
	cvt.s32.s8 	%r469, %r468;
	cvt.u32.u16	%r470, %rs236;
	cvt.s32.s8 	%r471, %r470;
	cvt.u32.u16	%r472, %rs235;
	cvt.s32.s8 	%r473, %r472;
	cvt.u32.u16	%r474, %rs234;
	cvt.s32.s8 	%r475, %r474;
	mad.lo.s32 	%r476, %r96, %r475, %r467;
	mad.lo.s32 	%r477, %r97, %r473, %r476;
	mad.lo.s32 	%r478, %r99, %r471, %r477;
	mad.lo.s32 	%r479, %r100, %r469, %r478;
	ld.const.v4.u8 	{%rs242, %rs243, %rs244, %rs245}, [matrix+120];
	cvt.u32.u16	%r480, %rs245;
	cvt.s32.s8 	%r481, %r480;
	cvt.u32.u16	%r482, %rs244;
	cvt.s32.s8 	%r483, %r482;
	cvt.u32.u16	%r484, %rs243;
	cvt.s32.s8 	%r485, %r484;
	cvt.u32.u16	%r486, %rs242;
	cvt.s32.s8 	%r487, %r486;
	mad.lo.s32 	%r488, %r103, %r487, %r479;
	mad.lo.s32 	%r489, %r104, %r485, %r488;
	mad.lo.s32 	%r490, %r107, %r483, %r489;
	mad.lo.s32 	%r491, %r108, %r481, %r490;
	ld.const.v4.u8 	{%rs250, %rs251, %rs252, %rs253}, [matrix+124];
	cvt.u32.u16	%r492, %rs253;
	cvt.s32.s8 	%r493, %r492;
	cvt.u32.u16	%r494, %rs252;
	cvt.s32.s8 	%r495, %r494;
	cvt.u32.u16	%r496, %rs251;
	cvt.s32.s8 	%r497, %r496;
	cvt.u32.u16	%r498, %rs250;
	cvt.s32.s8 	%r499, %r498;
	mad.lo.s32 	%r500, %r111, %r499, %r491;
	mad.lo.s32 	%r501, %r112, %r497, %r500;
	mad.lo.s32 	%r502, %r114, %r495, %r501;
	mad.lo.s32 	%r503, %r115, %r493, %r502;
	shr.u32 	%r504, %r311, 6;
	and.b32  	%r505, %r504, 240;
	shr.u32 	%r506, %r503, 10;
	or.b32  	%r507, %r506, %r505;
	xor.b32  	%r508, %r33, %r507;
	cvt.u64.u32	%rd381, %r508;
	ld.const.v4.u8 	{%rs258, %rs259, %rs260, %rs261}, [matrix+128];
	cvt.u32.u16	%r509, %rs261;
	cvt.s32.s8 	%r510, %r509;
	cvt.u32.u16	%r511, %rs260;
	cvt.s32.s8 	%r512, %r511;
	cvt.u32.u16	%r513, %rs258;
	cvt.s32.s8 	%r514, %r513;
	cvt.u32.u16	%r515, %rs259;
	cvt.s32.s8 	%r516, %r515;
	mul.lo.s32 	%r517, %r34, %r516;
	mad.lo.s32 	%r518, %r124, %r514, %r517;
	mad.lo.s32 	%r519, %r35, %r512, %r518;
	mad.lo.s32 	%r520, %r36, %r510, %r519;
	ld.const.v4.u8 	{%rs266, %rs267, %rs268, %rs269}, [matrix+132];
	cvt.u32.u16	%r521, %rs269;
	cvt.s32.s8 	%r522, %r521;
	cvt.u32.u16	%r523, %rs268;
	cvt.s32.s8 	%r524, %r523;
	cvt.u32.u16	%r525, %rs267;
	cvt.s32.s8 	%r526, %r525;
	cvt.u32.u16	%r527, %rs266;
	cvt.s32.s8 	%r528, %r527;
	mad.lo.s32 	%r529, %r37, %r528, %r520;
	mad.lo.s32 	%r530, %r38, %r526, %r529;
	mad.lo.s32 	%r531, %r39, %r524, %r530;
	mad.lo.s32 	%r532, %r40, %r522, %r531;
	ld.const.v4.u8 	{%rs274, %rs275, %rs276, %rs277}, [matrix+136];
	cvt.u32.u16	%r533, %rs277;
	cvt.s32.s8 	%r534, %r533;
	cvt.u32.u16	%r535, %rs276;
	cvt.s32.s8 	%r536, %r535;
	cvt.u32.u16	%r537, %rs275;
	cvt.s32.s8 	%r538, %r537;
	cvt.u32.u16	%r539, %rs274;
	cvt.s32.s8 	%r540, %r539;
	mad.lo.s32 	%r541, %r42, %r540, %r532;
	mad.lo.s32 	%r542, %r43, %r538, %r541;
	mad.lo.s32 	%r543, %r45, %r536, %r542;
	mad.lo.s32 	%r544, %r46, %r534, %r543;
	ld.const.v4.u8 	{%rs282, %rs283, %rs284, %rs285}, [matrix+140];
	cvt.u32.u16	%r545, %rs285;
	cvt.s32.s8 	%r546, %r545;
	cvt.u32.u16	%r547, %rs284;
	cvt.s32.s8 	%r548, %r547;
	cvt.u32.u16	%r549, %rs283;
	cvt.s32.s8 	%r550, %r549;
	cvt.u32.u16	%r551, %rs282;
	cvt.s32.s8 	%r552, %r551;
	mad.lo.s32 	%r553, %r48, %r552, %r544;
	mad.lo.s32 	%r554, %r49, %r550, %r553;
	mad.lo.s32 	%r555, %r50, %r548, %r554;
	mad.lo.s32 	%r556, %r51, %r546, %r555;
	ld.const.v4.u8 	{%rs290, %rs291, %rs292, %rs293}, [matrix+144];
	cvt.u32.u16	%r557, %rs293;
	cvt.s32.s8 	%r558, %r557;
	cvt.u32.u16	%r559, %rs292;
	cvt.s32.s8 	%r560, %r559;
	cvt.u32.u16	%r561, %rs291;
	cvt.s32.s8 	%r562, %r561;
	cvt.u32.u16	%r563, %rs290;
	cvt.s32.s8 	%r564, %r563;
	mad.lo.s32 	%r565, %r173, %r564, %r556;
	mad.lo.s32 	%r566, %r53, %r562, %r565;
	mad.lo.s32 	%r567, %r54, %r560, %r566;
	mad.lo.s32 	%r568, %r55, %r558, %r567;
	ld.const.v4.u8 	{%rs298, %rs299, %rs300, %rs301}, [matrix+148];
	cvt.u32.u16	%r569, %rs301;
	cvt.s32.s8 	%r570, %r569;
	cvt.u32.u16	%r571, %rs300;
	cvt.s32.s8 	%r572, %r571;
	cvt.u32.u16	%r573, %rs299;
	cvt.s32.s8 	%r574, %r573;
	cvt.u32.u16	%r575, %rs298;
	cvt.s32.s8 	%r576, %r575;
	mad.lo.s32 	%r577, %r56, %r576, %r568;
	mad.lo.s32 	%r578, %r57, %r574, %r577;
	mad.lo.s32 	%r579, %r58, %r572, %r578;
	mad.lo.s32 	%r580, %r59, %r570, %r579;
	ld.const.v4.u8 	{%rs306, %rs307, %rs308, %rs309}, [matrix+152];
	cvt.u32.u16	%r581, %rs309;
	cvt.s32.s8 	%r582, %r581;
	cvt.u32.u16	%r583, %rs308;
	cvt.s32.s8 	%r584, %r583;
	cvt.u32.u16	%r585, %rs307;
	cvt.s32.s8 	%r586, %r585;
	cvt.u32.u16	%r587, %rs306;
	cvt.s32.s8 	%r588, %r587;
	mad.lo.s32 	%r589, %r61, %r588, %r580;
	mad.lo.s32 	%r590, %r62, %r586, %r589;
	mad.lo.s32 	%r591, %r64, %r584, %r590;
	mad.lo.s32 	%r592, %r65, %r582, %r591;
	ld.const.v4.u8 	{%rs314, %rs315, %rs316, %rs317}, [matrix+156];
	cvt.u32.u16	%r593, %rs317;
	cvt.s32.s8 	%r594, %r593;
	cvt.u32.u16	%r595, %rs316;
	cvt.s32.s8 	%r596, %r595;
	cvt.u32.u16	%r597, %rs315;
	cvt.s32.s8 	%r598, %r597;
	cvt.u32.u16	%r599, %rs314;
	cvt.s32.s8 	%r600, %r599;
	mad.lo.s32 	%r601, %r67, %r600, %r592;
	mad.lo.s32 	%r602, %r68, %r598, %r601;
	mad.lo.s32 	%r603, %r69, %r596, %r602;
	mad.lo.s32 	%r604, %r70, %r594, %r603;
	ld.const.v4.u8 	{%rs322, %rs323, %rs324, %rs325}, [matrix+160];
	cvt.u32.u16	%r605, %rs325;
	cvt.s32.s8 	%r606, %r605;
	cvt.u32.u16	%r607, %rs324;
	cvt.s32.s8 	%r608, %r607;
	cvt.u32.u16	%r609, %rs323;
	cvt.s32.s8 	%r610, %r609;
	cvt.u32.u16	%r611, %rs322;
	cvt.s32.s8 	%r612, %r611;
	mad.lo.s32 	%r613, %r222, %r612, %r604;
	mad.lo.s32 	%r614, %r72, %r610, %r613;
	mad.lo.s32 	%r615, %r73, %r608, %r614;
	mad.lo.s32 	%r616, %r74, %r606, %r615;
	ld.const.v4.u8 	{%rs330, %rs331, %rs332, %rs333}, [matrix+164];
	cvt.u32.u16	%r617, %rs333;
	cvt.s32.s8 	%r618, %r617;
	cvt.u32.u16	%r619, %rs332;
	cvt.s32.s8 	%r620, %r619;
	cvt.u32.u16	%r621, %rs331;
	cvt.s32.s8 	%r622, %r621;
	cvt.u32.u16	%r623, %rs330;
	cvt.s32.s8 	%r624, %r623;
	mad.lo.s32 	%r625, %r75, %r624, %r616;
	mad.lo.s32 	%r626, %r76, %r622, %r625;
	mad.lo.s32 	%r627, %r77, %r620, %r626;
	mad.lo.s32 	%r628, %r78, %r618, %r627;
	ld.const.v4.u8 	{%rs338, %rs339, %rs340, %rs341}, [matrix+168];
	cvt.u32.u16	%r629, %rs341;
	cvt.s32.s8 	%r630, %r629;
	cvt.u32.u16	%r631, %rs340;
	cvt.s32.s8 	%r632, %r631;
	cvt.u32.u16	%r633, %rs339;
	cvt.s32.s8 	%r634, %r633;
	cvt.u32.u16	%r635, %rs338;
	cvt.s32.s8 	%r636, %r635;
	mad.lo.s32 	%r637, %r80, %r636, %r628;
	mad.lo.s32 	%r638, %r81, %r634, %r637;
	mad.lo.s32 	%r639, %r83, %r632, %r638;
	mad.lo.s32 	%r640, %r84, %r630, %r639;
	ld.const.v4.u8 	{%rs346, %rs347, %rs348, %rs349}, [matrix+172];
	cvt.u32.u16	%r641, %rs349;
	cvt.s32.s8 	%r642, %r641;
	cvt.u32.u16	%r643, %rs348;
	cvt.s32.s8 	%r644, %r643;
	cvt.u32.u16	%r645, %rs347;
	cvt.s32.s8 	%r646, %r645;
	cvt.u32.u16	%r647, %rs346;
	cvt.s32.s8 	%r648, %r647;
	mad.lo.s32 	%r649, %r86, %r648, %r640;
	mad.lo.s32 	%r650, %r87, %r646, %r649;
	mad.lo.s32 	%r651, %r88, %r644, %r650;
	mad.lo.s32 	%r652, %r89, %r642, %r651;
	ld.const.v4.u8 	{%rs354, %rs355, %rs356, %rs357}, [matrix+176];
	cvt.u32.u16	%r653, %rs357;
	cvt.s32.s8 	%r654, %r653;
	cvt.u32.u16	%r655, %rs356;
	cvt.s32.s8 	%r656, %r655;
	cvt.u32.u16	%r657, %rs355;
	cvt.s32.s8 	%r658, %r657;
	cvt.u32.u16	%r659, %rs354;
	cvt.s32.s8 	%r660, %r659;
	mad.lo.s32 	%r661, %r271, %r660, %r652;
	mad.lo.s32 	%r662, %r91, %r658, %r661;
	mad.lo.s32 	%r663, %r93, %r656, %r662;
	mad.lo.s32 	%r664, %r94, %r654, %r663;
	ld.const.v4.u8 	{%rs362, %rs363, %rs364, %rs365}, [matrix+180];
	cvt.u32.u16	%r665, %rs365;
	cvt.s32.s8 	%r666, %r665;
	cvt.u32.u16	%r667, %rs364;
	cvt.s32.s8 	%r668, %r667;
	cvt.u32.u16	%r669, %rs363;
	cvt.s32.s8 	%r670, %r669;
	cvt.u32.u16	%r671, %rs362;
	cvt.s32.s8 	%r672, %r671;
	mad.lo.s32 	%r673, %r96, %r672, %r664;
	mad.lo.s32 	%r674, %r97, %r670, %r673;
	mad.lo.s32 	%r675, %r99, %r668, %r674;
	mad.lo.s32 	%r676, %r100, %r666, %r675;
	ld.const.v4.u8 	{%rs370, %rs371, %rs372, %rs373}, [matrix+184];
	cvt.u32.u16	%r677, %rs373;
	cvt.s32.s8 	%r678, %r677;
	cvt.u32.u16	%r679, %rs372;
	cvt.s32.s8 	%r680, %r679;
	cvt.u32.u16	%r681, %rs371;
	cvt.s32.s8 	%r682, %r681;
	cvt.u32.u16	%r683, %rs370;
	cvt.s32.s8 	%r684, %r683;
	mad.lo.s32 	%r685, %r103, %r684, %r676;
	mad.lo.s32 	%r686, %r104, %r682, %r685;
	mad.lo.s32 	%r687, %r107, %r680, %r686;
	mad.lo.s32 	%r688, %r108, %r678, %r687;
	ld.const.v4.u8 	{%rs378, %rs379, %rs380, %rs381}, [matrix+188];
	cvt.u32.u16	%r689, %rs381;
	cvt.s32.s8 	%r690, %r689;
	cvt.u32.u16	%r691, %rs380;
	cvt.s32.s8 	%r692, %r691;
	cvt.u32.u16	%r693, %rs379;
	cvt.s32.s8 	%r694, %r693;
	cvt.u32.u16	%r695, %rs378;
	cvt.s32.s8 	%r696, %r695;
	mad.lo.s32 	%r697, %r111, %r696, %r688;
	mad.lo.s32 	%r698, %r112, %r694, %r697;
	mad.lo.s32 	%r699, %r114, %r692, %r698;
	mad.lo.s32 	%r700, %r115, %r690, %r699;
	ld.const.v4.u8 	{%rs386, %rs387, %rs388, %rs389}, [matrix+192];
	cvt.u32.u16	%r701, %rs389;
	cvt.s32.s8 	%r702, %r701;
	cvt.u32.u16	%r703, %rs388;
	cvt.s32.s8 	%r704, %r703;
	cvt.u32.u16	%r705, %rs386;
	cvt.s32.s8 	%r706, %r705;
	cvt.u32.u16	%r707, %rs387;
	cvt.s32.s8 	%r708, %r707;
	mul.lo.s32 	%r709, %r34, %r708;
	mad.lo.s32 	%r710, %r124, %r706, %r709;
	mad.lo.s32 	%r711, %r35, %r704, %r710;
	mad.lo.s32 	%r712, %r36, %r702, %r711;
	ld.const.v4.u8 	{%rs394, %rs395, %rs396, %rs397}, [matrix+196];
	cvt.u32.u16	%r713, %rs397;
	cvt.s32.s8 	%r714, %r713;
	cvt.u32.u16	%r715, %rs396;
	cvt.s32.s8 	%r716, %r715;
	cvt.u32.u16	%r717, %rs395;
	cvt.s32.s8 	%r718, %r717;
	cvt.u32.u16	%r719, %rs394;
	cvt.s32.s8 	%r720, %r719;
	mad.lo.s32 	%r721, %r37, %r720, %r712;
	mad.lo.s32 	%r722, %r38, %r718, %r721;
	mad.lo.s32 	%r723, %r39, %r716, %r722;
	mad.lo.s32 	%r724, %r40, %r714, %r723;
	ld.const.v4.u8 	{%rs402, %rs403, %rs404, %rs405}, [matrix+200];
	cvt.u32.u16	%r725, %rs405;
	cvt.s32.s8 	%r726, %r725;
	cvt.u32.u16	%r727, %rs404;
	cvt.s32.s8 	%r728, %r727;
	cvt.u32.u16	%r729, %rs403;
	cvt.s32.s8 	%r730, %r729;
	cvt.u32.u16	%r731, %rs402;
	cvt.s32.s8 	%r732, %r731;
	mad.lo.s32 	%r733, %r42, %r732, %r724;
	mad.lo.s32 	%r734, %r43, %r730, %r733;
	mad.lo.s32 	%r735, %r45, %r728, %r734;
	mad.lo.s32 	%r736, %r46, %r726, %r735;
	ld.const.v4.u8 	{%rs410, %rs411, %rs412, %rs413}, [matrix+204];
	cvt.u32.u16	%r737, %rs413;
	cvt.s32.s8 	%r738, %r737;
	cvt.u32.u16	%r739, %rs412;
	cvt.s32.s8 	%r740, %r739;
	cvt.u32.u16	%r741, %rs411;
	cvt.s32.s8 	%r742, %r741;
	cvt.u32.u16	%r743, %rs410;
	cvt.s32.s8 	%r744, %r743;
	mad.lo.s32 	%r745, %r48, %r744, %r736;
	mad.lo.s32 	%r746, %r49, %r742, %r745;
	mad.lo.s32 	%r747, %r50, %r740, %r746;
	mad.lo.s32 	%r748, %r51, %r738, %r747;
	ld.const.v4.u8 	{%rs418, %rs419, %rs420, %rs421}, [matrix+208];
	cvt.u32.u16	%r749, %rs421;
	cvt.s32.s8 	%r750, %r749;
	cvt.u32.u16	%r751, %rs420;
	cvt.s32.s8 	%r752, %r751;
	cvt.u32.u16	%r753, %rs419;
	cvt.s32.s8 	%r754, %r753;
	cvt.u32.u16	%r755, %rs418;
	cvt.s32.s8 	%r756, %r755;
	mad.lo.s32 	%r757, %r173, %r756, %r748;
	mad.lo.s32 	%r758, %r53, %r754, %r757;
	mad.lo.s32 	%r759, %r54, %r752, %r758;
	mad.lo.s32 	%r760, %r55, %r750, %r759;
	ld.const.v4.u8 	{%rs426, %rs427, %rs428, %rs429}, [matrix+212];
	cvt.u32.u16	%r761, %rs429;
	cvt.s32.s8 	%r762, %r761;
	cvt.u32.u16	%r763, %rs428;
	cvt.s32.s8 	%r764, %r763;
	cvt.u32.u16	%r765, %rs427;
	cvt.s32.s8 	%r766, %r765;
	cvt.u32.u16	%r767, %rs426;
	cvt.s32.s8 	%r768, %r767;
	mad.lo.s32 	%r769, %r56, %r768, %r760;
	mad.lo.s32 	%r770, %r57, %r766, %r769;
	mad.lo.s32 	%r771, %r58, %r764, %r770;
	mad.lo.s32 	%r772, %r59, %r762, %r771;
	ld.const.v4.u8 	{%rs434, %rs435, %rs436, %rs437}, [matrix+216];
	cvt.u32.u16	%r773, %rs437;
	cvt.s32.s8 	%r774, %r773;
	cvt.u32.u16	%r775, %rs436;
	cvt.s32.s8 	%r776, %r775;
	cvt.u32.u16	%r777, %rs435;
	cvt.s32.s8 	%r778, %r777;
	cvt.u32.u16	%r779, %rs434;
	cvt.s32.s8 	%r780, %r779;
	mad.lo.s32 	%r781, %r61, %r780, %r772;
	mad.lo.s32 	%r782, %r62, %r778, %r781;
	mad.lo.s32 	%r783, %r64, %r776, %r782;
	mad.lo.s32 	%r784, %r65, %r774, %r783;
	ld.const.v4.u8 	{%rs442, %rs443, %rs444, %rs445}, [matrix+220];
	cvt.u32.u16	%r785, %rs445;
	cvt.s32.s8 	%r786, %r785;
	cvt.u32.u16	%r787, %rs444;
	cvt.s32.s8 	%r788, %r787;
	cvt.u32.u16	%r789, %rs443;
	cvt.s32.s8 	%r790, %r789;
	cvt.u32.u16	%r791, %rs442;
	cvt.s32.s8 	%r792, %r791;
	mad.lo.s32 	%r793, %r67, %r792, %r784;
	mad.lo.s32 	%r794, %r68, %r790, %r793;
	mad.lo.s32 	%r795, %r69, %r788, %r794;
	mad.lo.s32 	%r796, %r70, %r786, %r795;
	ld.const.v4.u8 	{%rs450, %rs451, %rs452, %rs453}, [matrix+224];
	cvt.u32.u16	%r797, %rs453;
	cvt.s32.s8 	%r798, %r797;
	cvt.u32.u16	%r799, %rs452;
	cvt.s32.s8 	%r800, %r799;
	cvt.u32.u16	%r801, %rs451;
	cvt.s32.s8 	%r802, %r801;
	cvt.u32.u16	%r803, %rs450;
	cvt.s32.s8 	%r804, %r803;
	mad.lo.s32 	%r805, %r222, %r804, %r796;
	mad.lo.s32 	%r806, %r72, %r802, %r805;
	mad.lo.s32 	%r807, %r73, %r800, %r806;
	mad.lo.s32 	%r808, %r74, %r798, %r807;
	ld.const.v4.u8 	{%rs458, %rs459, %rs460, %rs461}, [matrix+228];
	cvt.u32.u16	%r809, %rs461;
	cvt.s32.s8 	%r810, %r809;
	cvt.u32.u16	%r811, %rs460;
	cvt.s32.s8 	%r812, %r811;
	cvt.u32.u16	%r813, %rs459;
	cvt.s32.s8 	%r814, %r813;
	cvt.u32.u16	%r815, %rs458;
	cvt.s32.s8 	%r816, %r815;
	mad.lo.s32 	%r817, %r75, %r816, %r808;
	mad.lo.s32 	%r818, %r76, %r814, %r817;
	mad.lo.s32 	%r819, %r77, %r812, %r818;
	mad.lo.s32 	%r820, %r78, %r810, %r819;
	ld.const.v4.u8 	{%rs466, %rs467, %rs468, %rs469}, [matrix+232];
	cvt.u32.u16	%r821, %rs469;
	cvt.s32.s8 	%r822, %r821;
	cvt.u32.u16	%r823, %rs468;
	cvt.s32.s8 	%r824, %r823;
	cvt.u32.u16	%r825, %rs467;
	cvt.s32.s8 	%r826, %r825;
	cvt.u32.u16	%r827, %rs466;
	cvt.s32.s8 	%r828, %r827;
	mad.lo.s32 	%r829, %r80, %r828, %r820;
	mad.lo.s32 	%r830, %r81, %r826, %r829;
	mad.lo.s32 	%r831, %r83, %r824, %r830;
	mad.lo.s32 	%r832, %r84, %r822, %r831;
	ld.const.v4.u8 	{%rs474, %rs475, %rs476, %rs477}, [matrix+236];
	cvt.u32.u16	%r833, %rs477;
	cvt.s32.s8 	%r834, %r833;
	cvt.u32.u16	%r835, %rs476;
	cvt.s32.s8 	%r836, %r835;
	cvt.u32.u16	%r837, %rs475;
	cvt.s32.s8 	%r838, %r837;
	cvt.u32.u16	%r839, %rs474;
	cvt.s32.s8 	%r840, %r839;
	mad.lo.s32 	%r841, %r86, %r840, %r832;
	mad.lo.s32 	%r842, %r87, %r838, %r841;
	mad.lo.s32 	%r843, %r88, %r836, %r842;
	mad.lo.s32 	%r844, %r89, %r834, %r843;
	ld.const.v4.u8 	{%rs482, %rs483, %rs484, %rs485}, [matrix+240];
	cvt.u32.u16	%r845, %rs485;
	cvt.s32.s8 	%r846, %r845;
	cvt.u32.u16	%r847, %rs484;
	cvt.s32.s8 	%r848, %r847;
	cvt.u32.u16	%r849, %rs483;
	cvt.s32.s8 	%r850, %r849;
	cvt.u32.u16	%r851, %rs482;
	cvt.s32.s8 	%r852, %r851;
	mad.lo.s32 	%r853, %r271, %r852, %r844;
	mad.lo.s32 	%r854, %r91, %r850, %r853;
	mad.lo.s32 	%r855, %r93, %r848, %r854;
	mad.lo.s32 	%r856, %r94, %r846, %r855;
	ld.const.v4.u8 	{%rs490, %rs491, %rs492, %rs493}, [matrix+244];
	cvt.u32.u16	%r857, %rs493;
	cvt.s32.s8 	%r858, %r857;
	cvt.u32.u16	%r859, %rs492;
	cvt.s32.s8 	%r860, %r859;
	cvt.u32.u16	%r861, %rs491;
	cvt.s32.s8 	%r862, %r861;
	cvt.u32.u16	%r863, %rs490;
	cvt.s32.s8 	%r864, %r863;
	mad.lo.s32 	%r865, %r96, %r864, %r856;
	mad.lo.s32 	%r866, %r97, %r862, %r865;
	mad.lo.s32 	%r867, %r99, %r860, %r866;
	mad.lo.s32 	%r868, %r100, %r858, %r867;
	ld.const.v4.u8 	{%rs498, %rs499, %rs500, %rs501}, [matrix+248];
	cvt.u32.u16	%r869, %rs501;
	cvt.s32.s8 	%r870, %r869;
	cvt.u32.u16	%r871, %rs500;
	cvt.s32.s8 	%r872, %r871;
	cvt.u32.u16	%r873, %rs499;
	cvt.s32.s8 	%r874, %r873;
	cvt.u32.u16	%r875, %rs498;
	cvt.s32.s8 	%r876, %r875;
	mad.lo.s32 	%r877, %r103, %r876, %r868;
	mad.lo.s32 	%r878, %r104, %r874, %r877;
	mad.lo.s32 	%r879, %r107, %r872, %r878;
	mad.lo.s32 	%r880, %r108, %r870, %r879;
	ld.const.v4.u8 	{%rs506, %rs507, %rs508, %rs509}, [matrix+252];
	cvt.u32.u16	%r881, %rs509;
	cvt.s32.s8 	%r882, %r881;
	cvt.u32.u16	%r883, %rs508;
	cvt.s32.s8 	%r884, %r883;
	cvt.u32.u16	%r885, %rs507;
	cvt.s32.s8 	%r886, %r885;
	cvt.u32.u16	%r887, %rs506;
	cvt.s32.s8 	%r888, %r887;
	mad.lo.s32 	%r889, %r111, %r888, %r880;
	mad.lo.s32 	%r890, %r112, %r886, %r889;
	mad.lo.s32 	%r891, %r114, %r884, %r890;
	mad.lo.s32 	%r892, %r115, %r882, %r891;
	shr.u32 	%r893, %r700, 6;
	and.b32  	%r894, %r893, 240;
	shr.u32 	%r895, %r892, 10;
	or.b32  	%r896, %r895, %r894;
	xor.b32  	%r897, %r12, %r896;
	ld.const.v4.u8 	{%rs514, %rs515, %rs516, %rs517}, [matrix+256];
	cvt.u32.u16	%r898, %rs517;
	cvt.s32.s8 	%r899, %r898;
	cvt.u32.u16	%r900, %rs516;
	cvt.s32.s8 	%r901, %r900;
	cvt.u32.u16	%r902, %rs514;
	cvt.s32.s8 	%r903, %r902;
	cvt.u32.u16	%r904, %rs515;
	cvt.s32.s8 	%r905, %r904;
	mul.lo.s32 	%r906, %r34, %r905;
	mad.lo.s32 	%r907, %r124, %r903, %r906;
	mad.lo.s32 	%r908, %r35, %r901, %r907;
	mad.lo.s32 	%r909, %r36, %r899, %r908;
	ld.const.v4.u8 	{%rs522, %rs523, %rs524, %rs525}, [matrix+260];
	cvt.u32.u16	%r910, %rs525;
	cvt.s32.s8 	%r911, %r910;
	cvt.u32.u16	%r912, %rs524;
	cvt.s32.s8 	%r913, %r912;
	cvt.u32.u16	%r914, %rs523;
	cvt.s32.s8 	%r915, %r914;
	cvt.u32.u16	%r916, %rs522;
	cvt.s32.s8 	%r917, %r916;
	mad.lo.s32 	%r918, %r37, %r917, %r909;
	mad.lo.s32 	%r919, %r38, %r915, %r918;
	mad.lo.s32 	%r920, %r39, %r913, %r919;
	mad.lo.s32 	%r921, %r40, %r911, %r920;
	ld.const.v4.u8 	{%rs530, %rs531, %rs532, %rs533}, [matrix+264];
	cvt.u32.u16	%r922, %rs533;
	cvt.s32.s8 	%r923, %r922;
	cvt.u32.u16	%r924, %rs532;
	cvt.s32.s8 	%r925, %r924;
	cvt.u32.u16	%r926, %rs531;
	cvt.s32.s8 	%r927, %r926;
	cvt.u32.u16	%r928, %rs530;
	cvt.s32.s8 	%r929, %r928;
	mad.lo.s32 	%r930, %r42, %r929, %r921;
	mad.lo.s32 	%r931, %r43, %r927, %r930;
	mad.lo.s32 	%r932, %r45, %r925, %r931;
	mad.lo.s32 	%r933, %r46, %r923, %r932;
	ld.const.v4.u8 	{%rs538, %rs539, %rs540, %rs541}, [matrix+268];
	cvt.u32.u16	%r934, %rs541;
	cvt.s32.s8 	%r935, %r934;
	cvt.u32.u16	%r936, %rs540;
	cvt.s32.s8 	%r937, %r936;
	cvt.u32.u16	%r938, %rs539;
	cvt.s32.s8 	%r939, %r938;
	cvt.u32.u16	%r940, %rs538;
	cvt.s32.s8 	%r941, %r940;
	mad.lo.s32 	%r942, %r48, %r941, %r933;
	mad.lo.s32 	%r943, %r49, %r939, %r942;
	mad.lo.s32 	%r944, %r50, %r937, %r943;
	mad.lo.s32 	%r945, %r51, %r935, %r944;
	ld.const.v4.u8 	{%rs546, %rs547, %rs548, %rs549}, [matrix+272];
	cvt.u32.u16	%r946, %rs549;
	cvt.s32.s8 	%r947, %r946;
	cvt.u32.u16	%r948, %rs548;
	cvt.s32.s8 	%r949, %r948;
	cvt.u32.u16	%r950, %rs547;
	cvt.s32.s8 	%r951, %r950;
	cvt.u32.u16	%r952, %rs546;
	cvt.s32.s8 	%r953, %r952;
	mad.lo.s32 	%r954, %r173, %r953, %r945;
	mad.lo.s32 	%r955, %r53, %r951, %r954;
	mad.lo.s32 	%r956, %r54, %r949, %r955;
	mad.lo.s32 	%r957, %r55, %r947, %r956;
	ld.const.v4.u8 	{%rs554, %rs555, %rs556, %rs557}, [matrix+276];
	cvt.u32.u16	%r958, %rs557;
	cvt.s32.s8 	%r959, %r958;
	cvt.u32.u16	%r960, %rs556;
	cvt.s32.s8 	%r961, %r960;
	cvt.u32.u16	%r962, %rs555;
	cvt.s32.s8 	%r963, %r962;
	cvt.u32.u16	%r964, %rs554;
	cvt.s32.s8 	%r965, %r964;
	mad.lo.s32 	%r966, %r56, %r965, %r957;
	mad.lo.s32 	%r967, %r57, %r963, %r966;
	mad.lo.s32 	%r968, %r58, %r961, %r967;
	mad.lo.s32 	%r969, %r59, %r959, %r968;
	ld.const.v4.u8 	{%rs562, %rs563, %rs564, %rs565}, [matrix+280];
	cvt.u32.u16	%r970, %rs565;
	cvt.s32.s8 	%r971, %r970;
	cvt.u32.u16	%r972, %rs564;
	cvt.s32.s8 	%r973, %r972;
	cvt.u32.u16	%r974, %rs563;
	cvt.s32.s8 	%r975, %r974;
	cvt.u32.u16	%r976, %rs562;
	cvt.s32.s8 	%r977, %r976;
	mad.lo.s32 	%r978, %r61, %r977, %r969;
	mad.lo.s32 	%r979, %r62, %r975, %r978;
	mad.lo.s32 	%r980, %r64, %r973, %r979;
	mad.lo.s32 	%r981, %r65, %r971, %r980;
	ld.const.v4.u8 	{%rs570, %rs571, %rs572, %rs573}, [matrix+284];
	cvt.u32.u16	%r982, %rs573;
	cvt.s32.s8 	%r983, %r982;
	cvt.u32.u16	%r984, %rs572;
	cvt.s32.s8 	%r985, %r984;
	cvt.u32.u16	%r986, %rs571;
	cvt.s32.s8 	%r987, %r986;
	cvt.u32.u16	%r988, %rs570;
	cvt.s32.s8 	%r989, %r988;
	mad.lo.s32 	%r990, %r67, %r989, %r981;
	mad.lo.s32 	%r991, %r68, %r987, %r990;
	mad.lo.s32 	%r992, %r69, %r985, %r991;
	mad.lo.s32 	%r993, %r70, %r983, %r992;
	ld.const.v4.u8 	{%rs578, %rs579, %rs580, %rs581}, [matrix+288];
	cvt.u32.u16	%r994, %rs581;
	cvt.s32.s8 	%r995, %r994;
	cvt.u32.u16	%r996, %rs580;
	cvt.s32.s8 	%r997, %r996;
	cvt.u32.u16	%r998, %rs579;
	cvt.s32.s8 	%r999, %r998;
	cvt.u32.u16	%r1000, %rs578;
	cvt.s32.s8 	%r1001, %r1000;
	mad.lo.s32 	%r1002, %r222, %r1001, %r993;
	mad.lo.s32 	%r1003, %r72, %r999, %r1002;
	mad.lo.s32 	%r1004, %r73, %r997, %r1003;
	mad.lo.s32 	%r1005, %r74, %r995, %r1004;
	ld.const.v4.u8 	{%rs586, %rs587, %rs588, %rs589}, [matrix+292];
	cvt.u32.u16	%r1006, %rs589;
	cvt.s32.s8 	%r1007, %r1006;
	cvt.u32.u16	%r1008, %rs588;
	cvt.s32.s8 	%r1009, %r1008;
	cvt.u32.u16	%r1010, %rs587;
	cvt.s32.s8 	%r1011, %r1010;
	cvt.u32.u16	%r1012, %rs586;
	cvt.s32.s8 	%r1013, %r1012;
	mad.lo.s32 	%r1014, %r75, %r1013, %r1005;
	mad.lo.s32 	%r1015, %r76, %r1011, %r1014;
	mad.lo.s32 	%r1016, %r77, %r1009, %r1015;
	mad.lo.s32 	%r1017, %r78, %r1007, %r1016;
	ld.const.v4.u8 	{%rs594, %rs595, %rs596, %rs597}, [matrix+296];
	cvt.u32.u16	%r1018, %rs597;
	cvt.s32.s8 	%r1019, %r1018;
	cvt.u32.u16	%r1020, %rs596;
	cvt.s32.s8 	%r1021, %r1020;
	cvt.u32.u16	%r1022, %rs595;
	cvt.s32.s8 	%r1023, %r1022;
	cvt.u32.u16	%r1024, %rs594;
	cvt.s32.s8 	%r1025, %r1024;
	mad.lo.s32 	%r1026, %r80, %r1025, %r1017;
	mad.lo.s32 	%r1027, %r81, %r1023, %r1026;
	mad.lo.s32 	%r1028, %r83, %r1021, %r1027;
	mad.lo.s32 	%r1029, %r84, %r1019, %r1028;
	ld.const.v4.u8 	{%rs602, %rs603, %rs604, %rs605}, [matrix+300];
	cvt.u32.u16	%r1030, %rs605;
	cvt.s32.s8 	%r1031, %r1030;
	cvt.u32.u16	%r1032, %rs604;
	cvt.s32.s8 	%r1033, %r1032;
	cvt.u32.u16	%r1034, %rs603;
	cvt.s32.s8 	%r1035, %r1034;
	cvt.u32.u16	%r1036, %rs602;
	cvt.s32.s8 	%r1037, %r1036;
	mad.lo.s32 	%r1038, %r86, %r1037, %r1029;
	mad.lo.s32 	%r1039, %r87, %r1035, %r1038;
	mad.lo.s32 	%r1040, %r88, %r1033, %r1039;
	mad.lo.s32 	%r1041, %r89, %r1031, %r1040;
	ld.const.v4.u8 	{%rs610, %rs611, %rs612, %rs613}, [matrix+304];
	cvt.u32.u16	%r1042, %rs613;
	cvt.s32.s8 	%r1043, %r1042;
	cvt.u32.u16	%r1044, %rs612;
	cvt.s32.s8 	%r1045, %r1044;
	cvt.u32.u16	%r1046, %rs611;
	cvt.s32.s8 	%r1047, %r1046;
	cvt.u32.u16	%r1048, %rs610;
	cvt.s32.s8 	%r1049, %r1048;
	mad.lo.s32 	%r1050, %r271, %r1049, %r1041;
	mad.lo.s32 	%r1051, %r91, %r1047, %r1050;
	mad.lo.s32 	%r1052, %r93, %r1045, %r1051;
	mad.lo.s32 	%r1053, %r94, %r1043, %r1052;
	ld.const.v4.u8 	{%rs618, %rs619, %rs620, %rs621}, [matrix+308];
	cvt.u32.u16	%r1054, %rs621;
	cvt.s32.s8 	%r1055, %r1054;
	cvt.u32.u16	%r1056, %rs620;
	cvt.s32.s8 	%r1057, %r1056;
	cvt.u32.u16	%r1058, %rs619;
	cvt.s32.s8 	%r1059, %r1058;
	cvt.u32.u16	%r1060, %rs618;
	cvt.s32.s8 	%r1061, %r1060;
	mad.lo.s32 	%r1062, %r96, %r1061, %r1053;
	mad.lo.s32 	%r1063, %r97, %r1059, %r1062;
	mad.lo.s32 	%r1064, %r99, %r1057, %r1063;
	mad.lo.s32 	%r1065, %r100, %r1055, %r1064;
	ld.const.v4.u8 	{%rs626, %rs627, %rs628, %rs629}, [matrix+312];
	cvt.u32.u16	%r1066, %rs629;
	cvt.s32.s8 	%r1067, %r1066;
	cvt.u32.u16	%r1068, %rs628;
	cvt.s32.s8 	%r1069, %r1068;
	cvt.u32.u16	%r1070, %rs627;
	cvt.s32.s8 	%r1071, %r1070;
	cvt.u32.u16	%r1072, %rs626;
	cvt.s32.s8 	%r1073, %r1072;
	mad.lo.s32 	%r1074, %r103, %r1073, %r1065;
	mad.lo.s32 	%r1075, %r104, %r1071, %r1074;
	mad.lo.s32 	%r1076, %r107, %r1069, %r1075;
	mad.lo.s32 	%r1077, %r108, %r1067, %r1076;
	ld.const.v4.u8 	{%rs634, %rs635, %rs636, %rs637}, [matrix+316];
	cvt.u32.u16	%r1078, %rs637;
	cvt.s32.s8 	%r1079, %r1078;
	cvt.u32.u16	%r1080, %rs636;
	cvt.s32.s8 	%r1081, %r1080;
	cvt.u32.u16	%r1082, %rs635;
	cvt.s32.s8 	%r1083, %r1082;
	cvt.u32.u16	%r1084, %rs634;
	cvt.s32.s8 	%r1085, %r1084;
	mad.lo.s32 	%r1086, %r111, %r1085, %r1077;
	mad.lo.s32 	%r1087, %r112, %r1083, %r1086;
	mad.lo.s32 	%r1088, %r114, %r1081, %r1087;
	mad.lo.s32 	%r1089, %r115, %r1079, %r1088;
	ld.const.v4.u8 	{%rs642, %rs643, %rs644, %rs645}, [matrix+320];
	cvt.u32.u16	%r1090, %rs645;
	cvt.s32.s8 	%r1091, %r1090;
	cvt.u32.u16	%r1092, %rs644;
	cvt.s32.s8 	%r1093, %r1092;
	cvt.u32.u16	%r1094, %rs642;
	cvt.s32.s8 	%r1095, %r1094;
	cvt.u32.u16	%r1096, %rs643;
	cvt.s32.s8 	%r1097, %r1096;
	mul.lo.s32 	%r1098, %r34, %r1097;
	mad.lo.s32 	%r1099, %r124, %r1095, %r1098;
	mad.lo.s32 	%r1100, %r35, %r1093, %r1099;
	mad.lo.s32 	%r1101, %r36, %r1091, %r1100;
	ld.const.v4.u8 	{%rs650, %rs651, %rs652, %rs653}, [matrix+324];
	cvt.u32.u16	%r1102, %rs653;
	cvt.s32.s8 	%r1103, %r1102;
	cvt.u32.u16	%r1104, %rs652;
	cvt.s32.s8 	%r1105, %r1104;
	cvt.u32.u16	%r1106, %rs651;
	cvt.s32.s8 	%r1107, %r1106;
	cvt.u32.u16	%r1108, %rs650;
	cvt.s32.s8 	%r1109, %r1108;
	mad.lo.s32 	%r1110, %r37, %r1109, %r1101;
	mad.lo.s32 	%r1111, %r38, %r1107, %r1110;
	mad.lo.s32 	%r1112, %r39, %r1105, %r1111;
	mad.lo.s32 	%r1113, %r40, %r1103, %r1112;
	ld.const.v4.u8 	{%rs658, %rs659, %rs660, %rs661}, [matrix+328];
	cvt.u32.u16	%r1114, %rs661;
	cvt.s32.s8 	%r1115, %r1114;
	cvt.u32.u16	%r1116, %rs660;
	cvt.s32.s8 	%r1117, %r1116;
	cvt.u32.u16	%r1118, %rs659;
	cvt.s32.s8 	%r1119, %r1118;
	cvt.u32.u16	%r1120, %rs658;
	cvt.s32.s8 	%r1121, %r1120;
	mad.lo.s32 	%r1122, %r42, %r1121, %r1113;
	mad.lo.s32 	%r1123, %r43, %r1119, %r1122;
	mad.lo.s32 	%r1124, %r45, %r1117, %r1123;
	mad.lo.s32 	%r1125, %r46, %r1115, %r1124;
	ld.const.v4.u8 	{%rs666, %rs667, %rs668, %rs669}, [matrix+332];
	cvt.u32.u16	%r1126, %rs669;
	cvt.s32.s8 	%r1127, %r1126;
	cvt.u32.u16	%r1128, %rs668;
	cvt.s32.s8 	%r1129, %r1128;
	cvt.u32.u16	%r1130, %rs667;
	cvt.s32.s8 	%r1131, %r1130;
	cvt.u32.u16	%r1132, %rs666;
	cvt.s32.s8 	%r1133, %r1132;
	mad.lo.s32 	%r1134, %r48, %r1133, %r1125;
	mad.lo.s32 	%r1135, %r49, %r1131, %r1134;
	mad.lo.s32 	%r1136, %r50, %r1129, %r1135;
	mad.lo.s32 	%r1137, %r51, %r1127, %r1136;
	ld.const.v4.u8 	{%rs674, %rs675, %rs676, %rs677}, [matrix+336];
	cvt.u32.u16	%r1138, %rs677;
	cvt.s32.s8 	%r1139, %r1138;
	cvt.u32.u16	%r1140, %rs676;
	cvt.s32.s8 	%r1141, %r1140;
	cvt.u32.u16	%r1142, %rs675;
	cvt.s32.s8 	%r1143, %r1142;
	cvt.u32.u16	%r1144, %rs674;
	cvt.s32.s8 	%r1145, %r1144;
	mad.lo.s32 	%r1146, %r173, %r1145, %r1137;
	mad.lo.s32 	%r1147, %r53, %r1143, %r1146;
	mad.lo.s32 	%r1148, %r54, %r1141, %r1147;
	mad.lo.s32 	%r1149, %r55, %r1139, %r1148;
	ld.const.v4.u8 	{%rs682, %rs683, %rs684, %rs685}, [matrix+340];
	cvt.u32.u16	%r1150, %rs685;
	cvt.s32.s8 	%r1151, %r1150;
	cvt.u32.u16	%r1152, %rs684;
	cvt.s32.s8 	%r1153, %r1152;
	cvt.u32.u16	%r1154, %rs683;
	cvt.s32.s8 	%r1155, %r1154;
	cvt.u32.u16	%r1156, %rs682;
	cvt.s32.s8 	%r1157, %r1156;
	mad.lo.s32 	%r1158, %r56, %r1157, %r1149;
	mad.lo.s32 	%r1159, %r57, %r1155, %r1158;
	mad.lo.s32 	%r1160, %r58, %r1153, %r1159;
	mad.lo.s32 	%r1161, %r59, %r1151, %r1160;
	ld.const.v4.u8 	{%rs690, %rs691, %rs692, %rs693}, [matrix+344];
	cvt.u32.u16	%r1162, %rs693;
	cvt.s32.s8 	%r1163, %r1162;
	cvt.u32.u16	%r1164, %rs692;
	cvt.s32.s8 	%r1165, %r1164;
	cvt.u32.u16	%r1166, %rs691;
	cvt.s32.s8 	%r1167, %r1166;
	cvt.u32.u16	%r1168, %rs690;
	cvt.s32.s8 	%r1169, %r1168;
	mad.lo.s32 	%r1170, %r61, %r1169, %r1161;
	mad.lo.s32 	%r1171, %r62, %r1167, %r1170;
	mad.lo.s32 	%r1172, %r64, %r1165, %r1171;
	mad.lo.s32 	%r1173, %r65, %r1163, %r1172;
	ld.const.v4.u8 	{%rs698, %rs699, %rs700, %rs701}, [matrix+348];
	cvt.u32.u16	%r1174, %rs701;
	cvt.s32.s8 	%r1175, %r1174;
	cvt.u32.u16	%r1176, %rs700;
	cvt.s32.s8 	%r1177, %r1176;
	cvt.u32.u16	%r1178, %rs699;
	cvt.s32.s8 	%r1179, %r1178;
	cvt.u32.u16	%r1180, %rs698;
	cvt.s32.s8 	%r1181, %r1180;
	mad.lo.s32 	%r1182, %r67, %r1181, %r1173;
	mad.lo.s32 	%r1183, %r68, %r1179, %r1182;
	mad.lo.s32 	%r1184, %r69, %r1177, %r1183;
	mad.lo.s32 	%r1185, %r70, %r1175, %r1184;
	ld.const.v4.u8 	{%rs706, %rs707, %rs708, %rs709}, [matrix+352];
	cvt.u32.u16	%r1186, %rs709;
	cvt.s32.s8 	%r1187, %r1186;
	cvt.u32.u16	%r1188, %rs708;
	cvt.s32.s8 	%r1189, %r1188;
	cvt.u32.u16	%r1190, %rs707;
	cvt.s32.s8 	%r1191, %r1190;
	cvt.u32.u16	%r1192, %rs706;
	cvt.s32.s8 	%r1193, %r1192;
	mad.lo.s32 	%r1194, %r222, %r1193, %r1185;
	mad.lo.s32 	%r1195, %r72, %r1191, %r1194;
	mad.lo.s32 	%r1196, %r73, %r1189, %r1195;
	mad.lo.s32 	%r1197, %r74, %r1187, %r1196;
	ld.const.v4.u8 	{%rs714, %rs715, %rs716, %rs717}, [matrix+356];
	cvt.u32.u16	%r1198, %rs717;
	cvt.s32.s8 	%r1199, %r1198;
	cvt.u32.u16	%r1200, %rs716;
	cvt.s32.s8 	%r1201, %r1200;
	cvt.u32.u16	%r1202, %rs715;
	cvt.s32.s8 	%r1203, %r1202;
	cvt.u32.u16	%r1204, %rs714;
	cvt.s32.s8 	%r1205, %r1204;
	mad.lo.s32 	%r1206, %r75, %r1205, %r1197;
	mad.lo.s32 	%r1207, %r76, %r1203, %r1206;
	mad.lo.s32 	%r1208, %r77, %r1201, %r1207;
	mad.lo.s32 	%r1209, %r78, %r1199, %r1208;
	ld.const.v4.u8 	{%rs722, %rs723, %rs724, %rs725}, [matrix+360];
	cvt.u32.u16	%r1210, %rs725;
	cvt.s32.s8 	%r1211, %r1210;
	cvt.u32.u16	%r1212, %rs724;
	cvt.s32.s8 	%r1213, %r1212;
	cvt.u32.u16	%r1214, %rs723;
	cvt.s32.s8 	%r1215, %r1214;
	cvt.u32.u16	%r1216, %rs722;
	cvt.s32.s8 	%r1217, %r1216;
	mad.lo.s32 	%r1218, %r80, %r1217, %r1209;
	mad.lo.s32 	%r1219, %r81, %r1215, %r1218;
	mad.lo.s32 	%r1220, %r83, %r1213, %r1219;
	mad.lo.s32 	%r1221, %r84, %r1211, %r1220;
	ld.const.v4.u8 	{%rs730, %rs731, %rs732, %rs733}, [matrix+364];
	cvt.u32.u16	%r1222, %rs733;
	cvt.s32.s8 	%r1223, %r1222;
	cvt.u32.u16	%r1224, %rs732;
	cvt.s32.s8 	%r1225, %r1224;
	cvt.u32.u16	%r1226, %rs731;
	cvt.s32.s8 	%r1227, %r1226;
	cvt.u32.u16	%r1228, %rs730;
	cvt.s32.s8 	%r1229, %r1228;
	mad.lo.s32 	%r1230, %r86, %r1229, %r1221;
	mad.lo.s32 	%r1231, %r87, %r1227, %r1230;
	mad.lo.s32 	%r1232, %r88, %r1225, %r1231;
	mad.lo.s32 	%r1233, %r89, %r1223, %r1232;
	ld.const.v4.u8 	{%rs738, %rs739, %rs740, %rs741}, [matrix+368];
	cvt.u32.u16	%r1234, %rs741;
	cvt.s32.s8 	%r1235, %r1234;
	cvt.u32.u16	%r1236, %rs740;
	cvt.s32.s8 	%r1237, %r1236;
	cvt.u32.u16	%r1238, %rs739;
	cvt.s32.s8 	%r1239, %r1238;
	cvt.u32.u16	%r1240, %rs738;
	cvt.s32.s8 	%r1241, %r1240;
	mad.lo.s32 	%r1242, %r271, %r1241, %r1233;
	mad.lo.s32 	%r1243, %r91, %r1239, %r1242;
	mad.lo.s32 	%r1244, %r93, %r1237, %r1243;
	mad.lo.s32 	%r1245, %r94, %r1235, %r1244;
	ld.const.v4.u8 	{%rs746, %rs747, %rs748, %rs749}, [matrix+372];
	cvt.u32.u16	%r1246, %rs749;
	cvt.s32.s8 	%r1247, %r1246;
	cvt.u32.u16	%r1248, %rs748;
	cvt.s32.s8 	%r1249, %r1248;
	cvt.u32.u16	%r1250, %rs747;
	cvt.s32.s8 	%r1251, %r1250;
	cvt.u32.u16	%r1252, %rs746;
	cvt.s32.s8 	%r1253, %r1252;
	mad.lo.s32 	%r1254, %r96, %r1253, %r1245;
	mad.lo.s32 	%r1255, %r97, %r1251, %r1254;
	mad.lo.s32 	%r1256, %r99, %r1249, %r1255;
	mad.lo.s32 	%r1257, %r100, %r1247, %r1256;
	ld.const.v4.u8 	{%rs754, %rs755, %rs756, %rs757}, [matrix+376];
	cvt.u32.u16	%r1258, %rs757;
	cvt.s32.s8 	%r1259, %r1258;
	cvt.u32.u16	%r1260, %rs756;
	cvt.s32.s8 	%r1261, %r1260;
	cvt.u32.u16	%r1262, %rs755;
	cvt.s32.s8 	%r1263, %r1262;
	cvt.u32.u16	%r1264, %rs754;
	cvt.s32.s8 	%r1265, %r1264;
	mad.lo.s32 	%r1266, %r103, %r1265, %r1257;
	mad.lo.s32 	%r1267, %r104, %r1263, %r1266;
	mad.lo.s32 	%r1268, %r107, %r1261, %r1267;
	mad.lo.s32 	%r1269, %r108, %r1259, %r1268;
	ld.const.v4.u8 	{%rs762, %rs763, %rs764, %rs765}, [matrix+380];
	cvt.u32.u16	%r1270, %rs765;
	cvt.s32.s8 	%r1271, %r1270;
	cvt.u32.u16	%r1272, %rs764;
	cvt.s32.s8 	%r1273, %r1272;
	cvt.u32.u16	%r1274, %rs763;
	cvt.s32.s8 	%r1275, %r1274;
	cvt.u32.u16	%r1276, %rs762;
	cvt.s32.s8 	%r1277, %r1276;
	mad.lo.s32 	%r1278, %r111, %r1277, %r1269;
	mad.lo.s32 	%r1279, %r112, %r1275, %r1278;
	mad.lo.s32 	%r1280, %r114, %r1273, %r1279;
	mad.lo.s32 	%r1281, %r115, %r1271, %r1280;
	shr.u32 	%r1282, %r1089, 6;
	and.b32  	%r1283, %r1282, 240;
	shr.u32 	%r1284, %r1281, 10;
	or.b32  	%r1285, %r1284, %r1283;
	xor.b32  	%r1286, %r13, %r1285;
	cvt.u64.u32	%rd382, %r1286;
	ld.const.v4.u8 	{%rs770, %rs771, %rs772, %rs773}, [matrix+384];
	cvt.u32.u16	%r1287, %rs773;
	cvt.s32.s8 	%r1288, %r1287;
	cvt.u32.u16	%r1289, %rs772;
	cvt.s32.s8 	%r1290, %r1289;
	cvt.u32.u16	%r1291, %rs770;
	cvt.s32.s8 	%r1292, %r1291;
	cvt.u32.u16	%r1293, %rs771;
	cvt.s32.s8 	%r1294, %r1293;
	mul.lo.s32 	%r1295, %r34, %r1294;
	mad.lo.s32 	%r1296, %r124, %r1292, %r1295;
	mad.lo.s32 	%r1297, %r35, %r1290, %r1296;
	mad.lo.s32 	%r1298, %r36, %r1288, %r1297;
	ld.const.v4.u8 	{%rs778, %rs779, %rs780, %rs781}, [matrix+388];
	cvt.u32.u16	%r1299, %rs781;
	cvt.s32.s8 	%r1300, %r1299;
	cvt.u32.u16	%r1301, %rs780;
	cvt.s32.s8 	%r1302, %r1301;
	cvt.u32.u16	%r1303, %rs779;
	cvt.s32.s8 	%r1304, %r1303;
	cvt.u32.u16	%r1305, %rs778;
	cvt.s32.s8 	%r1306, %r1305;
	mad.lo.s32 	%r1307, %r37, %r1306, %r1298;
	mad.lo.s32 	%r1308, %r38, %r1304, %r1307;
	mad.lo.s32 	%r1309, %r39, %r1302, %r1308;
	mad.lo.s32 	%r1310, %r40, %r1300, %r1309;
	ld.const.v4.u8 	{%rs786, %rs787, %rs788, %rs789}, [matrix+392];
	cvt.u32.u16	%r1311, %rs789;
	cvt.s32.s8 	%r1312, %r1311;
	cvt.u32.u16	%r1313, %rs788;
	cvt.s32.s8 	%r1314, %r1313;
	cvt.u32.u16	%r1315, %rs787;
	cvt.s32.s8 	%r1316, %r1315;
	cvt.u32.u16	%r1317, %rs786;
	cvt.s32.s8 	%r1318, %r1317;
	mad.lo.s32 	%r1319, %r42, %r1318, %r1310;
	mad.lo.s32 	%r1320, %r43, %r1316, %r1319;
	mad.lo.s32 	%r1321, %r45, %r1314, %r1320;
	mad.lo.s32 	%r1322, %r46, %r1312, %r1321;
	ld.const.v4.u8 	{%rs794, %rs795, %rs796, %rs797}, [matrix+396];
	cvt.u32.u16	%r1323, %rs797;
	cvt.s32.s8 	%r1324, %r1323;
	cvt.u32.u16	%r1325, %rs796;
	cvt.s32.s8 	%r1326, %r1325;
	cvt.u32.u16	%r1327, %rs795;
	cvt.s32.s8 	%r1328, %r1327;
	cvt.u32.u16	%r1329, %rs794;
	cvt.s32.s8 	%r1330, %r1329;
	mad.lo.s32 	%r1331, %r48, %r1330, %r1322;
	mad.lo.s32 	%r1332, %r49, %r1328, %r1331;
	mad.lo.s32 	%r1333, %r50, %r1326, %r1332;
	mad.lo.s32 	%r1334, %r51, %r1324, %r1333;
	ld.const.v4.u8 	{%rs802, %rs803, %rs804, %rs805}, [matrix+400];
	cvt.u32.u16	%r1335, %rs805;
	cvt.s32.s8 	%r1336, %r1335;
	cvt.u32.u16	%r1337, %rs804;
	cvt.s32.s8 	%r1338, %r1337;
	cvt.u32.u16	%r1339, %rs803;
	cvt.s32.s8 	%r1340, %r1339;
	cvt.u32.u16	%r1341, %rs802;
	cvt.s32.s8 	%r1342, %r1341;
	mad.lo.s32 	%r1343, %r173, %r1342, %r1334;
	mad.lo.s32 	%r1344, %r53, %r1340, %r1343;
	mad.lo.s32 	%r1345, %r54, %r1338, %r1344;
	mad.lo.s32 	%r1346, %r55, %r1336, %r1345;
	ld.const.v4.u8 	{%rs810, %rs811, %rs812, %rs813}, [matrix+404];
	cvt.u32.u16	%r1347, %rs813;
	cvt.s32.s8 	%r1348, %r1347;
	cvt.u32.u16	%r1349, %rs812;
	cvt.s32.s8 	%r1350, %r1349;
	cvt.u32.u16	%r1351, %rs811;
	cvt.s32.s8 	%r1352, %r1351;
	cvt.u32.u16	%r1353, %rs810;
	cvt.s32.s8 	%r1354, %r1353;
	mad.lo.s32 	%r1355, %r56, %r1354, %r1346;
	mad.lo.s32 	%r1356, %r57, %r1352, %r1355;
	mad.lo.s32 	%r1357, %r58, %r1350, %r1356;
	mad.lo.s32 	%r1358, %r59, %r1348, %r1357;
	ld.const.v4.u8 	{%rs818, %rs819, %rs820, %rs821}, [matrix+408];
	cvt.u32.u16	%r1359, %rs821;
	cvt.s32.s8 	%r1360, %r1359;
	cvt.u32.u16	%r1361, %rs820;
	cvt.s32.s8 	%r1362, %r1361;
	cvt.u32.u16	%r1363, %rs819;
	cvt.s32.s8 	%r1364, %r1363;
	cvt.u32.u16	%r1365, %rs818;
	cvt.s32.s8 	%r1366, %r1365;
	mad.lo.s32 	%r1367, %r61, %r1366, %r1358;
	mad.lo.s32 	%r1368, %r62, %r1364, %r1367;
	mad.lo.s32 	%r1369, %r64, %r1362, %r1368;
	mad.lo.s32 	%r1370, %r65, %r1360, %r1369;
	ld.const.v4.u8 	{%rs826, %rs827, %rs828, %rs829}, [matrix+412];
	cvt.u32.u16	%r1371, %rs829;
	cvt.s32.s8 	%r1372, %r1371;
	cvt.u32.u16	%r1373, %rs828;
	cvt.s32.s8 	%r1374, %r1373;
	cvt.u32.u16	%r1375, %rs827;
	cvt.s32.s8 	%r1376, %r1375;
	cvt.u32.u16	%r1377, %rs826;
	cvt.s32.s8 	%r1378, %r1377;
	mad.lo.s32 	%r1379, %r67, %r1378, %r1370;
	mad.lo.s32 	%r1380, %r68, %r1376, %r1379;
	mad.lo.s32 	%r1381, %r69, %r1374, %r1380;
	mad.lo.s32 	%r1382, %r70, %r1372, %r1381;
	ld.const.v4.u8 	{%rs834, %rs835, %rs836, %rs837}, [matrix+416];
	cvt.u32.u16	%r1383, %rs837;
	cvt.s32.s8 	%r1384, %r1383;
	cvt.u32.u16	%r1385, %rs836;
	cvt.s32.s8 	%r1386, %r1385;
	cvt.u32.u16	%r1387, %rs835;
	cvt.s32.s8 	%r1388, %r1387;
	cvt.u32.u16	%r1389, %rs834;
	cvt.s32.s8 	%r1390, %r1389;
	mad.lo.s32 	%r1391, %r222, %r1390, %r1382;
	mad.lo.s32 	%r1392, %r72, %r1388, %r1391;
	mad.lo.s32 	%r1393, %r73, %r1386, %r1392;
	mad.lo.s32 	%r1394, %r74, %r1384, %r1393;
	ld.const.v4.u8 	{%rs842, %rs843, %rs844, %rs845}, [matrix+420];
	cvt.u32.u16	%r1395, %rs845;
	cvt.s32.s8 	%r1396, %r1395;
	cvt.u32.u16	%r1397, %rs844;
	cvt.s32.s8 	%r1398, %r1397;
	cvt.u32.u16	%r1399, %rs843;
	cvt.s32.s8 	%r1400, %r1399;
	cvt.u32.u16	%r1401, %rs842;
	cvt.s32.s8 	%r1402, %r1401;
	mad.lo.s32 	%r1403, %r75, %r1402, %r1394;
	mad.lo.s32 	%r1404, %r76, %r1400, %r1403;
	mad.lo.s32 	%r1405, %r77, %r1398, %r1404;
	mad.lo.s32 	%r1406, %r78, %r1396, %r1405;
	ld.const.v4.u8 	{%rs850, %rs851, %rs852, %rs853}, [matrix+424];
	cvt.u32.u16	%r1407, %rs853;
	cvt.s32.s8 	%r1408, %r1407;
	cvt.u32.u16	%r1409, %rs852;
	cvt.s32.s8 	%r1410, %r1409;
	cvt.u32.u16	%r1411, %rs851;
	cvt.s32.s8 	%r1412, %r1411;
	cvt.u32.u16	%r1413, %rs850;
	cvt.s32.s8 	%r1414, %r1413;
	mad.lo.s32 	%r1415, %r80, %r1414, %r1406;
	mad.lo.s32 	%r1416, %r81, %r1412, %r1415;
	mad.lo.s32 	%r1417, %r83, %r1410, %r1416;
	mad.lo.s32 	%r1418, %r84, %r1408, %r1417;
	ld.const.v4.u8 	{%rs858, %rs859, %rs860, %rs861}, [matrix+428];
	cvt.u32.u16	%r1419, %rs861;
	cvt.s32.s8 	%r1420, %r1419;
	cvt.u32.u16	%r1421, %rs860;
	cvt.s32.s8 	%r1422, %r1421;
	cvt.u32.u16	%r1423, %rs859;
	cvt.s32.s8 	%r1424, %r1423;
	cvt.u32.u16	%r1425, %rs858;
	cvt.s32.s8 	%r1426, %r1425;
	mad.lo.s32 	%r1427, %r86, %r1426, %r1418;
	mad.lo.s32 	%r1428, %r87, %r1424, %r1427;
	mad.lo.s32 	%r1429, %r88, %r1422, %r1428;
	mad.lo.s32 	%r1430, %r89, %r1420, %r1429;
	ld.const.v4.u8 	{%rs866, %rs867, %rs868, %rs869}, [matrix+432];
	cvt.u32.u16	%r1431, %rs869;
	cvt.s32.s8 	%r1432, %r1431;
	cvt.u32.u16	%r1433, %rs868;
	cvt.s32.s8 	%r1434, %r1433;
	cvt.u32.u16	%r1435, %rs867;
	cvt.s32.s8 	%r1436, %r1435;
	cvt.u32.u16	%r1437, %rs866;
	cvt.s32.s8 	%r1438, %r1437;
	mad.lo.s32 	%r1439, %r271, %r1438, %r1430;
	mad.lo.s32 	%r1440, %r91, %r1436, %r1439;
	mad.lo.s32 	%r1441, %r93, %r1434, %r1440;
	mad.lo.s32 	%r1442, %r94, %r1432, %r1441;
	ld.const.v4.u8 	{%rs874, %rs875, %rs876, %rs877}, [matrix+436];
	cvt.u32.u16	%r1443, %rs877;
	cvt.s32.s8 	%r1444, %r1443;
	cvt.u32.u16	%r1445, %rs876;
	cvt.s32.s8 	%r1446, %r1445;
	cvt.u32.u16	%r1447, %rs875;
	cvt.s32.s8 	%r1448, %r1447;
	cvt.u32.u16	%r1449, %rs874;
	cvt.s32.s8 	%r1450, %r1449;
	mad.lo.s32 	%r1451, %r96, %r1450, %r1442;
	mad.lo.s32 	%r1452, %r97, %r1448, %r1451;
	mad.lo.s32 	%r1453, %r99, %r1446, %r1452;
	mad.lo.s32 	%r1454, %r100, %r1444, %r1453;
	ld.const.v4.u8 	{%rs882, %rs883, %rs884, %rs885}, [matrix+440];
	cvt.u32.u16	%r1455, %rs885;
	cvt.s32.s8 	%r1456, %r1455;
	cvt.u32.u16	%r1457, %rs884;
	cvt.s32.s8 	%r1458, %r1457;
	cvt.u32.u16	%r1459, %rs883;
	cvt.s32.s8 	%r1460, %r1459;
	cvt.u32.u16	%r1461, %rs882;
	cvt.s32.s8 	%r1462, %r1461;
	mad.lo.s32 	%r1463, %r103, %r1462, %r1454;
	mad.lo.s32 	%r1464, %r104, %r1460, %r1463;
	mad.lo.s32 	%r1465, %r107, %r1458, %r1464;
	mad.lo.s32 	%r1466, %r108, %r1456, %r1465;
	ld.const.v4.u8 	{%rs890, %rs891, %rs892, %rs893}, [matrix+444];
	cvt.u32.u16	%r1467, %rs893;
	cvt.s32.s8 	%r1468, %r1467;
	cvt.u32.u16	%r1469, %rs892;
	cvt.s32.s8 	%r1470, %r1469;
	cvt.u32.u16	%r1471, %rs891;
	cvt.s32.s8 	%r1472, %r1471;
	cvt.u32.u16	%r1473, %rs890;
	cvt.s32.s8 	%r1474, %r1473;
	mad.lo.s32 	%r1475, %r111, %r1474, %r1466;
	mad.lo.s32 	%r1476, %r112, %r1472, %r1475;
	mad.lo.s32 	%r1477, %r114, %r1470, %r1476;
	mad.lo.s32 	%r1478, %r115, %r1468, %r1477;
	ld.const.v4.u8 	{%rs898, %rs899, %rs900, %rs901}, [matrix+448];
	cvt.u32.u16	%r1479, %rs901;
	cvt.s32.s8 	%r1480, %r1479;
	cvt.u32.u16	%r1481, %rs900;
	cvt.s32.s8 	%r1482, %r1481;
	cvt.u32.u16	%r1483, %rs898;
	cvt.s32.s8 	%r1484, %r1483;
	cvt.u32.u16	%r1485, %rs899;
	cvt.s32.s8 	%r1486, %r1485;
	mul.lo.s32 	%r1487, %r34, %r1486;
	mad.lo.s32 	%r1488, %r124, %r1484, %r1487;
	mad.lo.s32 	%r1489, %r35, %r1482, %r1488;
	mad.lo.s32 	%r1490, %r36, %r1480, %r1489;
	ld.const.v4.u8 	{%rs906, %rs907, %rs908, %rs909}, [matrix+452];
	cvt.u32.u16	%r1491, %rs909;
	cvt.s32.s8 	%r1492, %r1491;
	cvt.u32.u16	%r1493, %rs908;
	cvt.s32.s8 	%r1494, %r1493;
	cvt.u32.u16	%r1495, %rs907;
	cvt.s32.s8 	%r1496, %r1495;
	cvt.u32.u16	%r1497, %rs906;
	cvt.s32.s8 	%r1498, %r1497;
	mad.lo.s32 	%r1499, %r37, %r1498, %r1490;
	mad.lo.s32 	%r1500, %r38, %r1496, %r1499;
	mad.lo.s32 	%r1501, %r39, %r1494, %r1500;
	mad.lo.s32 	%r1502, %r40, %r1492, %r1501;
	ld.const.v4.u8 	{%rs914, %rs915, %rs916, %rs917}, [matrix+456];
	cvt.u32.u16	%r1503, %rs917;
	cvt.s32.s8 	%r1504, %r1503;
	cvt.u32.u16	%r1505, %rs916;
	cvt.s32.s8 	%r1506, %r1505;
	cvt.u32.u16	%r1507, %rs915;
	cvt.s32.s8 	%r1508, %r1507;
	cvt.u32.u16	%r1509, %rs914;
	cvt.s32.s8 	%r1510, %r1509;
	mad.lo.s32 	%r1511, %r42, %r1510, %r1502;
	mad.lo.s32 	%r1512, %r43, %r1508, %r1511;
	mad.lo.s32 	%r1513, %r45, %r1506, %r1512;
	mad.lo.s32 	%r1514, %r46, %r1504, %r1513;
	ld.const.v4.u8 	{%rs922, %rs923, %rs924, %rs925}, [matrix+460];
	cvt.u32.u16	%r1515, %rs925;
	cvt.s32.s8 	%r1516, %r1515;
	cvt.u32.u16	%r1517, %rs924;
	cvt.s32.s8 	%r1518, %r1517;
	cvt.u32.u16	%r1519, %rs923;
	cvt.s32.s8 	%r1520, %r1519;
	cvt.u32.u16	%r1521, %rs922;
	cvt.s32.s8 	%r1522, %r1521;
	mad.lo.s32 	%r1523, %r48, %r1522, %r1514;
	mad.lo.s32 	%r1524, %r49, %r1520, %r1523;
	mad.lo.s32 	%r1525, %r50, %r1518, %r1524;
	mad.lo.s32 	%r1526, %r51, %r1516, %r1525;
	ld.const.v4.u8 	{%rs930, %rs931, %rs932, %rs933}, [matrix+464];
	cvt.u32.u16	%r1527, %rs933;
	cvt.s32.s8 	%r1528, %r1527;
	cvt.u32.u16	%r1529, %rs932;
	cvt.s32.s8 	%r1530, %r1529;
	cvt.u32.u16	%r1531, %rs931;
	cvt.s32.s8 	%r1532, %r1531;
	cvt.u32.u16	%r1533, %rs930;
	cvt.s32.s8 	%r1534, %r1533;
	mad.lo.s32 	%r1535, %r173, %r1534, %r1526;
	mad.lo.s32 	%r1536, %r53, %r1532, %r1535;
	mad.lo.s32 	%r1537, %r54, %r1530, %r1536;
	mad.lo.s32 	%r1538, %r55, %r1528, %r1537;
	ld.const.v4.u8 	{%rs938, %rs939, %rs940, %rs941}, [matrix+468];
	cvt.u32.u16	%r1539, %rs941;
	cvt.s32.s8 	%r1540, %r1539;
	cvt.u32.u16	%r1541, %rs940;
	cvt.s32.s8 	%r1542, %r1541;
	cvt.u32.u16	%r1543, %rs939;
	cvt.s32.s8 	%r1544, %r1543;
	cvt.u32.u16	%r1545, %rs938;
	cvt.s32.s8 	%r1546, %r1545;
	mad.lo.s32 	%r1547, %r56, %r1546, %r1538;
	mad.lo.s32 	%r1548, %r57, %r1544, %r1547;
	mad.lo.s32 	%r1549, %r58, %r1542, %r1548;
	mad.lo.s32 	%r1550, %r59, %r1540, %r1549;
	ld.const.v4.u8 	{%rs946, %rs947, %rs948, %rs949}, [matrix+472];
	cvt.u32.u16	%r1551, %rs949;
	cvt.s32.s8 	%r1552, %r1551;
	cvt.u32.u16	%r1553, %rs948;
	cvt.s32.s8 	%r1554, %r1553;
	cvt.u32.u16	%r1555, %rs947;
	cvt.s32.s8 	%r1556, %r1555;
	cvt.u32.u16	%r1557, %rs946;
	cvt.s32.s8 	%r1558, %r1557;
	mad.lo.s32 	%r1559, %r61, %r1558, %r1550;
	mad.lo.s32 	%r1560, %r62, %r1556, %r1559;
	mad.lo.s32 	%r1561, %r64, %r1554, %r1560;
	mad.lo.s32 	%r1562, %r65, %r1552, %r1561;
	ld.const.v4.u8 	{%rs954, %rs955, %rs956, %rs957}, [matrix+476];
	cvt.u32.u16	%r1563, %rs957;
	cvt.s32.s8 	%r1564, %r1563;
	cvt.u32.u16	%r1565, %rs956;
	cvt.s32.s8 	%r1566, %r1565;
	cvt.u32.u16	%r1567, %rs955;
	cvt.s32.s8 	%r1568, %r1567;
	cvt.u32.u16	%r1569, %rs954;
	cvt.s32.s8 	%r1570, %r1569;
	mad.lo.s32 	%r1571, %r67, %r1570, %r1562;
	mad.lo.s32 	%r1572, %r68, %r1568, %r1571;
	mad.lo.s32 	%r1573, %r69, %r1566, %r1572;
	mad.lo.s32 	%r1574, %r70, %r1564, %r1573;
	ld.const.v4.u8 	{%rs962, %rs963, %rs964, %rs965}, [matrix+480];
	cvt.u32.u16	%r1575, %rs965;
	cvt.s32.s8 	%r1576, %r1575;
	cvt.u32.u16	%r1577, %rs964;
	cvt.s32.s8 	%r1578, %r1577;
	cvt.u32.u16	%r1579, %rs963;
	cvt.s32.s8 	%r1580, %r1579;
	cvt.u32.u16	%r1581, %rs962;
	cvt.s32.s8 	%r1582, %r1581;
	mad.lo.s32 	%r1583, %r222, %r1582, %r1574;
	mad.lo.s32 	%r1584, %r72, %r1580, %r1583;
	mad.lo.s32 	%r1585, %r73, %r1578, %r1584;
	mad.lo.s32 	%r1586, %r74, %r1576, %r1585;
	ld.const.v4.u8 	{%rs970, %rs971, %rs972, %rs973}, [matrix+484];
	cvt.u32.u16	%r1587, %rs973;
	cvt.s32.s8 	%r1588, %r1587;
	cvt.u32.u16	%r1589, %rs972;
	cvt.s32.s8 	%r1590, %r1589;
	cvt.u32.u16	%r1591, %rs971;
	cvt.s32.s8 	%r1592, %r1591;
	cvt.u32.u16	%r1593, %rs970;
	cvt.s32.s8 	%r1594, %r1593;
	mad.lo.s32 	%r1595, %r75, %r1594, %r1586;
	mad.lo.s32 	%r1596, %r76, %r1592, %r1595;
	mad.lo.s32 	%r1597, %r77, %r1590, %r1596;
	mad.lo.s32 	%r1598, %r78, %r1588, %r1597;
	ld.const.v4.u8 	{%rs978, %rs979, %rs980, %rs981}, [matrix+488];
	cvt.u32.u16	%r1599, %rs981;
	cvt.s32.s8 	%r1600, %r1599;
	cvt.u32.u16	%r1601, %rs980;
	cvt.s32.s8 	%r1602, %r1601;
	cvt.u32.u16	%r1603, %rs979;
	cvt.s32.s8 	%r1604, %r1603;
	cvt.u32.u16	%r1605, %rs978;
	cvt.s32.s8 	%r1606, %r1605;
	mad.lo.s32 	%r1607, %r80, %r1606, %r1598;
	mad.lo.s32 	%r1608, %r81, %r1604, %r1607;
	mad.lo.s32 	%r1609, %r83, %r1602, %r1608;
	mad.lo.s32 	%r1610, %r84, %r1600, %r1609;
	ld.const.v4.u8 	{%rs986, %rs987, %rs988, %rs989}, [matrix+492];
	cvt.u32.u16	%r1611, %rs989;
	cvt.s32.s8 	%r1612, %r1611;
	cvt.u32.u16	%r1613, %rs988;
	cvt.s32.s8 	%r1614, %r1613;
	cvt.u32.u16	%r1615, %rs987;
	cvt.s32.s8 	%r1616, %r1615;
	cvt.u32.u16	%r1617, %rs986;
	cvt.s32.s8 	%r1618, %r1617;
	mad.lo.s32 	%r1619, %r86, %r1618, %r1610;
	mad.lo.s32 	%r1620, %r87, %r1616, %r1619;
	mad.lo.s32 	%r1621, %r88, %r1614, %r1620;
	mad.lo.s32 	%r1622, %r89, %r1612, %r1621;
	ld.const.v4.u8 	{%rs994, %rs995, %rs996, %rs997}, [matrix+496];
	cvt.u32.u16	%r1623, %rs997;
	cvt.s32.s8 	%r1624, %r1623;
	cvt.u32.u16	%r1625, %rs996;
	cvt.s32.s8 	%r1626, %r1625;
	cvt.u32.u16	%r1627, %rs995;
	cvt.s32.s8 	%r1628, %r1627;
	cvt.u32.u16	%r1629, %rs994;
	cvt.s32.s8 	%r1630, %r1629;
	mad.lo.s32 	%r1631, %r271, %r1630, %r1622;
	mad.lo.s32 	%r1632, %r91, %r1628, %r1631;
	mad.lo.s32 	%r1633, %r93, %r1626, %r1632;
	mad.lo.s32 	%r1634, %r94, %r1624, %r1633;
	ld.const.v4.u8 	{%rs1002, %rs1003, %rs1004, %rs1005}, [matrix+500];
	cvt.u32.u16	%r1635, %rs1005;
	cvt.s32.s8 	%r1636, %r1635;
	cvt.u32.u16	%r1637, %rs1004;
	cvt.s32.s8 	%r1638, %r1637;
	cvt.u32.u16	%r1639, %rs1003;
	cvt.s32.s8 	%r1640, %r1639;
	cvt.u32.u16	%r1641, %rs1002;
	cvt.s32.s8 	%r1642, %r1641;
	mad.lo.s32 	%r1643, %r96, %r1642, %r1634;
	mad.lo.s32 	%r1644, %r97, %r1640, %r1643;
	mad.lo.s32 	%r1645, %r99, %r1638, %r1644;
	mad.lo.s32 	%r1646, %r100, %r1636, %r1645;
	ld.const.v4.u8 	{%rs1010, %rs1011, %rs1012, %rs1013}, [matrix+504];
	cvt.u32.u16	%r1647, %rs1013;
	cvt.s32.s8 	%r1648, %r1647;
	cvt.u32.u16	%r1649, %rs1012;
	cvt.s32.s8 	%r1650, %r1649;
	cvt.u32.u16	%r1651, %rs1011;
	cvt.s32.s8 	%r1652, %r1651;
	cvt.u32.u16	%r1653, %rs1010;
	cvt.s32.s8 	%r1654, %r1653;
	mad.lo.s32 	%r1655, %r103, %r1654, %r1646;
	mad.lo.s32 	%r1656, %r104, %r1652, %r1655;
	mad.lo.s32 	%r1657, %r107, %r1650, %r1656;
	mad.lo.s32 	%r1658, %r108, %r1648, %r1657;
	ld.const.v4.u8 	{%rs1018, %rs1019, %rs1020, %rs1021}, [matrix+508];
	cvt.u32.u16	%r1659, %rs1021;
	cvt.s32.s8 	%r1660, %r1659;
	cvt.u32.u16	%r1661, %rs1020;
	cvt.s32.s8 	%r1662, %r1661;
	cvt.u32.u16	%r1663, %rs1019;
	cvt.s32.s8 	%r1664, %r1663;
	cvt.u32.u16	%r1665, %rs1018;
	cvt.s32.s8 	%r1666, %r1665;
	mad.lo.s32 	%r1667, %r111, %r1666, %r1658;
	mad.lo.s32 	%r1668, %r112, %r1664, %r1667;
	mad.lo.s32 	%r1669, %r114, %r1662, %r1668;
	mad.lo.s32 	%r1670, %r115, %r1660, %r1669;
	shr.u32 	%r1671, %r1478, 6;
	and.b32  	%r1672, %r1671, 240;
	shr.u32 	%r1673, %r1670, 10;
	or.b32  	%r1674, %r1673, %r1672;
	xor.b32  	%r1675, %r14, %r1674;
	cvt.u64.u32	%rd383, %r1675;
	ld.const.v4.u8 	{%rs1026, %rs1027, %rs1028, %rs1029}, [matrix+512];
	cvt.u32.u16	%r1676, %rs1029;
	cvt.s32.s8 	%r1677, %r1676;
	cvt.u32.u16	%r1678, %rs1028;
	cvt.s32.s8 	%r1679, %r1678;
	cvt.u32.u16	%r1680, %rs1026;
	cvt.s32.s8 	%r1681, %r1680;
	cvt.u32.u16	%r1682, %rs1027;
	cvt.s32.s8 	%r1683, %r1682;
	mul.lo.s32 	%r1684, %r34, %r1683;
	mad.lo.s32 	%r1685, %r124, %r1681, %r1684;
	mad.lo.s32 	%r1686, %r35, %r1679, %r1685;
	mad.lo.s32 	%r1687, %r36, %r1677, %r1686;
	ld.const.v4.u8 	{%rs1034, %rs1035, %rs1036, %rs1037}, [matrix+516];
	cvt.u32.u16	%r1688, %rs1037;
	cvt.s32.s8 	%r1689, %r1688;
	cvt.u32.u16	%r1690, %rs1036;
	cvt.s32.s8 	%r1691, %r1690;
	cvt.u32.u16	%r1692, %rs1035;
	cvt.s32.s8 	%r1693, %r1692;
	cvt.u32.u16	%r1694, %rs1034;
	cvt.s32.s8 	%r1695, %r1694;
	mad.lo.s32 	%r1696, %r37, %r1695, %r1687;
	mad.lo.s32 	%r1697, %r38, %r1693, %r1696;
	mad.lo.s32 	%r1698, %r39, %r1691, %r1697;
	mad.lo.s32 	%r1699, %r40, %r1689, %r1698;
	ld.const.v4.u8 	{%rs1042, %rs1043, %rs1044, %rs1045}, [matrix+520];
	cvt.u32.u16	%r1700, %rs1045;
	cvt.s32.s8 	%r1701, %r1700;
	cvt.u32.u16	%r1702, %rs1044;
	cvt.s32.s8 	%r1703, %r1702;
	cvt.u32.u16	%r1704, %rs1043;
	cvt.s32.s8 	%r1705, %r1704;
	cvt.u32.u16	%r1706, %rs1042;
	cvt.s32.s8 	%r1707, %r1706;
	mad.lo.s32 	%r1708, %r42, %r1707, %r1699;
	mad.lo.s32 	%r1709, %r43, %r1705, %r1708;
	mad.lo.s32 	%r1710, %r45, %r1703, %r1709;
	mad.lo.s32 	%r1711, %r46, %r1701, %r1710;
	ld.const.v4.u8 	{%rs1050, %rs1051, %rs1052, %rs1053}, [matrix+524];
	cvt.u32.u16	%r1712, %rs1053;
	cvt.s32.s8 	%r1713, %r1712;
	cvt.u32.u16	%r1714, %rs1052;
	cvt.s32.s8 	%r1715, %r1714;
	cvt.u32.u16	%r1716, %rs1051;
	cvt.s32.s8 	%r1717, %r1716;
	cvt.u32.u16	%r1718, %rs1050;
	cvt.s32.s8 	%r1719, %r1718;
	mad.lo.s32 	%r1720, %r48, %r1719, %r1711;
	mad.lo.s32 	%r1721, %r49, %r1717, %r1720;
	mad.lo.s32 	%r1722, %r50, %r1715, %r1721;
	mad.lo.s32 	%r1723, %r51, %r1713, %r1722;
	ld.const.v4.u8 	{%rs1058, %rs1059, %rs1060, %rs1061}, [matrix+528];
	cvt.u32.u16	%r1724, %rs1061;
	cvt.s32.s8 	%r1725, %r1724;
	cvt.u32.u16	%r1726, %rs1060;
	cvt.s32.s8 	%r1727, %r1726;
	cvt.u32.u16	%r1728, %rs1059;
	cvt.s32.s8 	%r1729, %r1728;
	cvt.u32.u16	%r1730, %rs1058;
	cvt.s32.s8 	%r1731, %r1730;
	mad.lo.s32 	%r1732, %r173, %r1731, %r1723;
	mad.lo.s32 	%r1733, %r53, %r1729, %r1732;
	mad.lo.s32 	%r1734, %r54, %r1727, %r1733;
	mad.lo.s32 	%r1735, %r55, %r1725, %r1734;
	ld.const.v4.u8 	{%rs1066, %rs1067, %rs1068, %rs1069}, [matrix+532];
	cvt.u32.u16	%r1736, %rs1069;
	cvt.s32.s8 	%r1737, %r1736;
	cvt.u32.u16	%r1738, %rs1068;
	cvt.s32.s8 	%r1739, %r1738;
	cvt.u32.u16	%r1740, %rs1067;
	cvt.s32.s8 	%r1741, %r1740;
	cvt.u32.u16	%r1742, %rs1066;
	cvt.s32.s8 	%r1743, %r1742;
	mad.lo.s32 	%r1744, %r56, %r1743, %r1735;
	mad.lo.s32 	%r1745, %r57, %r1741, %r1744;
	mad.lo.s32 	%r1746, %r58, %r1739, %r1745;
	mad.lo.s32 	%r1747, %r59, %r1737, %r1746;
	ld.const.v4.u8 	{%rs1074, %rs1075, %rs1076, %rs1077}, [matrix+536];
	cvt.u32.u16	%r1748, %rs1077;
	cvt.s32.s8 	%r1749, %r1748;
	cvt.u32.u16	%r1750, %rs1076;
	cvt.s32.s8 	%r1751, %r1750;
	cvt.u32.u16	%r1752, %rs1075;
	cvt.s32.s8 	%r1753, %r1752;
	cvt.u32.u16	%r1754, %rs1074;
	cvt.s32.s8 	%r1755, %r1754;
	mad.lo.s32 	%r1756, %r61, %r1755, %r1747;
	mad.lo.s32 	%r1757, %r62, %r1753, %r1756;
	mad.lo.s32 	%r1758, %r64, %r1751, %r1757;
	mad.lo.s32 	%r1759, %r65, %r1749, %r1758;
	ld.const.v4.u8 	{%rs1082, %rs1083, %rs1084, %rs1085}, [matrix+540];
	cvt.u32.u16	%r1760, %rs1085;
	cvt.s32.s8 	%r1761, %r1760;
	cvt.u32.u16	%r1762, %rs1084;
	cvt.s32.s8 	%r1763, %r1762;
	cvt.u32.u16	%r1764, %rs1083;
	cvt.s32.s8 	%r1765, %r1764;
	cvt.u32.u16	%r1766, %rs1082;
	cvt.s32.s8 	%r1767, %r1766;
	mad.lo.s32 	%r1768, %r67, %r1767, %r1759;
	mad.lo.s32 	%r1769, %r68, %r1765, %r1768;
	mad.lo.s32 	%r1770, %r69, %r1763, %r1769;
	mad.lo.s32 	%r1771, %r70, %r1761, %r1770;
	ld.const.v4.u8 	{%rs1090, %rs1091, %rs1092, %rs1093}, [matrix+544];
	cvt.u32.u16	%r1772, %rs1093;
	cvt.s32.s8 	%r1773, %r1772;
	cvt.u32.u16	%r1774, %rs1092;
	cvt.s32.s8 	%r1775, %r1774;
	cvt.u32.u16	%r1776, %rs1091;
	cvt.s32.s8 	%r1777, %r1776;
	cvt.u32.u16	%r1778, %rs1090;
	cvt.s32.s8 	%r1779, %r1778;
	mad.lo.s32 	%r1780, %r222, %r1779, %r1771;
	mad.lo.s32 	%r1781, %r72, %r1777, %r1780;
	mad.lo.s32 	%r1782, %r73, %r1775, %r1781;
	mad.lo.s32 	%r1783, %r74, %r1773, %r1782;
	ld.const.v4.u8 	{%rs1098, %rs1099, %rs1100, %rs1101}, [matrix+548];
	cvt.u32.u16	%r1784, %rs1101;
	cvt.s32.s8 	%r1785, %r1784;
	cvt.u32.u16	%r1786, %rs1100;
	cvt.s32.s8 	%r1787, %r1786;
	cvt.u32.u16	%r1788, %rs1099;
	cvt.s32.s8 	%r1789, %r1788;
	cvt.u32.u16	%r1790, %rs1098;
	cvt.s32.s8 	%r1791, %r1790;
	mad.lo.s32 	%r1792, %r75, %r1791, %r1783;
	mad.lo.s32 	%r1793, %r76, %r1789, %r1792;
	mad.lo.s32 	%r1794, %r77, %r1787, %r1793;
	mad.lo.s32 	%r1795, %r78, %r1785, %r1794;
	ld.const.v4.u8 	{%rs1106, %rs1107, %rs1108, %rs1109}, [matrix+552];
	cvt.u32.u16	%r1796, %rs1109;
	cvt.s32.s8 	%r1797, %r1796;
	cvt.u32.u16	%r1798, %rs1108;
	cvt.s32.s8 	%r1799, %r1798;
	cvt.u32.u16	%r1800, %rs1107;
	cvt.s32.s8 	%r1801, %r1800;
	cvt.u32.u16	%r1802, %rs1106;
	cvt.s32.s8 	%r1803, %r1802;
	mad.lo.s32 	%r1804, %r80, %r1803, %r1795;
	mad.lo.s32 	%r1805, %r81, %r1801, %r1804;
	mad.lo.s32 	%r1806, %r83, %r1799, %r1805;
	mad.lo.s32 	%r1807, %r84, %r1797, %r1806;
	ld.const.v4.u8 	{%rs1114, %rs1115, %rs1116, %rs1117}, [matrix+556];
	cvt.u32.u16	%r1808, %rs1117;
	cvt.s32.s8 	%r1809, %r1808;
	cvt.u32.u16	%r1810, %rs1116;
	cvt.s32.s8 	%r1811, %r1810;
	cvt.u32.u16	%r1812, %rs1115;
	cvt.s32.s8 	%r1813, %r1812;
	cvt.u32.u16	%r1814, %rs1114;
	cvt.s32.s8 	%r1815, %r1814;
	mad.lo.s32 	%r1816, %r86, %r1815, %r1807;
	mad.lo.s32 	%r1817, %r87, %r1813, %r1816;
	mad.lo.s32 	%r1818, %r88, %r1811, %r1817;
	mad.lo.s32 	%r1819, %r89, %r1809, %r1818;
	ld.const.v4.u8 	{%rs1122, %rs1123, %rs1124, %rs1125}, [matrix+560];
	cvt.u32.u16	%r1820, %rs1125;
	cvt.s32.s8 	%r1821, %r1820;
	cvt.u32.u16	%r1822, %rs1124;
	cvt.s32.s8 	%r1823, %r1822;
	cvt.u32.u16	%r1824, %rs1123;
	cvt.s32.s8 	%r1825, %r1824;
	cvt.u32.u16	%r1826, %rs1122;
	cvt.s32.s8 	%r1827, %r1826;
	mad.lo.s32 	%r1828, %r271, %r1827, %r1819;
	mad.lo.s32 	%r1829, %r91, %r1825, %r1828;
	mad.lo.s32 	%r1830, %r93, %r1823, %r1829;
	mad.lo.s32 	%r1831, %r94, %r1821, %r1830;
	ld.const.v4.u8 	{%rs1130, %rs1131, %rs1132, %rs1133}, [matrix+564];
	cvt.u32.u16	%r1832, %rs1133;
	cvt.s32.s8 	%r1833, %r1832;
	cvt.u32.u16	%r1834, %rs1132;
	cvt.s32.s8 	%r1835, %r1834;
	cvt.u32.u16	%r1836, %rs1131;
	cvt.s32.s8 	%r1837, %r1836;
	cvt.u32.u16	%r1838, %rs1130;
	cvt.s32.s8 	%r1839, %r1838;
	mad.lo.s32 	%r1840, %r96, %r1839, %r1831;
	mad.lo.s32 	%r1841, %r97, %r1837, %r1840;
	mad.lo.s32 	%r1842, %r99, %r1835, %r1841;
	mad.lo.s32 	%r1843, %r100, %r1833, %r1842;
	ld.const.v4.u8 	{%rs1138, %rs1139, %rs1140, %rs1141}, [matrix+568];
	cvt.u32.u16	%r1844, %rs1141;
	cvt.s32.s8 	%r1845, %r1844;
	cvt.u32.u16	%r1846, %rs1140;
	cvt.s32.s8 	%r1847, %r1846;
	cvt.u32.u16	%r1848, %rs1139;
	cvt.s32.s8 	%r1849, %r1848;
	cvt.u32.u16	%r1850, %rs1138;
	cvt.s32.s8 	%r1851, %r1850;
	mad.lo.s32 	%r1852, %r103, %r1851, %r1843;
	mad.lo.s32 	%r1853, %r104, %r1849, %r1852;
	mad.lo.s32 	%r1854, %r107, %r1847, %r1853;
	mad.lo.s32 	%r1855, %r108, %r1845, %r1854;
	ld.const.v4.u8 	{%rs1146, %rs1147, %rs1148, %rs1149}, [matrix+572];
	cvt.u32.u16	%r1856, %rs1149;
	cvt.s32.s8 	%r1857, %r1856;
	cvt.u32.u16	%r1858, %rs1148;
	cvt.s32.s8 	%r1859, %r1858;
	cvt.u32.u16	%r1860, %rs1147;
	cvt.s32.s8 	%r1861, %r1860;
	cvt.u32.u16	%r1862, %rs1146;
	cvt.s32.s8 	%r1863, %r1862;
	mad.lo.s32 	%r1864, %r111, %r1863, %r1855;
	mad.lo.s32 	%r1865, %r112, %r1861, %r1864;
	mad.lo.s32 	%r1866, %r114, %r1859, %r1865;
	mad.lo.s32 	%r1867, %r115, %r1857, %r1866;
	ld.const.v4.u8 	{%rs1154, %rs1155, %rs1156, %rs1157}, [matrix+576];
	cvt.u32.u16	%r1868, %rs1157;
	cvt.s32.s8 	%r1869, %r1868;
	cvt.u32.u16	%r1870, %rs1156;
	cvt.s32.s8 	%r1871, %r1870;
	cvt.u32.u16	%r1872, %rs1154;
	cvt.s32.s8 	%r1873, %r1872;
	cvt.u32.u16	%r1874, %rs1155;
	cvt.s32.s8 	%r1875, %r1874;
	mul.lo.s32 	%r1876, %r34, %r1875;
	mad.lo.s32 	%r1877, %r124, %r1873, %r1876;
	mad.lo.s32 	%r1878, %r35, %r1871, %r1877;
	mad.lo.s32 	%r1879, %r36, %r1869, %r1878;
	ld.const.v4.u8 	{%rs1162, %rs1163, %rs1164, %rs1165}, [matrix+580];
	cvt.u32.u16	%r1880, %rs1165;
	cvt.s32.s8 	%r1881, %r1880;
	cvt.u32.u16	%r1882, %rs1164;
	cvt.s32.s8 	%r1883, %r1882;
	cvt.u32.u16	%r1884, %rs1163;
	cvt.s32.s8 	%r1885, %r1884;
	cvt.u32.u16	%r1886, %rs1162;
	cvt.s32.s8 	%r1887, %r1886;
	mad.lo.s32 	%r1888, %r37, %r1887, %r1879;
	mad.lo.s32 	%r1889, %r38, %r1885, %r1888;
	mad.lo.s32 	%r1890, %r39, %r1883, %r1889;
	mad.lo.s32 	%r1891, %r40, %r1881, %r1890;
	ld.const.v4.u8 	{%rs1170, %rs1171, %rs1172, %rs1173}, [matrix+584];
	cvt.u32.u16	%r1892, %rs1173;
	cvt.s32.s8 	%r1893, %r1892;
	cvt.u32.u16	%r1894, %rs1172;
	cvt.s32.s8 	%r1895, %r1894;
	cvt.u32.u16	%r1896, %rs1171;
	cvt.s32.s8 	%r1897, %r1896;
	cvt.u32.u16	%r1898, %rs1170;
	cvt.s32.s8 	%r1899, %r1898;
	mad.lo.s32 	%r1900, %r42, %r1899, %r1891;
	mad.lo.s32 	%r1901, %r43, %r1897, %r1900;
	mad.lo.s32 	%r1902, %r45, %r1895, %r1901;
	mad.lo.s32 	%r1903, %r46, %r1893, %r1902;
	ld.const.v4.u8 	{%rs1178, %rs1179, %rs1180, %rs1181}, [matrix+588];
	cvt.u32.u16	%r1904, %rs1181;
	cvt.s32.s8 	%r1905, %r1904;
	cvt.u32.u16	%r1906, %rs1180;
	cvt.s32.s8 	%r1907, %r1906;
	cvt.u32.u16	%r1908, %rs1179;
	cvt.s32.s8 	%r1909, %r1908;
	cvt.u32.u16	%r1910, %rs1178;
	cvt.s32.s8 	%r1911, %r1910;
	mad.lo.s32 	%r1912, %r48, %r1911, %r1903;
	mad.lo.s32 	%r1913, %r49, %r1909, %r1912;
	mad.lo.s32 	%r1914, %r50, %r1907, %r1913;
	mad.lo.s32 	%r1915, %r51, %r1905, %r1914;
	ld.const.v4.u8 	{%rs1186, %rs1187, %rs1188, %rs1189}, [matrix+592];
	cvt.u32.u16	%r1916, %rs1189;
	cvt.s32.s8 	%r1917, %r1916;
	cvt.u32.u16	%r1918, %rs1188;
	cvt.s32.s8 	%r1919, %r1918;
	cvt.u32.u16	%r1920, %rs1187;
	cvt.s32.s8 	%r1921, %r1920;
	cvt.u32.u16	%r1922, %rs1186;
	cvt.s32.s8 	%r1923, %r1922;
	mad.lo.s32 	%r1924, %r173, %r1923, %r1915;
	mad.lo.s32 	%r1925, %r53, %r1921, %r1924;
	mad.lo.s32 	%r1926, %r54, %r1919, %r1925;
	mad.lo.s32 	%r1927, %r55, %r1917, %r1926;
	ld.const.v4.u8 	{%rs1194, %rs1195, %rs1196, %rs1197}, [matrix+596];
	cvt.u32.u16	%r1928, %rs1197;
	cvt.s32.s8 	%r1929, %r1928;
	cvt.u32.u16	%r1930, %rs1196;
	cvt.s32.s8 	%r1931, %r1930;
	cvt.u32.u16	%r1932, %rs1195;
	cvt.s32.s8 	%r1933, %r1932;
	cvt.u32.u16	%r1934, %rs1194;
	cvt.s32.s8 	%r1935, %r1934;
	mad.lo.s32 	%r1936, %r56, %r1935, %r1927;
	mad.lo.s32 	%r1937, %r57, %r1933, %r1936;
	mad.lo.s32 	%r1938, %r58, %r1931, %r1937;
	mad.lo.s32 	%r1939, %r59, %r1929, %r1938;
	ld.const.v4.u8 	{%rs1202, %rs1203, %rs1204, %rs1205}, [matrix+600];
	cvt.u32.u16	%r1940, %rs1205;
	cvt.s32.s8 	%r1941, %r1940;
	cvt.u32.u16	%r1942, %rs1204;
	cvt.s32.s8 	%r1943, %r1942;
	cvt.u32.u16	%r1944, %rs1203;
	cvt.s32.s8 	%r1945, %r1944;
	cvt.u32.u16	%r1946, %rs1202;
	cvt.s32.s8 	%r1947, %r1946;
	mad.lo.s32 	%r1948, %r61, %r1947, %r1939;
	mad.lo.s32 	%r1949, %r62, %r1945, %r1948;
	mad.lo.s32 	%r1950, %r64, %r1943, %r1949;
	mad.lo.s32 	%r1951, %r65, %r1941, %r1950;
	ld.const.v4.u8 	{%rs1210, %rs1211, %rs1212, %rs1213}, [matrix+604];
	cvt.u32.u16	%r1952, %rs1213;
	cvt.s32.s8 	%r1953, %r1952;
	cvt.u32.u16	%r1954, %rs1212;
	cvt.s32.s8 	%r1955, %r1954;
	cvt.u32.u16	%r1956, %rs1211;
	cvt.s32.s8 	%r1957, %r1956;
	cvt.u32.u16	%r1958, %rs1210;
	cvt.s32.s8 	%r1959, %r1958;
	mad.lo.s32 	%r1960, %r67, %r1959, %r1951;
	mad.lo.s32 	%r1961, %r68, %r1957, %r1960;
	mad.lo.s32 	%r1962, %r69, %r1955, %r1961;
	mad.lo.s32 	%r1963, %r70, %r1953, %r1962;
	ld.const.v4.u8 	{%rs1218, %rs1219, %rs1220, %rs1221}, [matrix+608];
	cvt.u32.u16	%r1964, %rs1221;
	cvt.s32.s8 	%r1965, %r1964;
	cvt.u32.u16	%r1966, %rs1220;
	cvt.s32.s8 	%r1967, %r1966;
	cvt.u32.u16	%r1968, %rs1219;
	cvt.s32.s8 	%r1969, %r1968;
	cvt.u32.u16	%r1970, %rs1218;
	cvt.s32.s8 	%r1971, %r1970;
	mad.lo.s32 	%r1972, %r222, %r1971, %r1963;
	mad.lo.s32 	%r1973, %r72, %r1969, %r1972;
	mad.lo.s32 	%r1974, %r73, %r1967, %r1973;
	mad.lo.s32 	%r1975, %r74, %r1965, %r1974;
	ld.const.v4.u8 	{%rs1226, %rs1227, %rs1228, %rs1229}, [matrix+612];
	cvt.u32.u16	%r1976, %rs1229;
	cvt.s32.s8 	%r1977, %r1976;
	cvt.u32.u16	%r1978, %rs1228;
	cvt.s32.s8 	%r1979, %r1978;
	cvt.u32.u16	%r1980, %rs1227;
	cvt.s32.s8 	%r1981, %r1980;
	cvt.u32.u16	%r1982, %rs1226;
	cvt.s32.s8 	%r1983, %r1982;
	mad.lo.s32 	%r1984, %r75, %r1983, %r1975;
	mad.lo.s32 	%r1985, %r76, %r1981, %r1984;
	mad.lo.s32 	%r1986, %r77, %r1979, %r1985;
	mad.lo.s32 	%r1987, %r78, %r1977, %r1986;
	ld.const.v4.u8 	{%rs1234, %rs1235, %rs1236, %rs1237}, [matrix+616];
	cvt.u32.u16	%r1988, %rs1237;
	cvt.s32.s8 	%r1989, %r1988;
	cvt.u32.u16	%r1990, %rs1236;
	cvt.s32.s8 	%r1991, %r1990;
	cvt.u32.u16	%r1992, %rs1235;
	cvt.s32.s8 	%r1993, %r1992;
	cvt.u32.u16	%r1994, %rs1234;
	cvt.s32.s8 	%r1995, %r1994;
	mad.lo.s32 	%r1996, %r80, %r1995, %r1987;
	mad.lo.s32 	%r1997, %r81, %r1993, %r1996;
	mad.lo.s32 	%r1998, %r83, %r1991, %r1997;
	mad.lo.s32 	%r1999, %r84, %r1989, %r1998;
	ld.const.v4.u8 	{%rs1242, %rs1243, %rs1244, %rs1245}, [matrix+620];
	cvt.u32.u16	%r2000, %rs1245;
	cvt.s32.s8 	%r2001, %r2000;
	cvt.u32.u16	%r2002, %rs1244;
	cvt.s32.s8 	%r2003, %r2002;
	cvt.u32.u16	%r2004, %rs1243;
	cvt.s32.s8 	%r2005, %r2004;
	cvt.u32.u16	%r2006, %rs1242;
	cvt.s32.s8 	%r2007, %r2006;
	mad.lo.s32 	%r2008, %r86, %r2007, %r1999;
	mad.lo.s32 	%r2009, %r87, %r2005, %r2008;
	mad.lo.s32 	%r2010, %r88, %r2003, %r2009;
	mad.lo.s32 	%r2011, %r89, %r2001, %r2010;
	ld.const.v4.u8 	{%rs1250, %rs1251, %rs1252, %rs1253}, [matrix+624];
	cvt.u32.u16	%r2012, %rs1253;
	cvt.s32.s8 	%r2013, %r2012;
	cvt.u32.u16	%r2014, %rs1252;
	cvt.s32.s8 	%r2015, %r2014;
	cvt.u32.u16	%r2016, %rs1251;
	cvt.s32.s8 	%r2017, %r2016;
	cvt.u32.u16	%r2018, %rs1250;
	cvt.s32.s8 	%r2019, %r2018;
	mad.lo.s32 	%r2020, %r271, %r2019, %r2011;
	mad.lo.s32 	%r2021, %r91, %r2017, %r2020;
	mad.lo.s32 	%r2022, %r93, %r2015, %r2021;
	mad.lo.s32 	%r2023, %r94, %r2013, %r2022;
	ld.const.v4.u8 	{%rs1258, %rs1259, %rs1260, %rs1261}, [matrix+628];
	cvt.u32.u16	%r2024, %rs1261;
	cvt.s32.s8 	%r2025, %r2024;
	cvt.u32.u16	%r2026, %rs1260;
	cvt.s32.s8 	%r2027, %r2026;
	cvt.u32.u16	%r2028, %rs1259;
	cvt.s32.s8 	%r2029, %r2028;
	cvt.u32.u16	%r2030, %rs1258;
	cvt.s32.s8 	%r2031, %r2030;
	mad.lo.s32 	%r2032, %r96, %r2031, %r2023;
	mad.lo.s32 	%r2033, %r97, %r2029, %r2032;
	mad.lo.s32 	%r2034, %r99, %r2027, %r2033;
	mad.lo.s32 	%r2035, %r100, %r2025, %r2034;
	ld.const.v4.u8 	{%rs1266, %rs1267, %rs1268, %rs1269}, [matrix+632];
	cvt.u32.u16	%r2036, %rs1269;
	cvt.s32.s8 	%r2037, %r2036;
	cvt.u32.u16	%r2038, %rs1268;
	cvt.s32.s8 	%r2039, %r2038;
	cvt.u32.u16	%r2040, %rs1267;
	cvt.s32.s8 	%r2041, %r2040;
	cvt.u32.u16	%r2042, %rs1266;
	cvt.s32.s8 	%r2043, %r2042;
	mad.lo.s32 	%r2044, %r103, %r2043, %r2035;
	mad.lo.s32 	%r2045, %r104, %r2041, %r2044;
	mad.lo.s32 	%r2046, %r107, %r2039, %r2045;
	mad.lo.s32 	%r2047, %r108, %r2037, %r2046;
	ld.const.v4.u8 	{%rs1274, %rs1275, %rs1276, %rs1277}, [matrix+636];
	cvt.u32.u16	%r2048, %rs1277;
	cvt.s32.s8 	%r2049, %r2048;
	cvt.u32.u16	%r2050, %rs1276;
	cvt.s32.s8 	%r2051, %r2050;
	cvt.u32.u16	%r2052, %rs1275;
	cvt.s32.s8 	%r2053, %r2052;
	cvt.u32.u16	%r2054, %rs1274;
	cvt.s32.s8 	%r2055, %r2054;
	mad.lo.s32 	%r2056, %r111, %r2055, %r2047;
	mad.lo.s32 	%r2057, %r112, %r2053, %r2056;
	mad.lo.s32 	%r2058, %r114, %r2051, %r2057;
	mad.lo.s32 	%r2059, %r115, %r2049, %r2058;
	shr.u32 	%r2060, %r1867, 6;
	and.b32  	%r2061, %r2060, 240;
	shr.u32 	%r2062, %r2059, 10;
	or.b32  	%r2063, %r2062, %r2061;
	xor.b32  	%r2064, %r15, %r2063;
	cvt.u64.u32	%rd384, %r2064;
	ld.const.v4.u8 	{%rs1282, %rs1283, %rs1284, %rs1285}, [matrix+640];
	cvt.u32.u16	%r2065, %rs1285;
	cvt.s32.s8 	%r2066, %r2065;
	cvt.u32.u16	%r2067, %rs1284;
	cvt.s32.s8 	%r2068, %r2067;
	cvt.u32.u16	%r2069, %rs1282;
	cvt.s32.s8 	%r2070, %r2069;
	cvt.u32.u16	%r2071, %rs1283;
	cvt.s32.s8 	%r2072, %r2071;
	mul.lo.s32 	%r2073, %r34, %r2072;
	mad.lo.s32 	%r2074, %r124, %r2070, %r2073;
	mad.lo.s32 	%r2075, %r35, %r2068, %r2074;
	mad.lo.s32 	%r2076, %r36, %r2066, %r2075;
	ld.const.v4.u8 	{%rs1290, %rs1291, %rs1292, %rs1293}, [matrix+644];
	cvt.u32.u16	%r2077, %rs1293;
	cvt.s32.s8 	%r2078, %r2077;
	cvt.u32.u16	%r2079, %rs1292;
	cvt.s32.s8 	%r2080, %r2079;
	cvt.u32.u16	%r2081, %rs1291;
	cvt.s32.s8 	%r2082, %r2081;
	cvt.u32.u16	%r2083, %rs1290;
	cvt.s32.s8 	%r2084, %r2083;
	mad.lo.s32 	%r2085, %r37, %r2084, %r2076;
	mad.lo.s32 	%r2086, %r38, %r2082, %r2085;
	mad.lo.s32 	%r2087, %r39, %r2080, %r2086;
	mad.lo.s32 	%r2088, %r40, %r2078, %r2087;
	ld.const.v4.u8 	{%rs1298, %rs1299, %rs1300, %rs1301}, [matrix+648];
	cvt.u32.u16	%r2089, %rs1301;
	cvt.s32.s8 	%r2090, %r2089;
	cvt.u32.u16	%r2091, %rs1300;
	cvt.s32.s8 	%r2092, %r2091;
	cvt.u32.u16	%r2093, %rs1299;
	cvt.s32.s8 	%r2094, %r2093;
	cvt.u32.u16	%r2095, %rs1298;
	cvt.s32.s8 	%r2096, %r2095;
	mad.lo.s32 	%r2097, %r42, %r2096, %r2088;
	mad.lo.s32 	%r2098, %r43, %r2094, %r2097;
	mad.lo.s32 	%r2099, %r45, %r2092, %r2098;
	mad.lo.s32 	%r2100, %r46, %r2090, %r2099;
	ld.const.v4.u8 	{%rs1306, %rs1307, %rs1308, %rs1309}, [matrix+652];
	cvt.u32.u16	%r2101, %rs1309;
	cvt.s32.s8 	%r2102, %r2101;
	cvt.u32.u16	%r2103, %rs1308;
	cvt.s32.s8 	%r2104, %r2103;
	cvt.u32.u16	%r2105, %rs1307;
	cvt.s32.s8 	%r2106, %r2105;
	cvt.u32.u16	%r2107, %rs1306;
	cvt.s32.s8 	%r2108, %r2107;
	mad.lo.s32 	%r2109, %r48, %r2108, %r2100;
	mad.lo.s32 	%r2110, %r49, %r2106, %r2109;
	mad.lo.s32 	%r2111, %r50, %r2104, %r2110;
	mad.lo.s32 	%r2112, %r51, %r2102, %r2111;
	ld.const.v4.u8 	{%rs1314, %rs1315, %rs1316, %rs1317}, [matrix+656];
	cvt.u32.u16	%r2113, %rs1317;
	cvt.s32.s8 	%r2114, %r2113;
	cvt.u32.u16	%r2115, %rs1316;
	cvt.s32.s8 	%r2116, %r2115;
	cvt.u32.u16	%r2117, %rs1315;
	cvt.s32.s8 	%r2118, %r2117;
	cvt.u32.u16	%r2119, %rs1314;
	cvt.s32.s8 	%r2120, %r2119;
	mad.lo.s32 	%r2121, %r173, %r2120, %r2112;
	mad.lo.s32 	%r2122, %r53, %r2118, %r2121;
	mad.lo.s32 	%r2123, %r54, %r2116, %r2122;
	mad.lo.s32 	%r2124, %r55, %r2114, %r2123;
	ld.const.v4.u8 	{%rs1322, %rs1323, %rs1324, %rs1325}, [matrix+660];
	cvt.u32.u16	%r2125, %rs1325;
	cvt.s32.s8 	%r2126, %r2125;
	cvt.u32.u16	%r2127, %rs1324;
	cvt.s32.s8 	%r2128, %r2127;
	cvt.u32.u16	%r2129, %rs1323;
	cvt.s32.s8 	%r2130, %r2129;
	cvt.u32.u16	%r2131, %rs1322;
	cvt.s32.s8 	%r2132, %r2131;
	mad.lo.s32 	%r2133, %r56, %r2132, %r2124;
	mad.lo.s32 	%r2134, %r57, %r2130, %r2133;
	mad.lo.s32 	%r2135, %r58, %r2128, %r2134;
	mad.lo.s32 	%r2136, %r59, %r2126, %r2135;
	ld.const.v4.u8 	{%rs1330, %rs1331, %rs1332, %rs1333}, [matrix+664];
	cvt.u32.u16	%r2137, %rs1333;
	cvt.s32.s8 	%r2138, %r2137;
	cvt.u32.u16	%r2139, %rs1332;
	cvt.s32.s8 	%r2140, %r2139;
	cvt.u32.u16	%r2141, %rs1331;
	cvt.s32.s8 	%r2142, %r2141;
	cvt.u32.u16	%r2143, %rs1330;
	cvt.s32.s8 	%r2144, %r2143;
	mad.lo.s32 	%r2145, %r61, %r2144, %r2136;
	mad.lo.s32 	%r2146, %r62, %r2142, %r2145;
	mad.lo.s32 	%r2147, %r64, %r2140, %r2146;
	mad.lo.s32 	%r2148, %r65, %r2138, %r2147;
	ld.const.v4.u8 	{%rs1338, %rs1339, %rs1340, %rs1341}, [matrix+668];
	cvt.u32.u16	%r2149, %rs1341;
	cvt.s32.s8 	%r2150, %r2149;
	cvt.u32.u16	%r2151, %rs1340;
	cvt.s32.s8 	%r2152, %r2151;
	cvt.u32.u16	%r2153, %rs1339;
	cvt.s32.s8 	%r2154, %r2153;
	cvt.u32.u16	%r2155, %rs1338;
	cvt.s32.s8 	%r2156, %r2155;
	mad.lo.s32 	%r2157, %r67, %r2156, %r2148;
	mad.lo.s32 	%r2158, %r68, %r2154, %r2157;
	mad.lo.s32 	%r2159, %r69, %r2152, %r2158;
	mad.lo.s32 	%r2160, %r70, %r2150, %r2159;
	ld.const.v4.u8 	{%rs1346, %rs1347, %rs1348, %rs1349}, [matrix+672];
	cvt.u32.u16	%r2161, %rs1349;
	cvt.s32.s8 	%r2162, %r2161;
	cvt.u32.u16	%r2163, %rs1348;
	cvt.s32.s8 	%r2164, %r2163;
	cvt.u32.u16	%r2165, %rs1347;
	cvt.s32.s8 	%r2166, %r2165;
	cvt.u32.u16	%r2167, %rs1346;
	cvt.s32.s8 	%r2168, %r2167;
	mad.lo.s32 	%r2169, %r222, %r2168, %r2160;
	mad.lo.s32 	%r2170, %r72, %r2166, %r2169;
	mad.lo.s32 	%r2171, %r73, %r2164, %r2170;
	mad.lo.s32 	%r2172, %r74, %r2162, %r2171;
	ld.const.v4.u8 	{%rs1354, %rs1355, %rs1356, %rs1357}, [matrix+676];
	cvt.u32.u16	%r2173, %rs1357;
	cvt.s32.s8 	%r2174, %r2173;
	cvt.u32.u16	%r2175, %rs1356;
	cvt.s32.s8 	%r2176, %r2175;
	cvt.u32.u16	%r2177, %rs1355;
	cvt.s32.s8 	%r2178, %r2177;
	cvt.u32.u16	%r2179, %rs1354;
	cvt.s32.s8 	%r2180, %r2179;
	mad.lo.s32 	%r2181, %r75, %r2180, %r2172;
	mad.lo.s32 	%r2182, %r76, %r2178, %r2181;
	mad.lo.s32 	%r2183, %r77, %r2176, %r2182;
	mad.lo.s32 	%r2184, %r78, %r2174, %r2183;
	ld.const.v4.u8 	{%rs1362, %rs1363, %rs1364, %rs1365}, [matrix+680];
	cvt.u32.u16	%r2185, %rs1365;
	cvt.s32.s8 	%r2186, %r2185;
	cvt.u32.u16	%r2187, %rs1364;
	cvt.s32.s8 	%r2188, %r2187;
	cvt.u32.u16	%r2189, %rs1363;
	cvt.s32.s8 	%r2190, %r2189;
	cvt.u32.u16	%r2191, %rs1362;
	cvt.s32.s8 	%r2192, %r2191;
	mad.lo.s32 	%r2193, %r80, %r2192, %r2184;
	mad.lo.s32 	%r2194, %r81, %r2190, %r2193;
	mad.lo.s32 	%r2195, %r83, %r2188, %r2194;
	mad.lo.s32 	%r2196, %r84, %r2186, %r2195;
	ld.const.v4.u8 	{%rs1370, %rs1371, %rs1372, %rs1373}, [matrix+684];
	cvt.u32.u16	%r2197, %rs1373;
	cvt.s32.s8 	%r2198, %r2197;
	cvt.u32.u16	%r2199, %rs1372;
	cvt.s32.s8 	%r2200, %r2199;
	cvt.u32.u16	%r2201, %rs1371;
	cvt.s32.s8 	%r2202, %r2201;
	cvt.u32.u16	%r2203, %rs1370;
	cvt.s32.s8 	%r2204, %r2203;
	mad.lo.s32 	%r2205, %r86, %r2204, %r2196;
	mad.lo.s32 	%r2206, %r87, %r2202, %r2205;
	mad.lo.s32 	%r2207, %r88, %r2200, %r2206;
	mad.lo.s32 	%r2208, %r89, %r2198, %r2207;
	ld.const.v4.u8 	{%rs1378, %rs1379, %rs1380, %rs1381}, [matrix+688];
	cvt.u32.u16	%r2209, %rs1381;
	cvt.s32.s8 	%r2210, %r2209;
	cvt.u32.u16	%r2211, %rs1380;
	cvt.s32.s8 	%r2212, %r2211;
	cvt.u32.u16	%r2213, %rs1379;
	cvt.s32.s8 	%r2214, %r2213;
	cvt.u32.u16	%r2215, %rs1378;
	cvt.s32.s8 	%r2216, %r2215;
	mad.lo.s32 	%r2217, %r271, %r2216, %r2208;
	mad.lo.s32 	%r2218, %r91, %r2214, %r2217;
	mad.lo.s32 	%r2219, %r93, %r2212, %r2218;
	mad.lo.s32 	%r2220, %r94, %r2210, %r2219;
	ld.const.v4.u8 	{%rs1386, %rs1387, %rs1388, %rs1389}, [matrix+692];
	cvt.u32.u16	%r2221, %rs1389;
	cvt.s32.s8 	%r2222, %r2221;
	cvt.u32.u16	%r2223, %rs1388;
	cvt.s32.s8 	%r2224, %r2223;
	cvt.u32.u16	%r2225, %rs1387;
	cvt.s32.s8 	%r2226, %r2225;
	cvt.u32.u16	%r2227, %rs1386;
	cvt.s32.s8 	%r2228, %r2227;
	mad.lo.s32 	%r2229, %r96, %r2228, %r2220;
	mad.lo.s32 	%r2230, %r97, %r2226, %r2229;
	mad.lo.s32 	%r2231, %r99, %r2224, %r2230;
	mad.lo.s32 	%r2232, %r100, %r2222, %r2231;
	ld.const.v4.u8 	{%rs1394, %rs1395, %rs1396, %rs1397}, [matrix+696];
	cvt.u32.u16	%r2233, %rs1397;
	cvt.s32.s8 	%r2234, %r2233;
	cvt.u32.u16	%r2235, %rs1396;
	cvt.s32.s8 	%r2236, %r2235;
	cvt.u32.u16	%r2237, %rs1395;
	cvt.s32.s8 	%r2238, %r2237;
	cvt.u32.u16	%r2239, %rs1394;
	cvt.s32.s8 	%r2240, %r2239;
	mad.lo.s32 	%r2241, %r103, %r2240, %r2232;
	mad.lo.s32 	%r2242, %r104, %r2238, %r2241;
	mad.lo.s32 	%r2243, %r107, %r2236, %r2242;
	mad.lo.s32 	%r2244, %r108, %r2234, %r2243;
	ld.const.v4.u8 	{%rs1402, %rs1403, %rs1404, %rs1405}, [matrix+700];
	cvt.u32.u16	%r2245, %rs1405;
	cvt.s32.s8 	%r2246, %r2245;
	cvt.u32.u16	%r2247, %rs1404;
	cvt.s32.s8 	%r2248, %r2247;
	cvt.u32.u16	%r2249, %rs1403;
	cvt.s32.s8 	%r2250, %r2249;
	cvt.u32.u16	%r2251, %rs1402;
	cvt.s32.s8 	%r2252, %r2251;
	mad.lo.s32 	%r2253, %r111, %r2252, %r2244;
	mad.lo.s32 	%r2254, %r112, %r2250, %r2253;
	mad.lo.s32 	%r2255, %r114, %r2248, %r2254;
	mad.lo.s32 	%r2256, %r115, %r2246, %r2255;
	ld.const.v4.u8 	{%rs1410, %rs1411, %rs1412, %rs1413}, [matrix+704];
	cvt.u32.u16	%r2257, %rs1413;
	cvt.s32.s8 	%r2258, %r2257;
	cvt.u32.u16	%r2259, %rs1412;
	cvt.s32.s8 	%r2260, %r2259;
	cvt.u32.u16	%r2261, %rs1410;
	cvt.s32.s8 	%r2262, %r2261;
	cvt.u32.u16	%r2263, %rs1411;
	cvt.s32.s8 	%r2264, %r2263;
	mul.lo.s32 	%r2265, %r34, %r2264;
	mad.lo.s32 	%r2266, %r124, %r2262, %r2265;
	mad.lo.s32 	%r2267, %r35, %r2260, %r2266;
	mad.lo.s32 	%r2268, %r36, %r2258, %r2267;
	ld.const.v4.u8 	{%rs1418, %rs1419, %rs1420, %rs1421}, [matrix+708];
	cvt.u32.u16	%r2269, %rs1421;
	cvt.s32.s8 	%r2270, %r2269;
	cvt.u32.u16	%r2271, %rs1420;
	cvt.s32.s8 	%r2272, %r2271;
	cvt.u32.u16	%r2273, %rs1419;
	cvt.s32.s8 	%r2274, %r2273;
	cvt.u32.u16	%r2275, %rs1418;
	cvt.s32.s8 	%r2276, %r2275;
	mad.lo.s32 	%r2277, %r37, %r2276, %r2268;
	mad.lo.s32 	%r2278, %r38, %r2274, %r2277;
	mad.lo.s32 	%r2279, %r39, %r2272, %r2278;
	mad.lo.s32 	%r2280, %r40, %r2270, %r2279;
	ld.const.v4.u8 	{%rs1426, %rs1427, %rs1428, %rs1429}, [matrix+712];
	cvt.u32.u16	%r2281, %rs1429;
	cvt.s32.s8 	%r2282, %r2281;
	cvt.u32.u16	%r2283, %rs1428;
	cvt.s32.s8 	%r2284, %r2283;
	cvt.u32.u16	%r2285, %rs1427;
	cvt.s32.s8 	%r2286, %r2285;
	cvt.u32.u16	%r2287, %rs1426;
	cvt.s32.s8 	%r2288, %r2287;
	mad.lo.s32 	%r2289, %r42, %r2288, %r2280;
	mad.lo.s32 	%r2290, %r43, %r2286, %r2289;
	mad.lo.s32 	%r2291, %r45, %r2284, %r2290;
	mad.lo.s32 	%r2292, %r46, %r2282, %r2291;
	ld.const.v4.u8 	{%rs1434, %rs1435, %rs1436, %rs1437}, [matrix+716];
	cvt.u32.u16	%r2293, %rs1437;
	cvt.s32.s8 	%r2294, %r2293;
	cvt.u32.u16	%r2295, %rs1436;
	cvt.s32.s8 	%r2296, %r2295;
	cvt.u32.u16	%r2297, %rs1435;
	cvt.s32.s8 	%r2298, %r2297;
	cvt.u32.u16	%r2299, %rs1434;
	cvt.s32.s8 	%r2300, %r2299;
	mad.lo.s32 	%r2301, %r48, %r2300, %r2292;
	mad.lo.s32 	%r2302, %r49, %r2298, %r2301;
	mad.lo.s32 	%r2303, %r50, %r2296, %r2302;
	mad.lo.s32 	%r2304, %r51, %r2294, %r2303;
	ld.const.v4.u8 	{%rs1442, %rs1443, %rs1444, %rs1445}, [matrix+720];
	cvt.u32.u16	%r2305, %rs1445;
	cvt.s32.s8 	%r2306, %r2305;
	cvt.u32.u16	%r2307, %rs1444;
	cvt.s32.s8 	%r2308, %r2307;
	cvt.u32.u16	%r2309, %rs1443;
	cvt.s32.s8 	%r2310, %r2309;
	cvt.u32.u16	%r2311, %rs1442;
	cvt.s32.s8 	%r2312, %r2311;
	mad.lo.s32 	%r2313, %r173, %r2312, %r2304;
	mad.lo.s32 	%r2314, %r53, %r2310, %r2313;
	mad.lo.s32 	%r2315, %r54, %r2308, %r2314;
	mad.lo.s32 	%r2316, %r55, %r2306, %r2315;
	ld.const.v4.u8 	{%rs1450, %rs1451, %rs1452, %rs1453}, [matrix+724];
	cvt.u32.u16	%r2317, %rs1453;
	cvt.s32.s8 	%r2318, %r2317;
	cvt.u32.u16	%r2319, %rs1452;
	cvt.s32.s8 	%r2320, %r2319;
	cvt.u32.u16	%r2321, %rs1451;
	cvt.s32.s8 	%r2322, %r2321;
	cvt.u32.u16	%r2323, %rs1450;
	cvt.s32.s8 	%r2324, %r2323;
	mad.lo.s32 	%r2325, %r56, %r2324, %r2316;
	mad.lo.s32 	%r2326, %r57, %r2322, %r2325;
	mad.lo.s32 	%r2327, %r58, %r2320, %r2326;
	mad.lo.s32 	%r2328, %r59, %r2318, %r2327;
	ld.const.v4.u8 	{%rs1458, %rs1459, %rs1460, %rs1461}, [matrix+728];
	cvt.u32.u16	%r2329, %rs1461;
	cvt.s32.s8 	%r2330, %r2329;
	cvt.u32.u16	%r2331, %rs1460;
	cvt.s32.s8 	%r2332, %r2331;
	cvt.u32.u16	%r2333, %rs1459;
	cvt.s32.s8 	%r2334, %r2333;
	cvt.u32.u16	%r2335, %rs1458;
	cvt.s32.s8 	%r2336, %r2335;
	mad.lo.s32 	%r2337, %r61, %r2336, %r2328;
	mad.lo.s32 	%r2338, %r62, %r2334, %r2337;
	mad.lo.s32 	%r2339, %r64, %r2332, %r2338;
	mad.lo.s32 	%r2340, %r65, %r2330, %r2339;
	ld.const.v4.u8 	{%rs1466, %rs1467, %rs1468, %rs1469}, [matrix+732];
	cvt.u32.u16	%r2341, %rs1469;
	cvt.s32.s8 	%r2342, %r2341;
	cvt.u32.u16	%r2343, %rs1468;
	cvt.s32.s8 	%r2344, %r2343;
	cvt.u32.u16	%r2345, %rs1467;
	cvt.s32.s8 	%r2346, %r2345;
	cvt.u32.u16	%r2347, %rs1466;
	cvt.s32.s8 	%r2348, %r2347;
	mad.lo.s32 	%r2349, %r67, %r2348, %r2340;
	mad.lo.s32 	%r2350, %r68, %r2346, %r2349;
	mad.lo.s32 	%r2351, %r69, %r2344, %r2350;
	mad.lo.s32 	%r2352, %r70, %r2342, %r2351;
	ld.const.v4.u8 	{%rs1474, %rs1475, %rs1476, %rs1477}, [matrix+736];
	cvt.u32.u16	%r2353, %rs1477;
	cvt.s32.s8 	%r2354, %r2353;
	cvt.u32.u16	%r2355, %rs1476;
	cvt.s32.s8 	%r2356, %r2355;
	cvt.u32.u16	%r2357, %rs1475;
	cvt.s32.s8 	%r2358, %r2357;
	cvt.u32.u16	%r2359, %rs1474;
	cvt.s32.s8 	%r2360, %r2359;
	mad.lo.s32 	%r2361, %r222, %r2360, %r2352;
	mad.lo.s32 	%r2362, %r72, %r2358, %r2361;
	mad.lo.s32 	%r2363, %r73, %r2356, %r2362;
	mad.lo.s32 	%r2364, %r74, %r2354, %r2363;
	ld.const.v4.u8 	{%rs1482, %rs1483, %rs1484, %rs1485}, [matrix+740];
	cvt.u32.u16	%r2365, %rs1485;
	cvt.s32.s8 	%r2366, %r2365;
	cvt.u32.u16	%r2367, %rs1484;
	cvt.s32.s8 	%r2368, %r2367;
	cvt.u32.u16	%r2369, %rs1483;
	cvt.s32.s8 	%r2370, %r2369;
	cvt.u32.u16	%r2371, %rs1482;
	cvt.s32.s8 	%r2372, %r2371;
	mad.lo.s32 	%r2373, %r75, %r2372, %r2364;
	mad.lo.s32 	%r2374, %r76, %r2370, %r2373;
	mad.lo.s32 	%r2375, %r77, %r2368, %r2374;
	mad.lo.s32 	%r2376, %r78, %r2366, %r2375;
	ld.const.v4.u8 	{%rs1490, %rs1491, %rs1492, %rs1493}, [matrix+744];
	cvt.u32.u16	%r2377, %rs1493;
	cvt.s32.s8 	%r2378, %r2377;
	cvt.u32.u16	%r2379, %rs1492;
	cvt.s32.s8 	%r2380, %r2379;
	cvt.u32.u16	%r2381, %rs1491;
	cvt.s32.s8 	%r2382, %r2381;
	cvt.u32.u16	%r2383, %rs1490;
	cvt.s32.s8 	%r2384, %r2383;
	mad.lo.s32 	%r2385, %r80, %r2384, %r2376;
	mad.lo.s32 	%r2386, %r81, %r2382, %r2385;
	mad.lo.s32 	%r2387, %r83, %r2380, %r2386;
	mad.lo.s32 	%r2388, %r84, %r2378, %r2387;
	ld.const.v4.u8 	{%rs1498, %rs1499, %rs1500, %rs1501}, [matrix+748];
	cvt.u32.u16	%r2389, %rs1501;
	cvt.s32.s8 	%r2390, %r2389;
	cvt.u32.u16	%r2391, %rs1500;
	cvt.s32.s8 	%r2392, %r2391;
	cvt.u32.u16	%r2393, %rs1499;
	cvt.s32.s8 	%r2394, %r2393;
	cvt.u32.u16	%r2395, %rs1498;
	cvt.s32.s8 	%r2396, %r2395;
	mad.lo.s32 	%r2397, %r86, %r2396, %r2388;
	mad.lo.s32 	%r2398, %r87, %r2394, %r2397;
	mad.lo.s32 	%r2399, %r88, %r2392, %r2398;
	mad.lo.s32 	%r2400, %r89, %r2390, %r2399;
	ld.const.v4.u8 	{%rs1506, %rs1507, %rs1508, %rs1509}, [matrix+752];
	cvt.u32.u16	%r2401, %rs1509;
	cvt.s32.s8 	%r2402, %r2401;
	cvt.u32.u16	%r2403, %rs1508;
	cvt.s32.s8 	%r2404, %r2403;
	cvt.u32.u16	%r2405, %rs1507;
	cvt.s32.s8 	%r2406, %r2405;
	cvt.u32.u16	%r2407, %rs1506;
	cvt.s32.s8 	%r2408, %r2407;
	mad.lo.s32 	%r2409, %r271, %r2408, %r2400;
	mad.lo.s32 	%r2410, %r91, %r2406, %r2409;
	mad.lo.s32 	%r2411, %r93, %r2404, %r2410;
	mad.lo.s32 	%r2412, %r94, %r2402, %r2411;
	ld.const.v4.u8 	{%rs1514, %rs1515, %rs1516, %rs1517}, [matrix+756];
	cvt.u32.u16	%r2413, %rs1517;
	cvt.s32.s8 	%r2414, %r2413;
	cvt.u32.u16	%r2415, %rs1516;
	cvt.s32.s8 	%r2416, %r2415;
	cvt.u32.u16	%r2417, %rs1515;
	cvt.s32.s8 	%r2418, %r2417;
	cvt.u32.u16	%r2419, %rs1514;
	cvt.s32.s8 	%r2420, %r2419;
	mad.lo.s32 	%r2421, %r96, %r2420, %r2412;
	mad.lo.s32 	%r2422, %r97, %r2418, %r2421;
	mad.lo.s32 	%r2423, %r99, %r2416, %r2422;
	mad.lo.s32 	%r2424, %r100, %r2414, %r2423;
	ld.const.v4.u8 	{%rs1522, %rs1523, %rs1524, %rs1525}, [matrix+760];
	cvt.u32.u16	%r2425, %rs1525;
	cvt.s32.s8 	%r2426, %r2425;
	cvt.u32.u16	%r2427, %rs1524;
	cvt.s32.s8 	%r2428, %r2427;
	cvt.u32.u16	%r2429, %rs1523;
	cvt.s32.s8 	%r2430, %r2429;
	cvt.u32.u16	%r2431, %rs1522;
	cvt.s32.s8 	%r2432, %r2431;
	mad.lo.s32 	%r2433, %r103, %r2432, %r2424;
	mad.lo.s32 	%r2434, %r104, %r2430, %r2433;
	mad.lo.s32 	%r2435, %r107, %r2428, %r2434;
	mad.lo.s32 	%r2436, %r108, %r2426, %r2435;
	ld.const.v4.u8 	{%rs1530, %rs1531, %rs1532, %rs1533}, [matrix+764];
	cvt.u32.u16	%r2437, %rs1533;
	cvt.s32.s8 	%r2438, %r2437;
	cvt.u32.u16	%r2439, %rs1532;
	cvt.s32.s8 	%r2440, %r2439;
	cvt.u32.u16	%r2441, %rs1531;
	cvt.s32.s8 	%r2442, %r2441;
	cvt.u32.u16	%r2443, %rs1530;
	cvt.s32.s8 	%r2444, %r2443;
	mad.lo.s32 	%r2445, %r111, %r2444, %r2436;
	mad.lo.s32 	%r2446, %r112, %r2442, %r2445;
	mad.lo.s32 	%r2447, %r114, %r2440, %r2446;
	mad.lo.s32 	%r2448, %r115, %r2438, %r2447;
	shr.u32 	%r2449, %r2256, 6;
	and.b32  	%r2450, %r2449, 240;
	shr.u32 	%r2451, %r2448, 10;
	or.b32  	%r2452, %r2451, %r2450;
	xor.b32  	%r2453, %r16, %r2452;
	cvt.u64.u32	%rd385, %r2453;
	ld.const.v4.u8 	{%rs1538, %rs1539, %rs1540, %rs1541}, [matrix+768];
	cvt.u32.u16	%r2454, %rs1541;
	cvt.s32.s8 	%r2455, %r2454;
	cvt.u32.u16	%r2456, %rs1540;
	cvt.s32.s8 	%r2457, %r2456;
	cvt.u32.u16	%r2458, %rs1538;
	cvt.s32.s8 	%r2459, %r2458;
	cvt.u32.u16	%r2460, %rs1539;
	cvt.s32.s8 	%r2461, %r2460;
	mul.lo.s32 	%r2462, %r34, %r2461;
	mad.lo.s32 	%r2463, %r124, %r2459, %r2462;
	mad.lo.s32 	%r2464, %r35, %r2457, %r2463;
	mad.lo.s32 	%r2465, %r36, %r2455, %r2464;
	ld.const.v4.u8 	{%rs1546, %rs1547, %rs1548, %rs1549}, [matrix+772];
	cvt.u32.u16	%r2466, %rs1549;
	cvt.s32.s8 	%r2467, %r2466;
	cvt.u32.u16	%r2468, %rs1548;
	cvt.s32.s8 	%r2469, %r2468;
	cvt.u32.u16	%r2470, %rs1547;
	cvt.s32.s8 	%r2471, %r2470;
	cvt.u32.u16	%r2472, %rs1546;
	cvt.s32.s8 	%r2473, %r2472;
	mad.lo.s32 	%r2474, %r37, %r2473, %r2465;
	mad.lo.s32 	%r2475, %r38, %r2471, %r2474;
	mad.lo.s32 	%r2476, %r39, %r2469, %r2475;
	mad.lo.s32 	%r2477, %r40, %r2467, %r2476;
	ld.const.v4.u8 	{%rs1554, %rs1555, %rs1556, %rs1557}, [matrix+776];
	cvt.u32.u16	%r2478, %rs1557;
	cvt.s32.s8 	%r2479, %r2478;
	cvt.u32.u16	%r2480, %rs1556;
	cvt.s32.s8 	%r2481, %r2480;
	cvt.u32.u16	%r2482, %rs1555;
	cvt.s32.s8 	%r2483, %r2482;
	cvt.u32.u16	%r2484, %rs1554;
	cvt.s32.s8 	%r2485, %r2484;
	mad.lo.s32 	%r2486, %r42, %r2485, %r2477;
	mad.lo.s32 	%r2487, %r43, %r2483, %r2486;
	mad.lo.s32 	%r2488, %r45, %r2481, %r2487;
	mad.lo.s32 	%r2489, %r46, %r2479, %r2488;
	ld.const.v4.u8 	{%rs1562, %rs1563, %rs1564, %rs1565}, [matrix+780];
	cvt.u32.u16	%r2490, %rs1565;
	cvt.s32.s8 	%r2491, %r2490;
	cvt.u32.u16	%r2492, %rs1564;
	cvt.s32.s8 	%r2493, %r2492;
	cvt.u32.u16	%r2494, %rs1563;
	cvt.s32.s8 	%r2495, %r2494;
	cvt.u32.u16	%r2496, %rs1562;
	cvt.s32.s8 	%r2497, %r2496;
	mad.lo.s32 	%r2498, %r48, %r2497, %r2489;
	mad.lo.s32 	%r2499, %r49, %r2495, %r2498;
	mad.lo.s32 	%r2500, %r50, %r2493, %r2499;
	mad.lo.s32 	%r2501, %r51, %r2491, %r2500;
	ld.const.v4.u8 	{%rs1570, %rs1571, %rs1572, %rs1573}, [matrix+784];
	cvt.u32.u16	%r2502, %rs1573;
	cvt.s32.s8 	%r2503, %r2502;
	cvt.u32.u16	%r2504, %rs1572;
	cvt.s32.s8 	%r2505, %r2504;
	cvt.u32.u16	%r2506, %rs1571;
	cvt.s32.s8 	%r2507, %r2506;
	cvt.u32.u16	%r2508, %rs1570;
	cvt.s32.s8 	%r2509, %r2508;
	mad.lo.s32 	%r2510, %r173, %r2509, %r2501;
	mad.lo.s32 	%r2511, %r53, %r2507, %r2510;
	mad.lo.s32 	%r2512, %r54, %r2505, %r2511;
	mad.lo.s32 	%r2513, %r55, %r2503, %r2512;
	ld.const.v4.u8 	{%rs1578, %rs1579, %rs1580, %rs1581}, [matrix+788];
	cvt.u32.u16	%r2514, %rs1581;
	cvt.s32.s8 	%r2515, %r2514;
	cvt.u32.u16	%r2516, %rs1580;
	cvt.s32.s8 	%r2517, %r2516;
	cvt.u32.u16	%r2518, %rs1579;
	cvt.s32.s8 	%r2519, %r2518;
	cvt.u32.u16	%r2520, %rs1578;
	cvt.s32.s8 	%r2521, %r2520;
	mad.lo.s32 	%r2522, %r56, %r2521, %r2513;
	mad.lo.s32 	%r2523, %r57, %r2519, %r2522;
	mad.lo.s32 	%r2524, %r58, %r2517, %r2523;
	mad.lo.s32 	%r2525, %r59, %r2515, %r2524;
	ld.const.v4.u8 	{%rs1586, %rs1587, %rs1588, %rs1589}, [matrix+792];
	cvt.u32.u16	%r2526, %rs1589;
	cvt.s32.s8 	%r2527, %r2526;
	cvt.u32.u16	%r2528, %rs1588;
	cvt.s32.s8 	%r2529, %r2528;
	cvt.u32.u16	%r2530, %rs1587;
	cvt.s32.s8 	%r2531, %r2530;
	cvt.u32.u16	%r2532, %rs1586;
	cvt.s32.s8 	%r2533, %r2532;
	mad.lo.s32 	%r2534, %r61, %r2533, %r2525;
	mad.lo.s32 	%r2535, %r62, %r2531, %r2534;
	mad.lo.s32 	%r2536, %r64, %r2529, %r2535;
	mad.lo.s32 	%r2537, %r65, %r2527, %r2536;
	ld.const.v4.u8 	{%rs1594, %rs1595, %rs1596, %rs1597}, [matrix+796];
	cvt.u32.u16	%r2538, %rs1597;
	cvt.s32.s8 	%r2539, %r2538;
	cvt.u32.u16	%r2540, %rs1596;
	cvt.s32.s8 	%r2541, %r2540;
	cvt.u32.u16	%r2542, %rs1595;
	cvt.s32.s8 	%r2543, %r2542;
	cvt.u32.u16	%r2544, %rs1594;
	cvt.s32.s8 	%r2545, %r2544;
	mad.lo.s32 	%r2546, %r67, %r2545, %r2537;
	mad.lo.s32 	%r2547, %r68, %r2543, %r2546;
	mad.lo.s32 	%r2548, %r69, %r2541, %r2547;
	mad.lo.s32 	%r2549, %r70, %r2539, %r2548;
	ld.const.v4.u8 	{%rs1602, %rs1603, %rs1604, %rs1605}, [matrix+800];
	cvt.u32.u16	%r2550, %rs1605;
	cvt.s32.s8 	%r2551, %r2550;
	cvt.u32.u16	%r2552, %rs1604;
	cvt.s32.s8 	%r2553, %r2552;
	cvt.u32.u16	%r2554, %rs1603;
	cvt.s32.s8 	%r2555, %r2554;
	cvt.u32.u16	%r2556, %rs1602;
	cvt.s32.s8 	%r2557, %r2556;
	mad.lo.s32 	%r2558, %r222, %r2557, %r2549;
	mad.lo.s32 	%r2559, %r72, %r2555, %r2558;
	mad.lo.s32 	%r2560, %r73, %r2553, %r2559;
	mad.lo.s32 	%r2561, %r74, %r2551, %r2560;
	ld.const.v4.u8 	{%rs1610, %rs1611, %rs1612, %rs1613}, [matrix+804];
	cvt.u32.u16	%r2562, %rs1613;
	cvt.s32.s8 	%r2563, %r2562;
	cvt.u32.u16	%r2564, %rs1612;
	cvt.s32.s8 	%r2565, %r2564;
	cvt.u32.u16	%r2566, %rs1611;
	cvt.s32.s8 	%r2567, %r2566;
	cvt.u32.u16	%r2568, %rs1610;
	cvt.s32.s8 	%r2569, %r2568;
	mad.lo.s32 	%r2570, %r75, %r2569, %r2561;
	mad.lo.s32 	%r2571, %r76, %r2567, %r2570;
	mad.lo.s32 	%r2572, %r77, %r2565, %r2571;
	mad.lo.s32 	%r2573, %r78, %r2563, %r2572;
	ld.const.v4.u8 	{%rs1618, %rs1619, %rs1620, %rs1621}, [matrix+808];
	cvt.u32.u16	%r2574, %rs1621;
	cvt.s32.s8 	%r2575, %r2574;
	cvt.u32.u16	%r2576, %rs1620;
	cvt.s32.s8 	%r2577, %r2576;
	cvt.u32.u16	%r2578, %rs1619;
	cvt.s32.s8 	%r2579, %r2578;
	cvt.u32.u16	%r2580, %rs1618;
	cvt.s32.s8 	%r2581, %r2580;
	mad.lo.s32 	%r2582, %r80, %r2581, %r2573;
	mad.lo.s32 	%r2583, %r81, %r2579, %r2582;
	mad.lo.s32 	%r2584, %r83, %r2577, %r2583;
	mad.lo.s32 	%r2585, %r84, %r2575, %r2584;
	ld.const.v4.u8 	{%rs1626, %rs1627, %rs1628, %rs1629}, [matrix+812];
	cvt.u32.u16	%r2586, %rs1629;
	cvt.s32.s8 	%r2587, %r2586;
	cvt.u32.u16	%r2588, %rs1628;
	cvt.s32.s8 	%r2589, %r2588;
	cvt.u32.u16	%r2590, %rs1627;
	cvt.s32.s8 	%r2591, %r2590;
	cvt.u32.u16	%r2592, %rs1626;
	cvt.s32.s8 	%r2593, %r2592;
	mad.lo.s32 	%r2594, %r86, %r2593, %r2585;
	mad.lo.s32 	%r2595, %r87, %r2591, %r2594;
	mad.lo.s32 	%r2596, %r88, %r2589, %r2595;
	mad.lo.s32 	%r2597, %r89, %r2587, %r2596;
	ld.const.v4.u8 	{%rs1634, %rs1635, %rs1636, %rs1637}, [matrix+816];
	cvt.u32.u16	%r2598, %rs1637;
	cvt.s32.s8 	%r2599, %r2598;
	cvt.u32.u16	%r2600, %rs1636;
	cvt.s32.s8 	%r2601, %r2600;
	cvt.u32.u16	%r2602, %rs1635;
	cvt.s32.s8 	%r2603, %r2602;
	cvt.u32.u16	%r2604, %rs1634;
	cvt.s32.s8 	%r2605, %r2604;
	mad.lo.s32 	%r2606, %r271, %r2605, %r2597;
	mad.lo.s32 	%r2607, %r91, %r2603, %r2606;
	mad.lo.s32 	%r2608, %r93, %r2601, %r2607;
	mad.lo.s32 	%r2609, %r94, %r2599, %r2608;
	ld.const.v4.u8 	{%rs1642, %rs1643, %rs1644, %rs1645}, [matrix+820];
	cvt.u32.u16	%r2610, %rs1645;
	cvt.s32.s8 	%r2611, %r2610;
	cvt.u32.u16	%r2612, %rs1644;
	cvt.s32.s8 	%r2613, %r2612;
	cvt.u32.u16	%r2614, %rs1643;
	cvt.s32.s8 	%r2615, %r2614;
	cvt.u32.u16	%r2616, %rs1642;
	cvt.s32.s8 	%r2617, %r2616;
	mad.lo.s32 	%r2618, %r96, %r2617, %r2609;
	mad.lo.s32 	%r2619, %r97, %r2615, %r2618;
	mad.lo.s32 	%r2620, %r99, %r2613, %r2619;
	mad.lo.s32 	%r2621, %r100, %r2611, %r2620;
	ld.const.v4.u8 	{%rs1650, %rs1651, %rs1652, %rs1653}, [matrix+824];
	cvt.u32.u16	%r2622, %rs1653;
	cvt.s32.s8 	%r2623, %r2622;
	cvt.u32.u16	%r2624, %rs1652;
	cvt.s32.s8 	%r2625, %r2624;
	cvt.u32.u16	%r2626, %rs1651;
	cvt.s32.s8 	%r2627, %r2626;
	cvt.u32.u16	%r2628, %rs1650;
	cvt.s32.s8 	%r2629, %r2628;
	mad.lo.s32 	%r2630, %r103, %r2629, %r2621;
	mad.lo.s32 	%r2631, %r104, %r2627, %r2630;
	mad.lo.s32 	%r2632, %r107, %r2625, %r2631;
	mad.lo.s32 	%r2633, %r108, %r2623, %r2632;
	ld.const.v4.u8 	{%rs1658, %rs1659, %rs1660, %rs1661}, [matrix+828];
	cvt.u32.u16	%r2634, %rs1661;
	cvt.s32.s8 	%r2635, %r2634;
	cvt.u32.u16	%r2636, %rs1660;
	cvt.s32.s8 	%r2637, %r2636;
	cvt.u32.u16	%r2638, %rs1659;
	cvt.s32.s8 	%r2639, %r2638;
	cvt.u32.u16	%r2640, %rs1658;
	cvt.s32.s8 	%r2641, %r2640;
	mad.lo.s32 	%r2642, %r111, %r2641, %r2633;
	mad.lo.s32 	%r2643, %r112, %r2639, %r2642;
	mad.lo.s32 	%r2644, %r114, %r2637, %r2643;
	mad.lo.s32 	%r2645, %r115, %r2635, %r2644;
	ld.const.v4.u8 	{%rs1666, %rs1667, %rs1668, %rs1669}, [matrix+832];
	cvt.u32.u16	%r2646, %rs1669;
	cvt.s32.s8 	%r2647, %r2646;
	cvt.u32.u16	%r2648, %rs1668;
	cvt.s32.s8 	%r2649, %r2648;
	cvt.u32.u16	%r2650, %rs1666;
	cvt.s32.s8 	%r2651, %r2650;
	cvt.u32.u16	%r2652, %rs1667;
	cvt.s32.s8 	%r2653, %r2652;
	mul.lo.s32 	%r2654, %r34, %r2653;
	mad.lo.s32 	%r2655, %r124, %r2651, %r2654;
	mad.lo.s32 	%r2656, %r35, %r2649, %r2655;
	mad.lo.s32 	%r2657, %r36, %r2647, %r2656;
	ld.const.v4.u8 	{%rs1674, %rs1675, %rs1676, %rs1677}, [matrix+836];
	cvt.u32.u16	%r2658, %rs1677;
	cvt.s32.s8 	%r2659, %r2658;
	cvt.u32.u16	%r2660, %rs1676;
	cvt.s32.s8 	%r2661, %r2660;
	cvt.u32.u16	%r2662, %rs1675;
	cvt.s32.s8 	%r2663, %r2662;
	cvt.u32.u16	%r2664, %rs1674;
	cvt.s32.s8 	%r2665, %r2664;
	mad.lo.s32 	%r2666, %r37, %r2665, %r2657;
	mad.lo.s32 	%r2667, %r38, %r2663, %r2666;
	mad.lo.s32 	%r2668, %r39, %r2661, %r2667;
	mad.lo.s32 	%r2669, %r40, %r2659, %r2668;
	ld.const.v4.u8 	{%rs1682, %rs1683, %rs1684, %rs1685}, [matrix+840];
	cvt.u32.u16	%r2670, %rs1685;
	cvt.s32.s8 	%r2671, %r2670;
	cvt.u32.u16	%r2672, %rs1684;
	cvt.s32.s8 	%r2673, %r2672;
	cvt.u32.u16	%r2674, %rs1683;
	cvt.s32.s8 	%r2675, %r2674;
	cvt.u32.u16	%r2676, %rs1682;
	cvt.s32.s8 	%r2677, %r2676;
	mad.lo.s32 	%r2678, %r42, %r2677, %r2669;
	mad.lo.s32 	%r2679, %r43, %r2675, %r2678;
	mad.lo.s32 	%r2680, %r45, %r2673, %r2679;
	mad.lo.s32 	%r2681, %r46, %r2671, %r2680;
	ld.const.v4.u8 	{%rs1690, %rs1691, %rs1692, %rs1693}, [matrix+844];
	cvt.u32.u16	%r2682, %rs1693;
	cvt.s32.s8 	%r2683, %r2682;
	cvt.u32.u16	%r2684, %rs1692;
	cvt.s32.s8 	%r2685, %r2684;
	cvt.u32.u16	%r2686, %rs1691;
	cvt.s32.s8 	%r2687, %r2686;
	cvt.u32.u16	%r2688, %rs1690;
	cvt.s32.s8 	%r2689, %r2688;
	mad.lo.s32 	%r2690, %r48, %r2689, %r2681;
	mad.lo.s32 	%r2691, %r49, %r2687, %r2690;
	mad.lo.s32 	%r2692, %r50, %r2685, %r2691;
	mad.lo.s32 	%r2693, %r51, %r2683, %r2692;
	ld.const.v4.u8 	{%rs1698, %rs1699, %rs1700, %rs1701}, [matrix+848];
	cvt.u32.u16	%r2694, %rs1701;
	cvt.s32.s8 	%r2695, %r2694;
	cvt.u32.u16	%r2696, %rs1700;
	cvt.s32.s8 	%r2697, %r2696;
	cvt.u32.u16	%r2698, %rs1699;
	cvt.s32.s8 	%r2699, %r2698;
	cvt.u32.u16	%r2700, %rs1698;
	cvt.s32.s8 	%r2701, %r2700;
	mad.lo.s32 	%r2702, %r173, %r2701, %r2693;
	mad.lo.s32 	%r2703, %r53, %r2699, %r2702;
	mad.lo.s32 	%r2704, %r54, %r2697, %r2703;
	mad.lo.s32 	%r2705, %r55, %r2695, %r2704;
	ld.const.v4.u8 	{%rs1706, %rs1707, %rs1708, %rs1709}, [matrix+852];
	cvt.u32.u16	%r2706, %rs1709;
	cvt.s32.s8 	%r2707, %r2706;
	cvt.u32.u16	%r2708, %rs1708;
	cvt.s32.s8 	%r2709, %r2708;
	cvt.u32.u16	%r2710, %rs1707;
	cvt.s32.s8 	%r2711, %r2710;
	cvt.u32.u16	%r2712, %rs1706;
	cvt.s32.s8 	%r2713, %r2712;
	mad.lo.s32 	%r2714, %r56, %r2713, %r2705;
	mad.lo.s32 	%r2715, %r57, %r2711, %r2714;
	mad.lo.s32 	%r2716, %r58, %r2709, %r2715;
	mad.lo.s32 	%r2717, %r59, %r2707, %r2716;
	ld.const.v4.u8 	{%rs1714, %rs1715, %rs1716, %rs1717}, [matrix+856];
	cvt.u32.u16	%r2718, %rs1717;
	cvt.s32.s8 	%r2719, %r2718;
	cvt.u32.u16	%r2720, %rs1716;
	cvt.s32.s8 	%r2721, %r2720;
	cvt.u32.u16	%r2722, %rs1715;
	cvt.s32.s8 	%r2723, %r2722;
	cvt.u32.u16	%r2724, %rs1714;
	cvt.s32.s8 	%r2725, %r2724;
	mad.lo.s32 	%r2726, %r61, %r2725, %r2717;
	mad.lo.s32 	%r2727, %r62, %r2723, %r2726;
	mad.lo.s32 	%r2728, %r64, %r2721, %r2727;
	mad.lo.s32 	%r2729, %r65, %r2719, %r2728;
	ld.const.v4.u8 	{%rs1722, %rs1723, %rs1724, %rs1725}, [matrix+860];
	cvt.u32.u16	%r2730, %rs1725;
	cvt.s32.s8 	%r2731, %r2730;
	cvt.u32.u16	%r2732, %rs1724;
	cvt.s32.s8 	%r2733, %r2732;
	cvt.u32.u16	%r2734, %rs1723;
	cvt.s32.s8 	%r2735, %r2734;
	cvt.u32.u16	%r2736, %rs1722;
	cvt.s32.s8 	%r2737, %r2736;
	mad.lo.s32 	%r2738, %r67, %r2737, %r2729;
	mad.lo.s32 	%r2739, %r68, %r2735, %r2738;
	mad.lo.s32 	%r2740, %r69, %r2733, %r2739;
	mad.lo.s32 	%r2741, %r70, %r2731, %r2740;
	ld.const.v4.u8 	{%rs1730, %rs1731, %rs1732, %rs1733}, [matrix+864];
	cvt.u32.u16	%r2742, %rs1733;
	cvt.s32.s8 	%r2743, %r2742;
	cvt.u32.u16	%r2744, %rs1732;
	cvt.s32.s8 	%r2745, %r2744;
	cvt.u32.u16	%r2746, %rs1731;
	cvt.s32.s8 	%r2747, %r2746;
	cvt.u32.u16	%r2748, %rs1730;
	cvt.s32.s8 	%r2749, %r2748;
	mad.lo.s32 	%r2750, %r222, %r2749, %r2741;
	mad.lo.s32 	%r2751, %r72, %r2747, %r2750;
	mad.lo.s32 	%r2752, %r73, %r2745, %r2751;
	mad.lo.s32 	%r2753, %r74, %r2743, %r2752;
	ld.const.v4.u8 	{%rs1738, %rs1739, %rs1740, %rs1741}, [matrix+868];
	cvt.u32.u16	%r2754, %rs1741;
	cvt.s32.s8 	%r2755, %r2754;
	cvt.u32.u16	%r2756, %rs1740;
	cvt.s32.s8 	%r2757, %r2756;
	cvt.u32.u16	%r2758, %rs1739;
	cvt.s32.s8 	%r2759, %r2758;
	cvt.u32.u16	%r2760, %rs1738;
	cvt.s32.s8 	%r2761, %r2760;
	mad.lo.s32 	%r2762, %r75, %r2761, %r2753;
	mad.lo.s32 	%r2763, %r76, %r2759, %r2762;
	mad.lo.s32 	%r2764, %r77, %r2757, %r2763;
	mad.lo.s32 	%r2765, %r78, %r2755, %r2764;
	ld.const.v4.u8 	{%rs1746, %rs1747, %rs1748, %rs1749}, [matrix+872];
	cvt.u32.u16	%r2766, %rs1749;
	cvt.s32.s8 	%r2767, %r2766;
	cvt.u32.u16	%r2768, %rs1748;
	cvt.s32.s8 	%r2769, %r2768;
	cvt.u32.u16	%r2770, %rs1747;
	cvt.s32.s8 	%r2771, %r2770;
	cvt.u32.u16	%r2772, %rs1746;
	cvt.s32.s8 	%r2773, %r2772;
	mad.lo.s32 	%r2774, %r80, %r2773, %r2765;
	mad.lo.s32 	%r2775, %r81, %r2771, %r2774;
	mad.lo.s32 	%r2776, %r83, %r2769, %r2775;
	mad.lo.s32 	%r2777, %r84, %r2767, %r2776;
	ld.const.v4.u8 	{%rs1754, %rs1755, %rs1756, %rs1757}, [matrix+876];
	cvt.u32.u16	%r2778, %rs1757;
	cvt.s32.s8 	%r2779, %r2778;
	cvt.u32.u16	%r2780, %rs1756;
	cvt.s32.s8 	%r2781, %r2780;
	cvt.u32.u16	%r2782, %rs1755;
	cvt.s32.s8 	%r2783, %r2782;
	cvt.u32.u16	%r2784, %rs1754;
	cvt.s32.s8 	%r2785, %r2784;
	mad.lo.s32 	%r2786, %r86, %r2785, %r2777;
	mad.lo.s32 	%r2787, %r87, %r2783, %r2786;
	mad.lo.s32 	%r2788, %r88, %r2781, %r2787;
	mad.lo.s32 	%r2789, %r89, %r2779, %r2788;
	ld.const.v4.u8 	{%rs1762, %rs1763, %rs1764, %rs1765}, [matrix+880];
	cvt.u32.u16	%r2790, %rs1765;
	cvt.s32.s8 	%r2791, %r2790;
	cvt.u32.u16	%r2792, %rs1764;
	cvt.s32.s8 	%r2793, %r2792;
	cvt.u32.u16	%r2794, %rs1763;
	cvt.s32.s8 	%r2795, %r2794;
	cvt.u32.u16	%r2796, %rs1762;
	cvt.s32.s8 	%r2797, %r2796;
	mad.lo.s32 	%r2798, %r271, %r2797, %r2789;
	mad.lo.s32 	%r2799, %r91, %r2795, %r2798;
	mad.lo.s32 	%r2800, %r93, %r2793, %r2799;
	mad.lo.s32 	%r2801, %r94, %r2791, %r2800;
	ld.const.v4.u8 	{%rs1770, %rs1771, %rs1772, %rs1773}, [matrix+884];
	cvt.u32.u16	%r2802, %rs1773;
	cvt.s32.s8 	%r2803, %r2802;
	cvt.u32.u16	%r2804, %rs1772;
	cvt.s32.s8 	%r2805, %r2804;
	cvt.u32.u16	%r2806, %rs1771;
	cvt.s32.s8 	%r2807, %r2806;
	cvt.u32.u16	%r2808, %rs1770;
	cvt.s32.s8 	%r2809, %r2808;
	mad.lo.s32 	%r2810, %r96, %r2809, %r2801;
	mad.lo.s32 	%r2811, %r97, %r2807, %r2810;
	mad.lo.s32 	%r2812, %r99, %r2805, %r2811;
	mad.lo.s32 	%r2813, %r100, %r2803, %r2812;
	ld.const.v4.u8 	{%rs1778, %rs1779, %rs1780, %rs1781}, [matrix+888];
	cvt.u32.u16	%r2814, %rs1781;
	cvt.s32.s8 	%r2815, %r2814;
	cvt.u32.u16	%r2816, %rs1780;
	cvt.s32.s8 	%r2817, %r2816;
	cvt.u32.u16	%r2818, %rs1779;
	cvt.s32.s8 	%r2819, %r2818;
	cvt.u32.u16	%r2820, %rs1778;
	cvt.s32.s8 	%r2821, %r2820;
	mad.lo.s32 	%r2822, %r103, %r2821, %r2813;
	mad.lo.s32 	%r2823, %r104, %r2819, %r2822;
	mad.lo.s32 	%r2824, %r107, %r2817, %r2823;
	mad.lo.s32 	%r2825, %r108, %r2815, %r2824;
	ld.const.v4.u8 	{%rs1786, %rs1787, %rs1788, %rs1789}, [matrix+892];
	cvt.u32.u16	%r2826, %rs1789;
	cvt.s32.s8 	%r2827, %r2826;
	cvt.u32.u16	%r2828, %rs1788;
	cvt.s32.s8 	%r2829, %r2828;
	cvt.u32.u16	%r2830, %rs1787;
	cvt.s32.s8 	%r2831, %r2830;
	cvt.u32.u16	%r2832, %rs1786;
	cvt.s32.s8 	%r2833, %r2832;
	mad.lo.s32 	%r2834, %r111, %r2833, %r2825;
	mad.lo.s32 	%r2835, %r112, %r2831, %r2834;
	mad.lo.s32 	%r2836, %r114, %r2829, %r2835;
	mad.lo.s32 	%r2837, %r115, %r2827, %r2836;
	shr.u32 	%r2838, %r2645, 6;
	and.b32  	%r2839, %r2838, 240;
	shr.u32 	%r2840, %r2837, 10;
	or.b32  	%r2841, %r2840, %r2839;
	xor.b32  	%r2842, %r17, %r2841;
	cvt.u64.u32	%rd386, %r2842;
	ld.const.v4.u8 	{%rs1794, %rs1795, %rs1796, %rs1797}, [matrix+896];
	cvt.u32.u16	%r2843, %rs1797;
	cvt.s32.s8 	%r2844, %r2843;
	cvt.u32.u16	%r2845, %rs1796;
	cvt.s32.s8 	%r2846, %r2845;
	cvt.u32.u16	%r2847, %rs1794;
	cvt.s32.s8 	%r2848, %r2847;
	cvt.u32.u16	%r2849, %rs1795;
	cvt.s32.s8 	%r2850, %r2849;
	mul.lo.s32 	%r2851, %r34, %r2850;
	mad.lo.s32 	%r2852, %r124, %r2848, %r2851;
	mad.lo.s32 	%r2853, %r35, %r2846, %r2852;
	mad.lo.s32 	%r2854, %r36, %r2844, %r2853;
	ld.const.v4.u8 	{%rs1802, %rs1803, %rs1804, %rs1805}, [matrix+900];
	cvt.u32.u16	%r2855, %rs1805;
	cvt.s32.s8 	%r2856, %r2855;
	cvt.u32.u16	%r2857, %rs1804;
	cvt.s32.s8 	%r2858, %r2857;
	cvt.u32.u16	%r2859, %rs1803;
	cvt.s32.s8 	%r2860, %r2859;
	cvt.u32.u16	%r2861, %rs1802;
	cvt.s32.s8 	%r2862, %r2861;
	mad.lo.s32 	%r2863, %r37, %r2862, %r2854;
	mad.lo.s32 	%r2864, %r38, %r2860, %r2863;
	mad.lo.s32 	%r2865, %r39, %r2858, %r2864;
	mad.lo.s32 	%r2866, %r40, %r2856, %r2865;
	ld.const.v4.u8 	{%rs1810, %rs1811, %rs1812, %rs1813}, [matrix+904];
	cvt.u32.u16	%r2867, %rs1813;
	cvt.s32.s8 	%r2868, %r2867;
	cvt.u32.u16	%r2869, %rs1812;
	cvt.s32.s8 	%r2870, %r2869;
	cvt.u32.u16	%r2871, %rs1811;
	cvt.s32.s8 	%r2872, %r2871;
	cvt.u32.u16	%r2873, %rs1810;
	cvt.s32.s8 	%r2874, %r2873;
	mad.lo.s32 	%r2875, %r42, %r2874, %r2866;
	mad.lo.s32 	%r2876, %r43, %r2872, %r2875;
	mad.lo.s32 	%r2877, %r45, %r2870, %r2876;
	mad.lo.s32 	%r2878, %r46, %r2868, %r2877;
	ld.const.v4.u8 	{%rs1818, %rs1819, %rs1820, %rs1821}, [matrix+908];
	cvt.u32.u16	%r2879, %rs1821;
	cvt.s32.s8 	%r2880, %r2879;
	cvt.u32.u16	%r2881, %rs1820;
	cvt.s32.s8 	%r2882, %r2881;
	cvt.u32.u16	%r2883, %rs1819;
	cvt.s32.s8 	%r2884, %r2883;
	cvt.u32.u16	%r2885, %rs1818;
	cvt.s32.s8 	%r2886, %r2885;
	mad.lo.s32 	%r2887, %r48, %r2886, %r2878;
	mad.lo.s32 	%r2888, %r49, %r2884, %r2887;
	mad.lo.s32 	%r2889, %r50, %r2882, %r2888;
	mad.lo.s32 	%r2890, %r51, %r2880, %r2889;
	ld.const.v4.u8 	{%rs1826, %rs1827, %rs1828, %rs1829}, [matrix+912];
	cvt.u32.u16	%r2891, %rs1829;
	cvt.s32.s8 	%r2892, %r2891;
	cvt.u32.u16	%r2893, %rs1828;
	cvt.s32.s8 	%r2894, %r2893;
	cvt.u32.u16	%r2895, %rs1827;
	cvt.s32.s8 	%r2896, %r2895;
	cvt.u32.u16	%r2897, %rs1826;
	cvt.s32.s8 	%r2898, %r2897;
	mad.lo.s32 	%r2899, %r173, %r2898, %r2890;
	mad.lo.s32 	%r2900, %r53, %r2896, %r2899;
	mad.lo.s32 	%r2901, %r54, %r2894, %r2900;
	mad.lo.s32 	%r2902, %r55, %r2892, %r2901;
	ld.const.v4.u8 	{%rs1834, %rs1835, %rs1836, %rs1837}, [matrix+916];
	cvt.u32.u16	%r2903, %rs1837;
	cvt.s32.s8 	%r2904, %r2903;
	cvt.u32.u16	%r2905, %rs1836;
	cvt.s32.s8 	%r2906, %r2905;
	cvt.u32.u16	%r2907, %rs1835;
	cvt.s32.s8 	%r2908, %r2907;
	cvt.u32.u16	%r2909, %rs1834;
	cvt.s32.s8 	%r2910, %r2909;
	mad.lo.s32 	%r2911, %r56, %r2910, %r2902;
	mad.lo.s32 	%r2912, %r57, %r2908, %r2911;
	mad.lo.s32 	%r2913, %r58, %r2906, %r2912;
	mad.lo.s32 	%r2914, %r59, %r2904, %r2913;
	ld.const.v4.u8 	{%rs1842, %rs1843, %rs1844, %rs1845}, [matrix+920];
	cvt.u32.u16	%r2915, %rs1845;
	cvt.s32.s8 	%r2916, %r2915;
	cvt.u32.u16	%r2917, %rs1844;
	cvt.s32.s8 	%r2918, %r2917;
	cvt.u32.u16	%r2919, %rs1843;
	cvt.s32.s8 	%r2920, %r2919;
	cvt.u32.u16	%r2921, %rs1842;
	cvt.s32.s8 	%r2922, %r2921;
	mad.lo.s32 	%r2923, %r61, %r2922, %r2914;
	mad.lo.s32 	%r2924, %r62, %r2920, %r2923;
	mad.lo.s32 	%r2925, %r64, %r2918, %r2924;
	mad.lo.s32 	%r2926, %r65, %r2916, %r2925;
	ld.const.v4.u8 	{%rs1850, %rs1851, %rs1852, %rs1853}, [matrix+924];
	cvt.u32.u16	%r2927, %rs1853;
	cvt.s32.s8 	%r2928, %r2927;
	cvt.u32.u16	%r2929, %rs1852;
	cvt.s32.s8 	%r2930, %r2929;
	cvt.u32.u16	%r2931, %rs1851;
	cvt.s32.s8 	%r2932, %r2931;
	cvt.u32.u16	%r2933, %rs1850;
	cvt.s32.s8 	%r2934, %r2933;
	mad.lo.s32 	%r2935, %r67, %r2934, %r2926;
	mad.lo.s32 	%r2936, %r68, %r2932, %r2935;
	mad.lo.s32 	%r2937, %r69, %r2930, %r2936;
	mad.lo.s32 	%r2938, %r70, %r2928, %r2937;
	ld.const.v4.u8 	{%rs1858, %rs1859, %rs1860, %rs1861}, [matrix+928];
	cvt.u32.u16	%r2939, %rs1861;
	cvt.s32.s8 	%r2940, %r2939;
	cvt.u32.u16	%r2941, %rs1860;
	cvt.s32.s8 	%r2942, %r2941;
	cvt.u32.u16	%r2943, %rs1859;
	cvt.s32.s8 	%r2944, %r2943;
	cvt.u32.u16	%r2945, %rs1858;
	cvt.s32.s8 	%r2946, %r2945;
	mad.lo.s32 	%r2947, %r222, %r2946, %r2938;
	mad.lo.s32 	%r2948, %r72, %r2944, %r2947;
	mad.lo.s32 	%r2949, %r73, %r2942, %r2948;
	mad.lo.s32 	%r2950, %r74, %r2940, %r2949;
	ld.const.v4.u8 	{%rs1866, %rs1867, %rs1868, %rs1869}, [matrix+932];
	cvt.u32.u16	%r2951, %rs1869;
	cvt.s32.s8 	%r2952, %r2951;
	cvt.u32.u16	%r2953, %rs1868;
	cvt.s32.s8 	%r2954, %r2953;
	cvt.u32.u16	%r2955, %rs1867;
	cvt.s32.s8 	%r2956, %r2955;
	cvt.u32.u16	%r2957, %rs1866;
	cvt.s32.s8 	%r2958, %r2957;
	mad.lo.s32 	%r2959, %r75, %r2958, %r2950;
	mad.lo.s32 	%r2960, %r76, %r2956, %r2959;
	mad.lo.s32 	%r2961, %r77, %r2954, %r2960;
	mad.lo.s32 	%r2962, %r78, %r2952, %r2961;
	ld.const.v4.u8 	{%rs1874, %rs1875, %rs1876, %rs1877}, [matrix+936];
	cvt.u32.u16	%r2963, %rs1877;
	cvt.s32.s8 	%r2964, %r2963;
	cvt.u32.u16	%r2965, %rs1876;
	cvt.s32.s8 	%r2966, %r2965;
	cvt.u32.u16	%r2967, %rs1875;
	cvt.s32.s8 	%r2968, %r2967;
	cvt.u32.u16	%r2969, %rs1874;
	cvt.s32.s8 	%r2970, %r2969;
	mad.lo.s32 	%r2971, %r80, %r2970, %r2962;
	mad.lo.s32 	%r2972, %r81, %r2968, %r2971;
	mad.lo.s32 	%r2973, %r83, %r2966, %r2972;
	mad.lo.s32 	%r2974, %r84, %r2964, %r2973;
	ld.const.v4.u8 	{%rs1882, %rs1883, %rs1884, %rs1885}, [matrix+940];
	cvt.u32.u16	%r2975, %rs1885;
	cvt.s32.s8 	%r2976, %r2975;
	cvt.u32.u16	%r2977, %rs1884;
	cvt.s32.s8 	%r2978, %r2977;
	cvt.u32.u16	%r2979, %rs1883;
	cvt.s32.s8 	%r2980, %r2979;
	cvt.u32.u16	%r2981, %rs1882;
	cvt.s32.s8 	%r2982, %r2981;
	mad.lo.s32 	%r2983, %r86, %r2982, %r2974;
	mad.lo.s32 	%r2984, %r87, %r2980, %r2983;
	mad.lo.s32 	%r2985, %r88, %r2978, %r2984;
	mad.lo.s32 	%r2986, %r89, %r2976, %r2985;
	ld.const.v4.u8 	{%rs1890, %rs1891, %rs1892, %rs1893}, [matrix+944];
	cvt.u32.u16	%r2987, %rs1893;
	cvt.s32.s8 	%r2988, %r2987;
	cvt.u32.u16	%r2989, %rs1892;
	cvt.s32.s8 	%r2990, %r2989;
	cvt.u32.u16	%r2991, %rs1891;
	cvt.s32.s8 	%r2992, %r2991;
	cvt.u32.u16	%r2993, %rs1890;
	cvt.s32.s8 	%r2994, %r2993;
	mad.lo.s32 	%r2995, %r271, %r2994, %r2986;
	mad.lo.s32 	%r2996, %r91, %r2992, %r2995;
	mad.lo.s32 	%r2997, %r93, %r2990, %r2996;
	mad.lo.s32 	%r2998, %r94, %r2988, %r2997;
	ld.const.v4.u8 	{%rs1898, %rs1899, %rs1900, %rs1901}, [matrix+948];
	cvt.u32.u16	%r2999, %rs1901;
	cvt.s32.s8 	%r3000, %r2999;
	cvt.u32.u16	%r3001, %rs1900;
	cvt.s32.s8 	%r3002, %r3001;
	cvt.u32.u16	%r3003, %rs1899;
	cvt.s32.s8 	%r3004, %r3003;
	cvt.u32.u16	%r3005, %rs1898;
	cvt.s32.s8 	%r3006, %r3005;
	mad.lo.s32 	%r3007, %r96, %r3006, %r2998;
	mad.lo.s32 	%r3008, %r97, %r3004, %r3007;
	mad.lo.s32 	%r3009, %r99, %r3002, %r3008;
	mad.lo.s32 	%r3010, %r100, %r3000, %r3009;
	ld.const.v4.u8 	{%rs1906, %rs1907, %rs1908, %rs1909}, [matrix+952];
	cvt.u32.u16	%r3011, %rs1909;
	cvt.s32.s8 	%r3012, %r3011;
	cvt.u32.u16	%r3013, %rs1908;
	cvt.s32.s8 	%r3014, %r3013;
	cvt.u32.u16	%r3015, %rs1907;
	cvt.s32.s8 	%r3016, %r3015;
	cvt.u32.u16	%r3017, %rs1906;
	cvt.s32.s8 	%r3018, %r3017;
	mad.lo.s32 	%r3019, %r103, %r3018, %r3010;
	mad.lo.s32 	%r3020, %r104, %r3016, %r3019;
	mad.lo.s32 	%r3021, %r107, %r3014, %r3020;
	mad.lo.s32 	%r3022, %r108, %r3012, %r3021;
	ld.const.v4.u8 	{%rs1914, %rs1915, %rs1916, %rs1917}, [matrix+956];
	cvt.u32.u16	%r3023, %rs1917;
	cvt.s32.s8 	%r3024, %r3023;
	cvt.u32.u16	%r3025, %rs1916;
	cvt.s32.s8 	%r3026, %r3025;
	cvt.u32.u16	%r3027, %rs1915;
	cvt.s32.s8 	%r3028, %r3027;
	cvt.u32.u16	%r3029, %rs1914;
	cvt.s32.s8 	%r3030, %r3029;
	mad.lo.s32 	%r3031, %r111, %r3030, %r3022;
	mad.lo.s32 	%r3032, %r112, %r3028, %r3031;
	mad.lo.s32 	%r3033, %r114, %r3026, %r3032;
	mad.lo.s32 	%r3034, %r115, %r3024, %r3033;
	ld.const.v4.u8 	{%rs1922, %rs1923, %rs1924, %rs1925}, [matrix+960];
	cvt.u32.u16	%r3035, %rs1925;
	cvt.s32.s8 	%r3036, %r3035;
	cvt.u32.u16	%r3037, %rs1924;
	cvt.s32.s8 	%r3038, %r3037;
	cvt.u32.u16	%r3039, %rs1922;
	cvt.s32.s8 	%r3040, %r3039;
	cvt.u32.u16	%r3041, %rs1923;
	cvt.s32.s8 	%r3042, %r3041;
	mul.lo.s32 	%r3043, %r34, %r3042;
	mad.lo.s32 	%r3044, %r124, %r3040, %r3043;
	mad.lo.s32 	%r3045, %r35, %r3038, %r3044;
	mad.lo.s32 	%r3046, %r36, %r3036, %r3045;
	ld.const.v4.u8 	{%rs1930, %rs1931, %rs1932, %rs1933}, [matrix+964];
	cvt.u32.u16	%r3047, %rs1933;
	cvt.s32.s8 	%r3048, %r3047;
	cvt.u32.u16	%r3049, %rs1932;
	cvt.s32.s8 	%r3050, %r3049;
	cvt.u32.u16	%r3051, %rs1931;
	cvt.s32.s8 	%r3052, %r3051;
	cvt.u32.u16	%r3053, %rs1930;
	cvt.s32.s8 	%r3054, %r3053;
	mad.lo.s32 	%r3055, %r37, %r3054, %r3046;
	mad.lo.s32 	%r3056, %r38, %r3052, %r3055;
	mad.lo.s32 	%r3057, %r39, %r3050, %r3056;
	mad.lo.s32 	%r3058, %r40, %r3048, %r3057;
	ld.const.v4.u8 	{%rs1938, %rs1939, %rs1940, %rs1941}, [matrix+968];
	cvt.u32.u16	%r3059, %rs1941;
	cvt.s32.s8 	%r3060, %r3059;
	cvt.u32.u16	%r3061, %rs1940;
	cvt.s32.s8 	%r3062, %r3061;
	cvt.u32.u16	%r3063, %rs1939;
	cvt.s32.s8 	%r3064, %r3063;
	cvt.u32.u16	%r3065, %rs1938;
	cvt.s32.s8 	%r3066, %r3065;
	mad.lo.s32 	%r3067, %r42, %r3066, %r3058;
	mad.lo.s32 	%r3068, %r43, %r3064, %r3067;
	mad.lo.s32 	%r3069, %r45, %r3062, %r3068;
	mad.lo.s32 	%r3070, %r46, %r3060, %r3069;
	ld.const.v4.u8 	{%rs1946, %rs1947, %rs1948, %rs1949}, [matrix+972];
	cvt.u32.u16	%r3071, %rs1949;
	cvt.s32.s8 	%r3072, %r3071;
	cvt.u32.u16	%r3073, %rs1948;
	cvt.s32.s8 	%r3074, %r3073;
	cvt.u32.u16	%r3075, %rs1947;
	cvt.s32.s8 	%r3076, %r3075;
	cvt.u32.u16	%r3077, %rs1946;
	cvt.s32.s8 	%r3078, %r3077;
	mad.lo.s32 	%r3079, %r48, %r3078, %r3070;
	mad.lo.s32 	%r3080, %r49, %r3076, %r3079;
	mad.lo.s32 	%r3081, %r50, %r3074, %r3080;
	mad.lo.s32 	%r3082, %r51, %r3072, %r3081;
	ld.const.v4.u8 	{%rs1954, %rs1955, %rs1956, %rs1957}, [matrix+976];
	cvt.u32.u16	%r3083, %rs1957;
	cvt.s32.s8 	%r3084, %r3083;
	cvt.u32.u16	%r3085, %rs1956;
	cvt.s32.s8 	%r3086, %r3085;
	cvt.u32.u16	%r3087, %rs1955;
	cvt.s32.s8 	%r3088, %r3087;
	cvt.u32.u16	%r3089, %rs1954;
	cvt.s32.s8 	%r3090, %r3089;
	mad.lo.s32 	%r3091, %r173, %r3090, %r3082;
	mad.lo.s32 	%r3092, %r53, %r3088, %r3091;
	mad.lo.s32 	%r3093, %r54, %r3086, %r3092;
	mad.lo.s32 	%r3094, %r55, %r3084, %r3093;
	ld.const.v4.u8 	{%rs1962, %rs1963, %rs1964, %rs1965}, [matrix+980];
	cvt.u32.u16	%r3095, %rs1965;
	cvt.s32.s8 	%r3096, %r3095;
	cvt.u32.u16	%r3097, %rs1964;
	cvt.s32.s8 	%r3098, %r3097;
	cvt.u32.u16	%r3099, %rs1963;
	cvt.s32.s8 	%r3100, %r3099;
	cvt.u32.u16	%r3101, %rs1962;
	cvt.s32.s8 	%r3102, %r3101;
	mad.lo.s32 	%r3103, %r56, %r3102, %r3094;
	mad.lo.s32 	%r3104, %r57, %r3100, %r3103;
	mad.lo.s32 	%r3105, %r58, %r3098, %r3104;
	mad.lo.s32 	%r3106, %r59, %r3096, %r3105;
	ld.const.v4.u8 	{%rs1970, %rs1971, %rs1972, %rs1973}, [matrix+984];
	cvt.u32.u16	%r3107, %rs1973;
	cvt.s32.s8 	%r3108, %r3107;
	cvt.u32.u16	%r3109, %rs1972;
	cvt.s32.s8 	%r3110, %r3109;
	cvt.u32.u16	%r3111, %rs1971;
	cvt.s32.s8 	%r3112, %r3111;
	cvt.u32.u16	%r3113, %rs1970;
	cvt.s32.s8 	%r3114, %r3113;
	mad.lo.s32 	%r3115, %r61, %r3114, %r3106;
	mad.lo.s32 	%r3116, %r62, %r3112, %r3115;
	mad.lo.s32 	%r3117, %r64, %r3110, %r3116;
	mad.lo.s32 	%r3118, %r65, %r3108, %r3117;
	ld.const.v4.u8 	{%rs1978, %rs1979, %rs1980, %rs1981}, [matrix+988];
	cvt.u32.u16	%r3119, %rs1981;
	cvt.s32.s8 	%r3120, %r3119;
	cvt.u32.u16	%r3121, %rs1980;
	cvt.s32.s8 	%r3122, %r3121;
	cvt.u32.u16	%r3123, %rs1979;
	cvt.s32.s8 	%r3124, %r3123;
	cvt.u32.u16	%r3125, %rs1978;
	cvt.s32.s8 	%r3126, %r3125;
	mad.lo.s32 	%r3127, %r67, %r3126, %r3118;
	mad.lo.s32 	%r3128, %r68, %r3124, %r3127;
	mad.lo.s32 	%r3129, %r69, %r3122, %r3128;
	mad.lo.s32 	%r3130, %r70, %r3120, %r3129;
	ld.const.v4.u8 	{%rs1986, %rs1987, %rs1988, %rs1989}, [matrix+992];
	cvt.u32.u16	%r3131, %rs1989;
	cvt.s32.s8 	%r3132, %r3131;
	cvt.u32.u16	%r3133, %rs1988;
	cvt.s32.s8 	%r3134, %r3133;
	cvt.u32.u16	%r3135, %rs1987;
	cvt.s32.s8 	%r3136, %r3135;
	cvt.u32.u16	%r3137, %rs1986;
	cvt.s32.s8 	%r3138, %r3137;
	mad.lo.s32 	%r3139, %r222, %r3138, %r3130;
	mad.lo.s32 	%r3140, %r72, %r3136, %r3139;
	mad.lo.s32 	%r3141, %r73, %r3134, %r3140;
	mad.lo.s32 	%r3142, %r74, %r3132, %r3141;
	ld.const.v4.u8 	{%rs1994, %rs1995, %rs1996, %rs1997}, [matrix+996];
	cvt.u32.u16	%r3143, %rs1997;
	cvt.s32.s8 	%r3144, %r3143;
	cvt.u32.u16	%r3145, %rs1996;
	cvt.s32.s8 	%r3146, %r3145;
	cvt.u32.u16	%r3147, %rs1995;
	cvt.s32.s8 	%r3148, %r3147;
	cvt.u32.u16	%r3149, %rs1994;
	cvt.s32.s8 	%r3150, %r3149;
	mad.lo.s32 	%r3151, %r75, %r3150, %r3142;
	mad.lo.s32 	%r3152, %r76, %r3148, %r3151;
	mad.lo.s32 	%r3153, %r77, %r3146, %r3152;
	mad.lo.s32 	%r3154, %r78, %r3144, %r3153;
	ld.const.v4.u8 	{%rs2002, %rs2003, %rs2004, %rs2005}, [matrix+1000];
	cvt.u32.u16	%r3155, %rs2005;
	cvt.s32.s8 	%r3156, %r3155;
	cvt.u32.u16	%r3157, %rs2004;
	cvt.s32.s8 	%r3158, %r3157;
	cvt.u32.u16	%r3159, %rs2003;
	cvt.s32.s8 	%r3160, %r3159;
	cvt.u32.u16	%r3161, %rs2002;
	cvt.s32.s8 	%r3162, %r3161;
	mad.lo.s32 	%r3163, %r80, %r3162, %r3154;
	mad.lo.s32 	%r3164, %r81, %r3160, %r3163;
	mad.lo.s32 	%r3165, %r83, %r3158, %r3164;
	mad.lo.s32 	%r3166, %r84, %r3156, %r3165;
	ld.const.v4.u8 	{%rs2010, %rs2011, %rs2012, %rs2013}, [matrix+1004];
	cvt.u32.u16	%r3167, %rs2013;
	cvt.s32.s8 	%r3168, %r3167;
	cvt.u32.u16	%r3169, %rs2012;
	cvt.s32.s8 	%r3170, %r3169;
	cvt.u32.u16	%r3171, %rs2011;
	cvt.s32.s8 	%r3172, %r3171;
	cvt.u32.u16	%r3173, %rs2010;
	cvt.s32.s8 	%r3174, %r3173;
	mad.lo.s32 	%r3175, %r86, %r3174, %r3166;
	mad.lo.s32 	%r3176, %r87, %r3172, %r3175;
	mad.lo.s32 	%r3177, %r88, %r3170, %r3176;
	mad.lo.s32 	%r3178, %r89, %r3168, %r3177;
	ld.const.v4.u8 	{%rs2018, %rs2019, %rs2020, %rs2021}, [matrix+1008];
	cvt.u32.u16	%r3179, %rs2021;
	cvt.s32.s8 	%r3180, %r3179;
	cvt.u32.u16	%r3181, %rs2020;
	cvt.s32.s8 	%r3182, %r3181;
	cvt.u32.u16	%r3183, %rs2019;
	cvt.s32.s8 	%r3184, %r3183;
	cvt.u32.u16	%r3185, %rs2018;
	cvt.s32.s8 	%r3186, %r3185;
	mad.lo.s32 	%r3187, %r271, %r3186, %r3178;
	mad.lo.s32 	%r3188, %r91, %r3184, %r3187;
	mad.lo.s32 	%r3189, %r93, %r3182, %r3188;
	mad.lo.s32 	%r3190, %r94, %r3180, %r3189;
	ld.const.v4.u8 	{%rs2026, %rs2027, %rs2028, %rs2029}, [matrix+1012];
	cvt.u32.u16	%r3191, %rs2029;
	cvt.s32.s8 	%r3192, %r3191;
	cvt.u32.u16	%r3193, %rs2028;
	cvt.s32.s8 	%r3194, %r3193;
	cvt.u32.u16	%r3195, %rs2027;
	cvt.s32.s8 	%r3196, %r3195;
	cvt.u32.u16	%r3197, %rs2026;
	cvt.s32.s8 	%r3198, %r3197;
	mad.lo.s32 	%r3199, %r96, %r3198, %r3190;
	mad.lo.s32 	%r3200, %r97, %r3196, %r3199;
	mad.lo.s32 	%r3201, %r99, %r3194, %r3200;
	mad.lo.s32 	%r3202, %r100, %r3192, %r3201;
	ld.const.v4.u8 	{%rs2034, %rs2035, %rs2036, %rs2037}, [matrix+1016];
	cvt.u32.u16	%r3203, %rs2037;
	cvt.s32.s8 	%r3204, %r3203;
	cvt.u32.u16	%r3205, %rs2036;
	cvt.s32.s8 	%r3206, %r3205;
	cvt.u32.u16	%r3207, %rs2035;
	cvt.s32.s8 	%r3208, %r3207;
	cvt.u32.u16	%r3209, %rs2034;
	cvt.s32.s8 	%r3210, %r3209;
	mad.lo.s32 	%r3211, %r103, %r3210, %r3202;
	mad.lo.s32 	%r3212, %r104, %r3208, %r3211;
	mad.lo.s32 	%r3213, %r107, %r3206, %r3212;
	mad.lo.s32 	%r3214, %r108, %r3204, %r3213;
	ld.const.v4.u8 	{%rs2042, %rs2043, %rs2044, %rs2045}, [matrix+1020];
	cvt.u32.u16	%r3215, %rs2045;
	cvt.s32.s8 	%r3216, %r3215;
	cvt.u32.u16	%r3217, %rs2044;
	cvt.s32.s8 	%r3218, %r3217;
	cvt.u32.u16	%r3219, %rs2043;
	cvt.s32.s8 	%r3220, %r3219;
	cvt.u32.u16	%r3221, %rs2042;
	cvt.s32.s8 	%r3222, %r3221;
	mad.lo.s32 	%r3223, %r111, %r3222, %r3214;
	mad.lo.s32 	%r3224, %r112, %r3220, %r3223;
	mad.lo.s32 	%r3225, %r114, %r3218, %r3224;
	mad.lo.s32 	%r3226, %r115, %r3216, %r3225;
	shr.u32 	%r3227, %r3034, 6;
	and.b32  	%r3228, %r3227, 240;
	shr.u32 	%r3229, %r3226, 10;
	or.b32  	%r3230, %r3229, %r3228;
	xor.b32  	%r3231, %r18, %r3230;
	ld.const.v4.u8 	{%rs2050, %rs2051, %rs2052, %rs2053}, [matrix+1024];
	cvt.u32.u16	%r3232, %rs2053;
	cvt.s32.s8 	%r3233, %r3232;
	cvt.u32.u16	%r3234, %rs2052;
	cvt.s32.s8 	%r3235, %r3234;
	cvt.u32.u16	%r3236, %rs2050;
	cvt.s32.s8 	%r3237, %r3236;
	cvt.u32.u16	%r3238, %rs2051;
	cvt.s32.s8 	%r3239, %r3238;
	mul.lo.s32 	%r3240, %r34, %r3239;
	mad.lo.s32 	%r3241, %r124, %r3237, %r3240;
	mad.lo.s32 	%r3242, %r35, %r3235, %r3241;
	mad.lo.s32 	%r3243, %r36, %r3233, %r3242;
	ld.const.v4.u8 	{%rs2058, %rs2059, %rs2060, %rs2061}, [matrix+1028];
	cvt.u32.u16	%r3244, %rs2061;
	cvt.s32.s8 	%r3245, %r3244;
	cvt.u32.u16	%r3246, %rs2060;
	cvt.s32.s8 	%r3247, %r3246;
	cvt.u32.u16	%r3248, %rs2059;
	cvt.s32.s8 	%r3249, %r3248;
	cvt.u32.u16	%r3250, %rs2058;
	cvt.s32.s8 	%r3251, %r3250;
	mad.lo.s32 	%r3252, %r37, %r3251, %r3243;
	mad.lo.s32 	%r3253, %r38, %r3249, %r3252;
	mad.lo.s32 	%r3254, %r39, %r3247, %r3253;
	mad.lo.s32 	%r3255, %r40, %r3245, %r3254;
	ld.const.v4.u8 	{%rs2066, %rs2067, %rs2068, %rs2069}, [matrix+1032];
	cvt.u32.u16	%r3256, %rs2069;
	cvt.s32.s8 	%r3257, %r3256;
	cvt.u32.u16	%r3258, %rs2068;
	cvt.s32.s8 	%r3259, %r3258;
	cvt.u32.u16	%r3260, %rs2067;
	cvt.s32.s8 	%r3261, %r3260;
	cvt.u32.u16	%r3262, %rs2066;
	cvt.s32.s8 	%r3263, %r3262;
	mad.lo.s32 	%r3264, %r42, %r3263, %r3255;
	mad.lo.s32 	%r3265, %r43, %r3261, %r3264;
	mad.lo.s32 	%r3266, %r45, %r3259, %r3265;
	mad.lo.s32 	%r3267, %r46, %r3257, %r3266;
	ld.const.v4.u8 	{%rs2074, %rs2075, %rs2076, %rs2077}, [matrix+1036];
	cvt.u32.u16	%r3268, %rs2077;
	cvt.s32.s8 	%r3269, %r3268;
	cvt.u32.u16	%r3270, %rs2076;
	cvt.s32.s8 	%r3271, %r3270;
	cvt.u32.u16	%r3272, %rs2075;
	cvt.s32.s8 	%r3273, %r3272;
	cvt.u32.u16	%r3274, %rs2074;
	cvt.s32.s8 	%r3275, %r3274;
	mad.lo.s32 	%r3276, %r48, %r3275, %r3267;
	mad.lo.s32 	%r3277, %r49, %r3273, %r3276;
	mad.lo.s32 	%r3278, %r50, %r3271, %r3277;
	mad.lo.s32 	%r3279, %r51, %r3269, %r3278;
	ld.const.v4.u8 	{%rs2082, %rs2083, %rs2084, %rs2085}, [matrix+1040];
	cvt.u32.u16	%r3280, %rs2085;
	cvt.s32.s8 	%r3281, %r3280;
	cvt.u32.u16	%r3282, %rs2084;
	cvt.s32.s8 	%r3283, %r3282;
	cvt.u32.u16	%r3284, %rs2083;
	cvt.s32.s8 	%r3285, %r3284;
	cvt.u32.u16	%r3286, %rs2082;
	cvt.s32.s8 	%r3287, %r3286;
	mad.lo.s32 	%r3288, %r173, %r3287, %r3279;
	mad.lo.s32 	%r3289, %r53, %r3285, %r3288;
	mad.lo.s32 	%r3290, %r54, %r3283, %r3289;
	mad.lo.s32 	%r3291, %r55, %r3281, %r3290;
	ld.const.v4.u8 	{%rs2090, %rs2091, %rs2092, %rs2093}, [matrix+1044];
	cvt.u32.u16	%r3292, %rs2093;
	cvt.s32.s8 	%r3293, %r3292;
	cvt.u32.u16	%r3294, %rs2092;
	cvt.s32.s8 	%r3295, %r3294;
	cvt.u32.u16	%r3296, %rs2091;
	cvt.s32.s8 	%r3297, %r3296;
	cvt.u32.u16	%r3298, %rs2090;
	cvt.s32.s8 	%r3299, %r3298;
	mad.lo.s32 	%r3300, %r56, %r3299, %r3291;
	mad.lo.s32 	%r3301, %r57, %r3297, %r3300;
	mad.lo.s32 	%r3302, %r58, %r3295, %r3301;
	mad.lo.s32 	%r3303, %r59, %r3293, %r3302;
	ld.const.v4.u8 	{%rs2098, %rs2099, %rs2100, %rs2101}, [matrix+1048];
	cvt.u32.u16	%r3304, %rs2101;
	cvt.s32.s8 	%r3305, %r3304;
	cvt.u32.u16	%r3306, %rs2100;
	cvt.s32.s8 	%r3307, %r3306;
	cvt.u32.u16	%r3308, %rs2099;
	cvt.s32.s8 	%r3309, %r3308;
	cvt.u32.u16	%r3310, %rs2098;
	cvt.s32.s8 	%r3311, %r3310;
	mad.lo.s32 	%r3312, %r61, %r3311, %r3303;
	mad.lo.s32 	%r3313, %r62, %r3309, %r3312;
	mad.lo.s32 	%r3314, %r64, %r3307, %r3313;
	mad.lo.s32 	%r3315, %r65, %r3305, %r3314;
	ld.const.v4.u8 	{%rs2106, %rs2107, %rs2108, %rs2109}, [matrix+1052];
	cvt.u32.u16	%r3316, %rs2109;
	cvt.s32.s8 	%r3317, %r3316;
	cvt.u32.u16	%r3318, %rs2108;
	cvt.s32.s8 	%r3319, %r3318;
	cvt.u32.u16	%r3320, %rs2107;
	cvt.s32.s8 	%r3321, %r3320;
	cvt.u32.u16	%r3322, %rs2106;
	cvt.s32.s8 	%r3323, %r3322;
	mad.lo.s32 	%r3324, %r67, %r3323, %r3315;
	mad.lo.s32 	%r3325, %r68, %r3321, %r3324;
	mad.lo.s32 	%r3326, %r69, %r3319, %r3325;
	mad.lo.s32 	%r3327, %r70, %r3317, %r3326;
	ld.const.v4.u8 	{%rs2114, %rs2115, %rs2116, %rs2117}, [matrix+1056];
	cvt.u32.u16	%r3328, %rs2117;
	cvt.s32.s8 	%r3329, %r3328;
	cvt.u32.u16	%r3330, %rs2116;
	cvt.s32.s8 	%r3331, %r3330;
	cvt.u32.u16	%r3332, %rs2115;
	cvt.s32.s8 	%r3333, %r3332;
	cvt.u32.u16	%r3334, %rs2114;
	cvt.s32.s8 	%r3335, %r3334;
	mad.lo.s32 	%r3336, %r222, %r3335, %r3327;
	mad.lo.s32 	%r3337, %r72, %r3333, %r3336;
	mad.lo.s32 	%r3338, %r73, %r3331, %r3337;
	mad.lo.s32 	%r3339, %r74, %r3329, %r3338;
	ld.const.v4.u8 	{%rs2122, %rs2123, %rs2124, %rs2125}, [matrix+1060];
	cvt.u32.u16	%r3340, %rs2125;
	cvt.s32.s8 	%r3341, %r3340;
	cvt.u32.u16	%r3342, %rs2124;
	cvt.s32.s8 	%r3343, %r3342;
	cvt.u32.u16	%r3344, %rs2123;
	cvt.s32.s8 	%r3345, %r3344;
	cvt.u32.u16	%r3346, %rs2122;
	cvt.s32.s8 	%r3347, %r3346;
	mad.lo.s32 	%r3348, %r75, %r3347, %r3339;
	mad.lo.s32 	%r3349, %r76, %r3345, %r3348;
	mad.lo.s32 	%r3350, %r77, %r3343, %r3349;
	mad.lo.s32 	%r3351, %r78, %r3341, %r3350;
	ld.const.v4.u8 	{%rs2130, %rs2131, %rs2132, %rs2133}, [matrix+1064];
	cvt.u32.u16	%r3352, %rs2133;
	cvt.s32.s8 	%r3353, %r3352;
	cvt.u32.u16	%r3354, %rs2132;
	cvt.s32.s8 	%r3355, %r3354;
	cvt.u32.u16	%r3356, %rs2131;
	cvt.s32.s8 	%r3357, %r3356;
	cvt.u32.u16	%r3358, %rs2130;
	cvt.s32.s8 	%r3359, %r3358;
	mad.lo.s32 	%r3360, %r80, %r3359, %r3351;
	mad.lo.s32 	%r3361, %r81, %r3357, %r3360;
	mad.lo.s32 	%r3362, %r83, %r3355, %r3361;
	mad.lo.s32 	%r3363, %r84, %r3353, %r3362;
	ld.const.v4.u8 	{%rs2138, %rs2139, %rs2140, %rs2141}, [matrix+1068];
	cvt.u32.u16	%r3364, %rs2141;
	cvt.s32.s8 	%r3365, %r3364;
	cvt.u32.u16	%r3366, %rs2140;
	cvt.s32.s8 	%r3367, %r3366;
	cvt.u32.u16	%r3368, %rs2139;
	cvt.s32.s8 	%r3369, %r3368;
	cvt.u32.u16	%r3370, %rs2138;
	cvt.s32.s8 	%r3371, %r3370;
	mad.lo.s32 	%r3372, %r86, %r3371, %r3363;
	mad.lo.s32 	%r3373, %r87, %r3369, %r3372;
	mad.lo.s32 	%r3374, %r88, %r3367, %r3373;
	mad.lo.s32 	%r3375, %r89, %r3365, %r3374;
	ld.const.v4.u8 	{%rs2146, %rs2147, %rs2148, %rs2149}, [matrix+1072];
	cvt.u32.u16	%r3376, %rs2149;
	cvt.s32.s8 	%r3377, %r3376;
	cvt.u32.u16	%r3378, %rs2148;
	cvt.s32.s8 	%r3379, %r3378;
	cvt.u32.u16	%r3380, %rs2147;
	cvt.s32.s8 	%r3381, %r3380;
	cvt.u32.u16	%r3382, %rs2146;
	cvt.s32.s8 	%r3383, %r3382;
	mad.lo.s32 	%r3384, %r271, %r3383, %r3375;
	mad.lo.s32 	%r3385, %r91, %r3381, %r3384;
	mad.lo.s32 	%r3386, %r93, %r3379, %r3385;
	mad.lo.s32 	%r3387, %r94, %r3377, %r3386;
	ld.const.v4.u8 	{%rs2154, %rs2155, %rs2156, %rs2157}, [matrix+1076];
	cvt.u32.u16	%r3388, %rs2157;
	cvt.s32.s8 	%r3389, %r3388;
	cvt.u32.u16	%r3390, %rs2156;
	cvt.s32.s8 	%r3391, %r3390;
	cvt.u32.u16	%r3392, %rs2155;
	cvt.s32.s8 	%r3393, %r3392;
	cvt.u32.u16	%r3394, %rs2154;
	cvt.s32.s8 	%r3395, %r3394;
	mad.lo.s32 	%r3396, %r96, %r3395, %r3387;
	mad.lo.s32 	%r3397, %r97, %r3393, %r3396;
	mad.lo.s32 	%r3398, %r99, %r3391, %r3397;
	mad.lo.s32 	%r3399, %r100, %r3389, %r3398;
	ld.const.v4.u8 	{%rs2162, %rs2163, %rs2164, %rs2165}, [matrix+1080];
	cvt.u32.u16	%r3400, %rs2165;
	cvt.s32.s8 	%r3401, %r3400;
	cvt.u32.u16	%r3402, %rs2164;
	cvt.s32.s8 	%r3403, %r3402;
	cvt.u32.u16	%r3404, %rs2163;
	cvt.s32.s8 	%r3405, %r3404;
	cvt.u32.u16	%r3406, %rs2162;
	cvt.s32.s8 	%r3407, %r3406;
	mad.lo.s32 	%r3408, %r103, %r3407, %r3399;
	mad.lo.s32 	%r3409, %r104, %r3405, %r3408;
	mad.lo.s32 	%r3410, %r107, %r3403, %r3409;
	mad.lo.s32 	%r3411, %r108, %r3401, %r3410;
	ld.const.v4.u8 	{%rs2170, %rs2171, %rs2172, %rs2173}, [matrix+1084];
	cvt.u32.u16	%r3412, %rs2173;
	cvt.s32.s8 	%r3413, %r3412;
	cvt.u32.u16	%r3414, %rs2172;
	cvt.s32.s8 	%r3415, %r3414;
	cvt.u32.u16	%r3416, %rs2171;
	cvt.s32.s8 	%r3417, %r3416;
	cvt.u32.u16	%r3418, %rs2170;
	cvt.s32.s8 	%r3419, %r3418;
	mad.lo.s32 	%r3420, %r111, %r3419, %r3411;
	mad.lo.s32 	%r3421, %r112, %r3417, %r3420;
	mad.lo.s32 	%r3422, %r114, %r3415, %r3421;
	mad.lo.s32 	%r3423, %r115, %r3413, %r3422;
	ld.const.v4.u8 	{%rs2178, %rs2179, %rs2180, %rs2181}, [matrix+1088];
	cvt.u32.u16	%r3424, %rs2181;
	cvt.s32.s8 	%r3425, %r3424;
	cvt.u32.u16	%r3426, %rs2180;
	cvt.s32.s8 	%r3427, %r3426;
	cvt.u32.u16	%r3428, %rs2178;
	cvt.s32.s8 	%r3429, %r3428;
	cvt.u32.u16	%r3430, %rs2179;
	cvt.s32.s8 	%r3431, %r3430;
	mul.lo.s32 	%r3432, %r34, %r3431;
	mad.lo.s32 	%r3433, %r124, %r3429, %r3432;
	mad.lo.s32 	%r3434, %r35, %r3427, %r3433;
	mad.lo.s32 	%r3435, %r36, %r3425, %r3434;
	ld.const.v4.u8 	{%rs2186, %rs2187, %rs2188, %rs2189}, [matrix+1092];
	cvt.u32.u16	%r3436, %rs2189;
	cvt.s32.s8 	%r3437, %r3436;
	cvt.u32.u16	%r3438, %rs2188;
	cvt.s32.s8 	%r3439, %r3438;
	cvt.u32.u16	%r3440, %rs2187;
	cvt.s32.s8 	%r3441, %r3440;
	cvt.u32.u16	%r3442, %rs2186;
	cvt.s32.s8 	%r3443, %r3442;
	mad.lo.s32 	%r3444, %r37, %r3443, %r3435;
	mad.lo.s32 	%r3445, %r38, %r3441, %r3444;
	mad.lo.s32 	%r3446, %r39, %r3439, %r3445;
	mad.lo.s32 	%r3447, %r40, %r3437, %r3446;
	ld.const.v4.u8 	{%rs2194, %rs2195, %rs2196, %rs2197}, [matrix+1096];
	cvt.u32.u16	%r3448, %rs2197;
	cvt.s32.s8 	%r3449, %r3448;
	cvt.u32.u16	%r3450, %rs2196;
	cvt.s32.s8 	%r3451, %r3450;
	cvt.u32.u16	%r3452, %rs2195;
	cvt.s32.s8 	%r3453, %r3452;
	cvt.u32.u16	%r3454, %rs2194;
	cvt.s32.s8 	%r3455, %r3454;
	mad.lo.s32 	%r3456, %r42, %r3455, %r3447;
	mad.lo.s32 	%r3457, %r43, %r3453, %r3456;
	mad.lo.s32 	%r3458, %r45, %r3451, %r3457;
	mad.lo.s32 	%r3459, %r46, %r3449, %r3458;
	ld.const.v4.u8 	{%rs2202, %rs2203, %rs2204, %rs2205}, [matrix+1100];
	cvt.u32.u16	%r3460, %rs2205;
	cvt.s32.s8 	%r3461, %r3460;
	cvt.u32.u16	%r3462, %rs2204;
	cvt.s32.s8 	%r3463, %r3462;
	cvt.u32.u16	%r3464, %rs2203;
	cvt.s32.s8 	%r3465, %r3464;
	cvt.u32.u16	%r3466, %rs2202;
	cvt.s32.s8 	%r3467, %r3466;
	mad.lo.s32 	%r3468, %r48, %r3467, %r3459;
	mad.lo.s32 	%r3469, %r49, %r3465, %r3468;
	mad.lo.s32 	%r3470, %r50, %r3463, %r3469;
	mad.lo.s32 	%r3471, %r51, %r3461, %r3470;
	ld.const.v4.u8 	{%rs2210, %rs2211, %rs2212, %rs2213}, [matrix+1104];
	cvt.u32.u16	%r3472, %rs2213;
	cvt.s32.s8 	%r3473, %r3472;
	cvt.u32.u16	%r3474, %rs2212;
	cvt.s32.s8 	%r3475, %r3474;
	cvt.u32.u16	%r3476, %rs2211;
	cvt.s32.s8 	%r3477, %r3476;
	cvt.u32.u16	%r3478, %rs2210;
	cvt.s32.s8 	%r3479, %r3478;
	mad.lo.s32 	%r3480, %r173, %r3479, %r3471;
	mad.lo.s32 	%r3481, %r53, %r3477, %r3480;
	mad.lo.s32 	%r3482, %r54, %r3475, %r3481;
	mad.lo.s32 	%r3483, %r55, %r3473, %r3482;
	ld.const.v4.u8 	{%rs2218, %rs2219, %rs2220, %rs2221}, [matrix+1108];
	cvt.u32.u16	%r3484, %rs2221;
	cvt.s32.s8 	%r3485, %r3484;
	cvt.u32.u16	%r3486, %rs2220;
	cvt.s32.s8 	%r3487, %r3486;
	cvt.u32.u16	%r3488, %rs2219;
	cvt.s32.s8 	%r3489, %r3488;
	cvt.u32.u16	%r3490, %rs2218;
	cvt.s32.s8 	%r3491, %r3490;
	mad.lo.s32 	%r3492, %r56, %r3491, %r3483;
	mad.lo.s32 	%r3493, %r57, %r3489, %r3492;
	mad.lo.s32 	%r3494, %r58, %r3487, %r3493;
	mad.lo.s32 	%r3495, %r59, %r3485, %r3494;
	ld.const.v4.u8 	{%rs2226, %rs2227, %rs2228, %rs2229}, [matrix+1112];
	cvt.u32.u16	%r3496, %rs2229;
	cvt.s32.s8 	%r3497, %r3496;
	cvt.u32.u16	%r3498, %rs2228;
	cvt.s32.s8 	%r3499, %r3498;
	cvt.u32.u16	%r3500, %rs2227;
	cvt.s32.s8 	%r3501, %r3500;
	cvt.u32.u16	%r3502, %rs2226;
	cvt.s32.s8 	%r3503, %r3502;
	mad.lo.s32 	%r3504, %r61, %r3503, %r3495;
	mad.lo.s32 	%r3505, %r62, %r3501, %r3504;
	mad.lo.s32 	%r3506, %r64, %r3499, %r3505;
	mad.lo.s32 	%r3507, %r65, %r3497, %r3506;
	ld.const.v4.u8 	{%rs2234, %rs2235, %rs2236, %rs2237}, [matrix+1116];
	cvt.u32.u16	%r3508, %rs2237;
	cvt.s32.s8 	%r3509, %r3508;
	cvt.u32.u16	%r3510, %rs2236;
	cvt.s32.s8 	%r3511, %r3510;
	cvt.u32.u16	%r3512, %rs2235;
	cvt.s32.s8 	%r3513, %r3512;
	cvt.u32.u16	%r3514, %rs2234;
	cvt.s32.s8 	%r3515, %r3514;
	mad.lo.s32 	%r3516, %r67, %r3515, %r3507;
	mad.lo.s32 	%r3517, %r68, %r3513, %r3516;
	mad.lo.s32 	%r3518, %r69, %r3511, %r3517;
	mad.lo.s32 	%r3519, %r70, %r3509, %r3518;
	ld.const.v4.u8 	{%rs2242, %rs2243, %rs2244, %rs2245}, [matrix+1120];
	cvt.u32.u16	%r3520, %rs2245;
	cvt.s32.s8 	%r3521, %r3520;
	cvt.u32.u16	%r3522, %rs2244;
	cvt.s32.s8 	%r3523, %r3522;
	cvt.u32.u16	%r3524, %rs2243;
	cvt.s32.s8 	%r3525, %r3524;
	cvt.u32.u16	%r3526, %rs2242;
	cvt.s32.s8 	%r3527, %r3526;
	mad.lo.s32 	%r3528, %r222, %r3527, %r3519;
	mad.lo.s32 	%r3529, %r72, %r3525, %r3528;
	mad.lo.s32 	%r3530, %r73, %r3523, %r3529;
	mad.lo.s32 	%r3531, %r74, %r3521, %r3530;
	ld.const.v4.u8 	{%rs2250, %rs2251, %rs2252, %rs2253}, [matrix+1124];
	cvt.u32.u16	%r3532, %rs2253;
	cvt.s32.s8 	%r3533, %r3532;
	cvt.u32.u16	%r3534, %rs2252;
	cvt.s32.s8 	%r3535, %r3534;
	cvt.u32.u16	%r3536, %rs2251;
	cvt.s32.s8 	%r3537, %r3536;
	cvt.u32.u16	%r3538, %rs2250;
	cvt.s32.s8 	%r3539, %r3538;
	mad.lo.s32 	%r3540, %r75, %r3539, %r3531;
	mad.lo.s32 	%r3541, %r76, %r3537, %r3540;
	mad.lo.s32 	%r3542, %r77, %r3535, %r3541;
	mad.lo.s32 	%r3543, %r78, %r3533, %r3542;
	ld.const.v4.u8 	{%rs2258, %rs2259, %rs2260, %rs2261}, [matrix+1128];
	cvt.u32.u16	%r3544, %rs2261;
	cvt.s32.s8 	%r3545, %r3544;
	cvt.u32.u16	%r3546, %rs2260;
	cvt.s32.s8 	%r3547, %r3546;
	cvt.u32.u16	%r3548, %rs2259;
	cvt.s32.s8 	%r3549, %r3548;
	cvt.u32.u16	%r3550, %rs2258;
	cvt.s32.s8 	%r3551, %r3550;
	mad.lo.s32 	%r3552, %r80, %r3551, %r3543;
	mad.lo.s32 	%r3553, %r81, %r3549, %r3552;
	mad.lo.s32 	%r3554, %r83, %r3547, %r3553;
	mad.lo.s32 	%r3555, %r84, %r3545, %r3554;
	ld.const.v4.u8 	{%rs2266, %rs2267, %rs2268, %rs2269}, [matrix+1132];
	cvt.u32.u16	%r3556, %rs2269;
	cvt.s32.s8 	%r3557, %r3556;
	cvt.u32.u16	%r3558, %rs2268;
	cvt.s32.s8 	%r3559, %r3558;
	cvt.u32.u16	%r3560, %rs2267;
	cvt.s32.s8 	%r3561, %r3560;
	cvt.u32.u16	%r3562, %rs2266;
	cvt.s32.s8 	%r3563, %r3562;
	mad.lo.s32 	%r3564, %r86, %r3563, %r3555;
	mad.lo.s32 	%r3565, %r87, %r3561, %r3564;
	mad.lo.s32 	%r3566, %r88, %r3559, %r3565;
	mad.lo.s32 	%r3567, %r89, %r3557, %r3566;
	ld.const.v4.u8 	{%rs2274, %rs2275, %rs2276, %rs2277}, [matrix+1136];
	cvt.u32.u16	%r3568, %rs2277;
	cvt.s32.s8 	%r3569, %r3568;
	cvt.u32.u16	%r3570, %rs2276;
	cvt.s32.s8 	%r3571, %r3570;
	cvt.u32.u16	%r3572, %rs2275;
	cvt.s32.s8 	%r3573, %r3572;
	cvt.u32.u16	%r3574, %rs2274;
	cvt.s32.s8 	%r3575, %r3574;
	mad.lo.s32 	%r3576, %r271, %r3575, %r3567;
	mad.lo.s32 	%r3577, %r91, %r3573, %r3576;
	mad.lo.s32 	%r3578, %r93, %r3571, %r3577;
	mad.lo.s32 	%r3579, %r94, %r3569, %r3578;
	ld.const.v4.u8 	{%rs2282, %rs2283, %rs2284, %rs2285}, [matrix+1140];
	cvt.u32.u16	%r3580, %rs2285;
	cvt.s32.s8 	%r3581, %r3580;
	cvt.u32.u16	%r3582, %rs2284;
	cvt.s32.s8 	%r3583, %r3582;
	cvt.u32.u16	%r3584, %rs2283;
	cvt.s32.s8 	%r3585, %r3584;
	cvt.u32.u16	%r3586, %rs2282;
	cvt.s32.s8 	%r3587, %r3586;
	mad.lo.s32 	%r3588, %r96, %r3587, %r3579;
	mad.lo.s32 	%r3589, %r97, %r3585, %r3588;
	mad.lo.s32 	%r3590, %r99, %r3583, %r3589;
	mad.lo.s32 	%r3591, %r100, %r3581, %r3590;
	ld.const.v4.u8 	{%rs2290, %rs2291, %rs2292, %rs2293}, [matrix+1144];
	cvt.u32.u16	%r3592, %rs2293;
	cvt.s32.s8 	%r3593, %r3592;
	cvt.u32.u16	%r3594, %rs2292;
	cvt.s32.s8 	%r3595, %r3594;
	cvt.u32.u16	%r3596, %rs2291;
	cvt.s32.s8 	%r3597, %r3596;
	cvt.u32.u16	%r3598, %rs2290;
	cvt.s32.s8 	%r3599, %r3598;
	mad.lo.s32 	%r3600, %r103, %r3599, %r3591;
	mad.lo.s32 	%r3601, %r104, %r3597, %r3600;
	mad.lo.s32 	%r3602, %r107, %r3595, %r3601;
	mad.lo.s32 	%r3603, %r108, %r3593, %r3602;
	ld.const.v4.u8 	{%rs2298, %rs2299, %rs2300, %rs2301}, [matrix+1148];
	cvt.u32.u16	%r3604, %rs2301;
	cvt.s32.s8 	%r3605, %r3604;
	cvt.u32.u16	%r3606, %rs2300;
	cvt.s32.s8 	%r3607, %r3606;
	cvt.u32.u16	%r3608, %rs2299;
	cvt.s32.s8 	%r3609, %r3608;
	cvt.u32.u16	%r3610, %rs2298;
	cvt.s32.s8 	%r3611, %r3610;
	mad.lo.s32 	%r3612, %r111, %r3611, %r3603;
	mad.lo.s32 	%r3613, %r112, %r3609, %r3612;
	mad.lo.s32 	%r3614, %r114, %r3607, %r3613;
	mad.lo.s32 	%r3615, %r115, %r3605, %r3614;
	shr.u32 	%r3616, %r3423, 6;
	and.b32  	%r3617, %r3616, 240;
	shr.u32 	%r3618, %r3615, 10;
	or.b32  	%r3619, %r3618, %r3617;
	xor.b32  	%r3620, %r52, %r3619;
	cvt.u64.u32	%rd387, %r3620;
	ld.const.v4.u8 	{%rs2306, %rs2307, %rs2308, %rs2309}, [matrix+1152];
	cvt.u32.u16	%r3621, %rs2309;
	cvt.s32.s8 	%r3622, %r3621;
	cvt.u32.u16	%r3623, %rs2308;
	cvt.s32.s8 	%r3624, %r3623;
	cvt.u32.u16	%r3625, %rs2306;
	cvt.s32.s8 	%r3626, %r3625;
	cvt.u32.u16	%r3627, %rs2307;
	cvt.s32.s8 	%r3628, %r3627;
	mul.lo.s32 	%r3629, %r34, %r3628;
	mad.lo.s32 	%r3630, %r124, %r3626, %r3629;
	mad.lo.s32 	%r3631, %r35, %r3624, %r3630;
	mad.lo.s32 	%r3632, %r36, %r3622, %r3631;
	ld.const.v4.u8 	{%rs2314, %rs2315, %rs2316, %rs2317}, [matrix+1156];
	cvt.u32.u16	%r3633, %rs2317;
	cvt.s32.s8 	%r3634, %r3633;
	cvt.u32.u16	%r3635, %rs2316;
	cvt.s32.s8 	%r3636, %r3635;
	cvt.u32.u16	%r3637, %rs2315;
	cvt.s32.s8 	%r3638, %r3637;
	cvt.u32.u16	%r3639, %rs2314;
	cvt.s32.s8 	%r3640, %r3639;
	mad.lo.s32 	%r3641, %r37, %r3640, %r3632;
	mad.lo.s32 	%r3642, %r38, %r3638, %r3641;
	mad.lo.s32 	%r3643, %r39, %r3636, %r3642;
	mad.lo.s32 	%r3644, %r40, %r3634, %r3643;
	ld.const.v4.u8 	{%rs2322, %rs2323, %rs2324, %rs2325}, [matrix+1160];
	cvt.u32.u16	%r3645, %rs2325;
	cvt.s32.s8 	%r3646, %r3645;
	cvt.u32.u16	%r3647, %rs2324;
	cvt.s32.s8 	%r3648, %r3647;
	cvt.u32.u16	%r3649, %rs2323;
	cvt.s32.s8 	%r3650, %r3649;
	cvt.u32.u16	%r3651, %rs2322;
	cvt.s32.s8 	%r3652, %r3651;
	mad.lo.s32 	%r3653, %r42, %r3652, %r3644;
	mad.lo.s32 	%r3654, %r43, %r3650, %r3653;
	mad.lo.s32 	%r3655, %r45, %r3648, %r3654;
	mad.lo.s32 	%r3656, %r46, %r3646, %r3655;
	ld.const.v4.u8 	{%rs2330, %rs2331, %rs2332, %rs2333}, [matrix+1164];
	cvt.u32.u16	%r3657, %rs2333;
	cvt.s32.s8 	%r3658, %r3657;
	cvt.u32.u16	%r3659, %rs2332;
	cvt.s32.s8 	%r3660, %r3659;
	cvt.u32.u16	%r3661, %rs2331;
	cvt.s32.s8 	%r3662, %r3661;
	cvt.u32.u16	%r3663, %rs2330;
	cvt.s32.s8 	%r3664, %r3663;
	mad.lo.s32 	%r3665, %r48, %r3664, %r3656;
	mad.lo.s32 	%r3666, %r49, %r3662, %r3665;
	mad.lo.s32 	%r3667, %r50, %r3660, %r3666;
	mad.lo.s32 	%r3668, %r51, %r3658, %r3667;
	ld.const.v4.u8 	{%rs2338, %rs2339, %rs2340, %rs2341}, [matrix+1168];
	cvt.u32.u16	%r3669, %rs2341;
	cvt.s32.s8 	%r3670, %r3669;
	cvt.u32.u16	%r3671, %rs2340;
	cvt.s32.s8 	%r3672, %r3671;
	cvt.u32.u16	%r3673, %rs2339;
	cvt.s32.s8 	%r3674, %r3673;
	cvt.u32.u16	%r3675, %rs2338;
	cvt.s32.s8 	%r3676, %r3675;
	mad.lo.s32 	%r3677, %r173, %r3676, %r3668;
	mad.lo.s32 	%r3678, %r53, %r3674, %r3677;
	mad.lo.s32 	%r3679, %r54, %r3672, %r3678;
	mad.lo.s32 	%r3680, %r55, %r3670, %r3679;
	ld.const.v4.u8 	{%rs2346, %rs2347, %rs2348, %rs2349}, [matrix+1172];
	cvt.u32.u16	%r3681, %rs2349;
	cvt.s32.s8 	%r3682, %r3681;
	cvt.u32.u16	%r3683, %rs2348;
	cvt.s32.s8 	%r3684, %r3683;
	cvt.u32.u16	%r3685, %rs2347;
	cvt.s32.s8 	%r3686, %r3685;
	cvt.u32.u16	%r3687, %rs2346;
	cvt.s32.s8 	%r3688, %r3687;
	mad.lo.s32 	%r3689, %r56, %r3688, %r3680;
	mad.lo.s32 	%r3690, %r57, %r3686, %r3689;
	mad.lo.s32 	%r3691, %r58, %r3684, %r3690;
	mad.lo.s32 	%r3692, %r59, %r3682, %r3691;
	ld.const.v4.u8 	{%rs2354, %rs2355, %rs2356, %rs2357}, [matrix+1176];
	cvt.u32.u16	%r3693, %rs2357;
	cvt.s32.s8 	%r3694, %r3693;
	cvt.u32.u16	%r3695, %rs2356;
	cvt.s32.s8 	%r3696, %r3695;
	cvt.u32.u16	%r3697, %rs2355;
	cvt.s32.s8 	%r3698, %r3697;
	cvt.u32.u16	%r3699, %rs2354;
	cvt.s32.s8 	%r3700, %r3699;
	mad.lo.s32 	%r3701, %r61, %r3700, %r3692;
	mad.lo.s32 	%r3702, %r62, %r3698, %r3701;
	mad.lo.s32 	%r3703, %r64, %r3696, %r3702;
	mad.lo.s32 	%r3704, %r65, %r3694, %r3703;
	ld.const.v4.u8 	{%rs2362, %rs2363, %rs2364, %rs2365}, [matrix+1180];
	cvt.u32.u16	%r3705, %rs2365;
	cvt.s32.s8 	%r3706, %r3705;
	cvt.u32.u16	%r3707, %rs2364;
	cvt.s32.s8 	%r3708, %r3707;
	cvt.u32.u16	%r3709, %rs2363;
	cvt.s32.s8 	%r3710, %r3709;
	cvt.u32.u16	%r3711, %rs2362;
	cvt.s32.s8 	%r3712, %r3711;
	mad.lo.s32 	%r3713, %r67, %r3712, %r3704;
	mad.lo.s32 	%r3714, %r68, %r3710, %r3713;
	mad.lo.s32 	%r3715, %r69, %r3708, %r3714;
	mad.lo.s32 	%r3716, %r70, %r3706, %r3715;
	ld.const.v4.u8 	{%rs2370, %rs2371, %rs2372, %rs2373}, [matrix+1184];
	cvt.u32.u16	%r3717, %rs2373;
	cvt.s32.s8 	%r3718, %r3717;
	cvt.u32.u16	%r3719, %rs2372;
	cvt.s32.s8 	%r3720, %r3719;
	cvt.u32.u16	%r3721, %rs2371;
	cvt.s32.s8 	%r3722, %r3721;
	cvt.u32.u16	%r3723, %rs2370;
	cvt.s32.s8 	%r3724, %r3723;
	mad.lo.s32 	%r3725, %r222, %r3724, %r3716;
	mad.lo.s32 	%r3726, %r72, %r3722, %r3725;
	mad.lo.s32 	%r3727, %r73, %r3720, %r3726;
	mad.lo.s32 	%r3728, %r74, %r3718, %r3727;
	ld.const.v4.u8 	{%rs2378, %rs2379, %rs2380, %rs2381}, [matrix+1188];
	cvt.u32.u16	%r3729, %rs2381;
	cvt.s32.s8 	%r3730, %r3729;
	cvt.u32.u16	%r3731, %rs2380;
	cvt.s32.s8 	%r3732, %r3731;
	cvt.u32.u16	%r3733, %rs2379;
	cvt.s32.s8 	%r3734, %r3733;
	cvt.u32.u16	%r3735, %rs2378;
	cvt.s32.s8 	%r3736, %r3735;
	mad.lo.s32 	%r3737, %r75, %r3736, %r3728;
	mad.lo.s32 	%r3738, %r76, %r3734, %r3737;
	mad.lo.s32 	%r3739, %r77, %r3732, %r3738;
	mad.lo.s32 	%r3740, %r78, %r3730, %r3739;
	ld.const.v4.u8 	{%rs2386, %rs2387, %rs2388, %rs2389}, [matrix+1192];
	cvt.u32.u16	%r3741, %rs2389;
	cvt.s32.s8 	%r3742, %r3741;
	cvt.u32.u16	%r3743, %rs2388;
	cvt.s32.s8 	%r3744, %r3743;
	cvt.u32.u16	%r3745, %rs2387;
	cvt.s32.s8 	%r3746, %r3745;
	cvt.u32.u16	%r3747, %rs2386;
	cvt.s32.s8 	%r3748, %r3747;
	mad.lo.s32 	%r3749, %r80, %r3748, %r3740;
	mad.lo.s32 	%r3750, %r81, %r3746, %r3749;
	mad.lo.s32 	%r3751, %r83, %r3744, %r3750;
	mad.lo.s32 	%r3752, %r84, %r3742, %r3751;
	ld.const.v4.u8 	{%rs2394, %rs2395, %rs2396, %rs2397}, [matrix+1196];
	cvt.u32.u16	%r3753, %rs2397;
	cvt.s32.s8 	%r3754, %r3753;
	cvt.u32.u16	%r3755, %rs2396;
	cvt.s32.s8 	%r3756, %r3755;
	cvt.u32.u16	%r3757, %rs2395;
	cvt.s32.s8 	%r3758, %r3757;
	cvt.u32.u16	%r3759, %rs2394;
	cvt.s32.s8 	%r3760, %r3759;
	mad.lo.s32 	%r3761, %r86, %r3760, %r3752;
	mad.lo.s32 	%r3762, %r87, %r3758, %r3761;
	mad.lo.s32 	%r3763, %r88, %r3756, %r3762;
	mad.lo.s32 	%r3764, %r89, %r3754, %r3763;
	ld.const.v4.u8 	{%rs2402, %rs2403, %rs2404, %rs2405}, [matrix+1200];
	cvt.u32.u16	%r3765, %rs2405;
	cvt.s32.s8 	%r3766, %r3765;
	cvt.u32.u16	%r3767, %rs2404;
	cvt.s32.s8 	%r3768, %r3767;
	cvt.u32.u16	%r3769, %rs2403;
	cvt.s32.s8 	%r3770, %r3769;
	cvt.u32.u16	%r3771, %rs2402;
	cvt.s32.s8 	%r3772, %r3771;
	mad.lo.s32 	%r3773, %r271, %r3772, %r3764;
	mad.lo.s32 	%r3774, %r91, %r3770, %r3773;
	mad.lo.s32 	%r3775, %r93, %r3768, %r3774;
	mad.lo.s32 	%r3776, %r94, %r3766, %r3775;
	ld.const.v4.u8 	{%rs2410, %rs2411, %rs2412, %rs2413}, [matrix+1204];
	cvt.u32.u16	%r3777, %rs2413;
	cvt.s32.s8 	%r3778, %r3777;
	cvt.u32.u16	%r3779, %rs2412;
	cvt.s32.s8 	%r3780, %r3779;
	cvt.u32.u16	%r3781, %rs2411;
	cvt.s32.s8 	%r3782, %r3781;
	cvt.u32.u16	%r3783, %rs2410;
	cvt.s32.s8 	%r3784, %r3783;
	mad.lo.s32 	%r3785, %r96, %r3784, %r3776;
	mad.lo.s32 	%r3786, %r97, %r3782, %r3785;
	mad.lo.s32 	%r3787, %r99, %r3780, %r3786;
	mad.lo.s32 	%r3788, %r100, %r3778, %r3787;
	ld.const.v4.u8 	{%rs2418, %rs2419, %rs2420, %rs2421}, [matrix+1208];
	cvt.u32.u16	%r3789, %rs2421;
	cvt.s32.s8 	%r3790, %r3789;
	cvt.u32.u16	%r3791, %rs2420;
	cvt.s32.s8 	%r3792, %r3791;
	cvt.u32.u16	%r3793, %rs2419;
	cvt.s32.s8 	%r3794, %r3793;
	cvt.u32.u16	%r3795, %rs2418;
	cvt.s32.s8 	%r3796, %r3795;
	mad.lo.s32 	%r3797, %r103, %r3796, %r3788;
	mad.lo.s32 	%r3798, %r104, %r3794, %r3797;
	mad.lo.s32 	%r3799, %r107, %r3792, %r3798;
	mad.lo.s32 	%r3800, %r108, %r3790, %r3799;
	ld.const.v4.u8 	{%rs2426, %rs2427, %rs2428, %rs2429}, [matrix+1212];
	cvt.u32.u16	%r3801, %rs2429;
	cvt.s32.s8 	%r3802, %r3801;
	cvt.u32.u16	%r3803, %rs2428;
	cvt.s32.s8 	%r3804, %r3803;
	cvt.u32.u16	%r3805, %rs2427;
	cvt.s32.s8 	%r3806, %r3805;
	cvt.u32.u16	%r3807, %rs2426;
	cvt.s32.s8 	%r3808, %r3807;
	mad.lo.s32 	%r3809, %r111, %r3808, %r3800;
	mad.lo.s32 	%r3810, %r112, %r3806, %r3809;
	mad.lo.s32 	%r3811, %r114, %r3804, %r3810;
	mad.lo.s32 	%r3812, %r115, %r3802, %r3811;
	ld.const.v4.u8 	{%rs2434, %rs2435, %rs2436, %rs2437}, [matrix+1216];
	cvt.u32.u16	%r3813, %rs2437;
	cvt.s32.s8 	%r3814, %r3813;
	cvt.u32.u16	%r3815, %rs2436;
	cvt.s32.s8 	%r3816, %r3815;
	cvt.u32.u16	%r3817, %rs2434;
	cvt.s32.s8 	%r3818, %r3817;
	cvt.u32.u16	%r3819, %rs2435;
	cvt.s32.s8 	%r3820, %r3819;
	mul.lo.s32 	%r3821, %r34, %r3820;
	mad.lo.s32 	%r3822, %r124, %r3818, %r3821;
	mad.lo.s32 	%r3823, %r35, %r3816, %r3822;
	mad.lo.s32 	%r3824, %r36, %r3814, %r3823;
	ld.const.v4.u8 	{%rs2442, %rs2443, %rs2444, %rs2445}, [matrix+1220];
	cvt.u32.u16	%r3825, %rs2445;
	cvt.s32.s8 	%r3826, %r3825;
	cvt.u32.u16	%r3827, %rs2444;
	cvt.s32.s8 	%r3828, %r3827;
	cvt.u32.u16	%r3829, %rs2443;
	cvt.s32.s8 	%r3830, %r3829;
	cvt.u32.u16	%r3831, %rs2442;
	cvt.s32.s8 	%r3832, %r3831;
	mad.lo.s32 	%r3833, %r37, %r3832, %r3824;
	mad.lo.s32 	%r3834, %r38, %r3830, %r3833;
	mad.lo.s32 	%r3835, %r39, %r3828, %r3834;
	mad.lo.s32 	%r3836, %r40, %r3826, %r3835;
	ld.const.v4.u8 	{%rs2450, %rs2451, %rs2452, %rs2453}, [matrix+1224];
	cvt.u32.u16	%r3837, %rs2453;
	cvt.s32.s8 	%r3838, %r3837;
	cvt.u32.u16	%r3839, %rs2452;
	cvt.s32.s8 	%r3840, %r3839;
	cvt.u32.u16	%r3841, %rs2451;
	cvt.s32.s8 	%r3842, %r3841;
	cvt.u32.u16	%r3843, %rs2450;
	cvt.s32.s8 	%r3844, %r3843;
	mad.lo.s32 	%r3845, %r42, %r3844, %r3836;
	mad.lo.s32 	%r3846, %r43, %r3842, %r3845;
	mad.lo.s32 	%r3847, %r45, %r3840, %r3846;
	mad.lo.s32 	%r3848, %r46, %r3838, %r3847;
	ld.const.v4.u8 	{%rs2458, %rs2459, %rs2460, %rs2461}, [matrix+1228];
	cvt.u32.u16	%r3849, %rs2461;
	cvt.s32.s8 	%r3850, %r3849;
	cvt.u32.u16	%r3851, %rs2460;
	cvt.s32.s8 	%r3852, %r3851;
	cvt.u32.u16	%r3853, %rs2459;
	cvt.s32.s8 	%r3854, %r3853;
	cvt.u32.u16	%r3855, %rs2458;
	cvt.s32.s8 	%r3856, %r3855;
	mad.lo.s32 	%r3857, %r48, %r3856, %r3848;
	mad.lo.s32 	%r3858, %r49, %r3854, %r3857;
	mad.lo.s32 	%r3859, %r50, %r3852, %r3858;
	mad.lo.s32 	%r3860, %r51, %r3850, %r3859;
	ld.const.v4.u8 	{%rs2466, %rs2467, %rs2468, %rs2469}, [matrix+1232];
	cvt.u32.u16	%r3861, %rs2469;
	cvt.s32.s8 	%r3862, %r3861;
	cvt.u32.u16	%r3863, %rs2468;
	cvt.s32.s8 	%r3864, %r3863;
	cvt.u32.u16	%r3865, %rs2467;
	cvt.s32.s8 	%r3866, %r3865;
	cvt.u32.u16	%r3867, %rs2466;
	cvt.s32.s8 	%r3868, %r3867;
	mad.lo.s32 	%r3869, %r173, %r3868, %r3860;
	mad.lo.s32 	%r3870, %r53, %r3866, %r3869;
	mad.lo.s32 	%r3871, %r54, %r3864, %r3870;
	mad.lo.s32 	%r3872, %r55, %r3862, %r3871;
	ld.const.v4.u8 	{%rs2474, %rs2475, %rs2476, %rs2477}, [matrix+1236];
	cvt.u32.u16	%r3873, %rs2477;
	cvt.s32.s8 	%r3874, %r3873;
	cvt.u32.u16	%r3875, %rs2476;
	cvt.s32.s8 	%r3876, %r3875;
	cvt.u32.u16	%r3877, %rs2475;
	cvt.s32.s8 	%r3878, %r3877;
	cvt.u32.u16	%r3879, %rs2474;
	cvt.s32.s8 	%r3880, %r3879;
	mad.lo.s32 	%r3881, %r56, %r3880, %r3872;
	mad.lo.s32 	%r3882, %r57, %r3878, %r3881;
	mad.lo.s32 	%r3883, %r58, %r3876, %r3882;
	mad.lo.s32 	%r3884, %r59, %r3874, %r3883;
	ld.const.v4.u8 	{%rs2482, %rs2483, %rs2484, %rs2485}, [matrix+1240];
	cvt.u32.u16	%r3885, %rs2485;
	cvt.s32.s8 	%r3886, %r3885;
	cvt.u32.u16	%r3887, %rs2484;
	cvt.s32.s8 	%r3888, %r3887;
	cvt.u32.u16	%r3889, %rs2483;
	cvt.s32.s8 	%r3890, %r3889;
	cvt.u32.u16	%r3891, %rs2482;
	cvt.s32.s8 	%r3892, %r3891;
	mad.lo.s32 	%r3893, %r61, %r3892, %r3884;
	mad.lo.s32 	%r3894, %r62, %r3890, %r3893;
	mad.lo.s32 	%r3895, %r64, %r3888, %r3894;
	mad.lo.s32 	%r3896, %r65, %r3886, %r3895;
	ld.const.v4.u8 	{%rs2490, %rs2491, %rs2492, %rs2493}, [matrix+1244];
	cvt.u32.u16	%r3897, %rs2493;
	cvt.s32.s8 	%r3898, %r3897;
	cvt.u32.u16	%r3899, %rs2492;
	cvt.s32.s8 	%r3900, %r3899;
	cvt.u32.u16	%r3901, %rs2491;
	cvt.s32.s8 	%r3902, %r3901;
	cvt.u32.u16	%r3903, %rs2490;
	cvt.s32.s8 	%r3904, %r3903;
	mad.lo.s32 	%r3905, %r67, %r3904, %r3896;
	mad.lo.s32 	%r3906, %r68, %r3902, %r3905;
	mad.lo.s32 	%r3907, %r69, %r3900, %r3906;
	mad.lo.s32 	%r3908, %r70, %r3898, %r3907;
	ld.const.v4.u8 	{%rs2498, %rs2499, %rs2500, %rs2501}, [matrix+1248];
	cvt.u32.u16	%r3909, %rs2501;
	cvt.s32.s8 	%r3910, %r3909;
	cvt.u32.u16	%r3911, %rs2500;
	cvt.s32.s8 	%r3912, %r3911;
	cvt.u32.u16	%r3913, %rs2499;
	cvt.s32.s8 	%r3914, %r3913;
	cvt.u32.u16	%r3915, %rs2498;
	cvt.s32.s8 	%r3916, %r3915;
	mad.lo.s32 	%r3917, %r222, %r3916, %r3908;
	mad.lo.s32 	%r3918, %r72, %r3914, %r3917;
	mad.lo.s32 	%r3919, %r73, %r3912, %r3918;
	mad.lo.s32 	%r3920, %r74, %r3910, %r3919;
	ld.const.v4.u8 	{%rs2506, %rs2507, %rs2508, %rs2509}, [matrix+1252];
	cvt.u32.u16	%r3921, %rs2509;
	cvt.s32.s8 	%r3922, %r3921;
	cvt.u32.u16	%r3923, %rs2508;
	cvt.s32.s8 	%r3924, %r3923;
	cvt.u32.u16	%r3925, %rs2507;
	cvt.s32.s8 	%r3926, %r3925;
	cvt.u32.u16	%r3927, %rs2506;
	cvt.s32.s8 	%r3928, %r3927;
	mad.lo.s32 	%r3929, %r75, %r3928, %r3920;
	mad.lo.s32 	%r3930, %r76, %r3926, %r3929;
	mad.lo.s32 	%r3931, %r77, %r3924, %r3930;
	mad.lo.s32 	%r3932, %r78, %r3922, %r3931;
	ld.const.v4.u8 	{%rs2514, %rs2515, %rs2516, %rs2517}, [matrix+1256];
	cvt.u32.u16	%r3933, %rs2517;
	cvt.s32.s8 	%r3934, %r3933;
	cvt.u32.u16	%r3935, %rs2516;
	cvt.s32.s8 	%r3936, %r3935;
	cvt.u32.u16	%r3937, %rs2515;
	cvt.s32.s8 	%r3938, %r3937;
	cvt.u32.u16	%r3939, %rs2514;
	cvt.s32.s8 	%r3940, %r3939;
	mad.lo.s32 	%r3941, %r80, %r3940, %r3932;
	mad.lo.s32 	%r3942, %r81, %r3938, %r3941;
	mad.lo.s32 	%r3943, %r83, %r3936, %r3942;
	mad.lo.s32 	%r3944, %r84, %r3934, %r3943;
	ld.const.v4.u8 	{%rs2522, %rs2523, %rs2524, %rs2525}, [matrix+1260];
	cvt.u32.u16	%r3945, %rs2525;
	cvt.s32.s8 	%r3946, %r3945;
	cvt.u32.u16	%r3947, %rs2524;
	cvt.s32.s8 	%r3948, %r3947;
	cvt.u32.u16	%r3949, %rs2523;
	cvt.s32.s8 	%r3950, %r3949;
	cvt.u32.u16	%r3951, %rs2522;
	cvt.s32.s8 	%r3952, %r3951;
	mad.lo.s32 	%r3953, %r86, %r3952, %r3944;
	mad.lo.s32 	%r3954, %r87, %r3950, %r3953;
	mad.lo.s32 	%r3955, %r88, %r3948, %r3954;
	mad.lo.s32 	%r3956, %r89, %r3946, %r3955;
	ld.const.v4.u8 	{%rs2530, %rs2531, %rs2532, %rs2533}, [matrix+1264];
	cvt.u32.u16	%r3957, %rs2533;
	cvt.s32.s8 	%r3958, %r3957;
	cvt.u32.u16	%r3959, %rs2532;
	cvt.s32.s8 	%r3960, %r3959;
	cvt.u32.u16	%r3961, %rs2531;
	cvt.s32.s8 	%r3962, %r3961;
	cvt.u32.u16	%r3963, %rs2530;
	cvt.s32.s8 	%r3964, %r3963;
	mad.lo.s32 	%r3965, %r271, %r3964, %r3956;
	mad.lo.s32 	%r3966, %r91, %r3962, %r3965;
	mad.lo.s32 	%r3967, %r93, %r3960, %r3966;
	mad.lo.s32 	%r3968, %r94, %r3958, %r3967;
	ld.const.v4.u8 	{%rs2538, %rs2539, %rs2540, %rs2541}, [matrix+1268];
	cvt.u32.u16	%r3969, %rs2541;
	cvt.s32.s8 	%r3970, %r3969;
	cvt.u32.u16	%r3971, %rs2540;
	cvt.s32.s8 	%r3972, %r3971;
	cvt.u32.u16	%r3973, %rs2539;
	cvt.s32.s8 	%r3974, %r3973;
	cvt.u32.u16	%r3975, %rs2538;
	cvt.s32.s8 	%r3976, %r3975;
	mad.lo.s32 	%r3977, %r96, %r3976, %r3968;
	mad.lo.s32 	%r3978, %r97, %r3974, %r3977;
	mad.lo.s32 	%r3979, %r99, %r3972, %r3978;
	mad.lo.s32 	%r3980, %r100, %r3970, %r3979;
	ld.const.v4.u8 	{%rs2546, %rs2547, %rs2548, %rs2549}, [matrix+1272];
	cvt.u32.u16	%r3981, %rs2549;
	cvt.s32.s8 	%r3982, %r3981;
	cvt.u32.u16	%r3983, %rs2548;
	cvt.s32.s8 	%r3984, %r3983;
	cvt.u32.u16	%r3985, %rs2547;
	cvt.s32.s8 	%r3986, %r3985;
	cvt.u32.u16	%r3987, %rs2546;
	cvt.s32.s8 	%r3988, %r3987;
	mad.lo.s32 	%r3989, %r103, %r3988, %r3980;
	mad.lo.s32 	%r3990, %r104, %r3986, %r3989;
	mad.lo.s32 	%r3991, %r107, %r3984, %r3990;
	mad.lo.s32 	%r3992, %r108, %r3982, %r3991;
	ld.const.v4.u8 	{%rs2554, %rs2555, %rs2556, %rs2557}, [matrix+1276];
	cvt.u32.u16	%r3993, %rs2557;
	cvt.s32.s8 	%r3994, %r3993;
	cvt.u32.u16	%r3995, %rs2556;
	cvt.s32.s8 	%r3996, %r3995;
	cvt.u32.u16	%r3997, %rs2555;
	cvt.s32.s8 	%r3998, %r3997;
	cvt.u32.u16	%r3999, %rs2554;
	cvt.s32.s8 	%r4000, %r3999;
	mad.lo.s32 	%r4001, %r111, %r4000, %r3992;
	mad.lo.s32 	%r4002, %r112, %r3998, %r4001;
	mad.lo.s32 	%r4003, %r114, %r3996, %r4002;
	mad.lo.s32 	%r4004, %r115, %r3994, %r4003;
	shr.u32 	%r4005, %r3812, 6;
	and.b32  	%r4006, %r4005, 240;
	shr.u32 	%r4007, %r4004, 10;
	or.b32  	%r4008, %r4007, %r4006;
	xor.b32  	%r4009, %r19, %r4008;
	ld.const.v4.u8 	{%rs2562, %rs2563, %rs2564, %rs2565}, [matrix+1280];
	cvt.u32.u16	%r4010, %rs2565;
	cvt.s32.s8 	%r4011, %r4010;
	cvt.u32.u16	%r4012, %rs2564;
	cvt.s32.s8 	%r4013, %r4012;
	cvt.u32.u16	%r4014, %rs2562;
	cvt.s32.s8 	%r4015, %r4014;
	cvt.u32.u16	%r4016, %rs2563;
	cvt.s32.s8 	%r4017, %r4016;
	mul.lo.s32 	%r4018, %r34, %r4017;
	mad.lo.s32 	%r4019, %r124, %r4015, %r4018;
	mad.lo.s32 	%r4020, %r35, %r4013, %r4019;
	mad.lo.s32 	%r4021, %r36, %r4011, %r4020;
	ld.const.v4.u8 	{%rs2570, %rs2571, %rs2572, %rs2573}, [matrix+1284];
	cvt.u32.u16	%r4022, %rs2573;
	cvt.s32.s8 	%r4023, %r4022;
	cvt.u32.u16	%r4024, %rs2572;
	cvt.s32.s8 	%r4025, %r4024;
	cvt.u32.u16	%r4026, %rs2571;
	cvt.s32.s8 	%r4027, %r4026;
	cvt.u32.u16	%r4028, %rs2570;
	cvt.s32.s8 	%r4029, %r4028;
	mad.lo.s32 	%r4030, %r37, %r4029, %r4021;
	mad.lo.s32 	%r4031, %r38, %r4027, %r4030;
	mad.lo.s32 	%r4032, %r39, %r4025, %r4031;
	mad.lo.s32 	%r4033, %r40, %r4023, %r4032;
	ld.const.v4.u8 	{%rs2578, %rs2579, %rs2580, %rs2581}, [matrix+1288];
	cvt.u32.u16	%r4034, %rs2581;
	cvt.s32.s8 	%r4035, %r4034;
	cvt.u32.u16	%r4036, %rs2580;
	cvt.s32.s8 	%r4037, %r4036;
	cvt.u32.u16	%r4038, %rs2579;
	cvt.s32.s8 	%r4039, %r4038;
	cvt.u32.u16	%r4040, %rs2578;
	cvt.s32.s8 	%r4041, %r4040;
	mad.lo.s32 	%r4042, %r42, %r4041, %r4033;
	mad.lo.s32 	%r4043, %r43, %r4039, %r4042;
	mad.lo.s32 	%r4044, %r45, %r4037, %r4043;
	mad.lo.s32 	%r4045, %r46, %r4035, %r4044;
	ld.const.v4.u8 	{%rs2586, %rs2587, %rs2588, %rs2589}, [matrix+1292];
	cvt.u32.u16	%r4046, %rs2589;
	cvt.s32.s8 	%r4047, %r4046;
	cvt.u32.u16	%r4048, %rs2588;
	cvt.s32.s8 	%r4049, %r4048;
	cvt.u32.u16	%r4050, %rs2587;
	cvt.s32.s8 	%r4051, %r4050;
	cvt.u32.u16	%r4052, %rs2586;
	cvt.s32.s8 	%r4053, %r4052;
	mad.lo.s32 	%r4054, %r48, %r4053, %r4045;
	mad.lo.s32 	%r4055, %r49, %r4051, %r4054;
	mad.lo.s32 	%r4056, %r50, %r4049, %r4055;
	mad.lo.s32 	%r4057, %r51, %r4047, %r4056;
	ld.const.v4.u8 	{%rs2594, %rs2595, %rs2596, %rs2597}, [matrix+1296];
	cvt.u32.u16	%r4058, %rs2597;
	cvt.s32.s8 	%r4059, %r4058;
	cvt.u32.u16	%r4060, %rs2596;
	cvt.s32.s8 	%r4061, %r4060;
	cvt.u32.u16	%r4062, %rs2595;
	cvt.s32.s8 	%r4063, %r4062;
	cvt.u32.u16	%r4064, %rs2594;
	cvt.s32.s8 	%r4065, %r4064;
	mad.lo.s32 	%r4066, %r173, %r4065, %r4057;
	mad.lo.s32 	%r4067, %r53, %r4063, %r4066;
	mad.lo.s32 	%r4068, %r54, %r4061, %r4067;
	mad.lo.s32 	%r4069, %r55, %r4059, %r4068;
	ld.const.v4.u8 	{%rs2602, %rs2603, %rs2604, %rs2605}, [matrix+1300];
	cvt.u32.u16	%r4070, %rs2605;
	cvt.s32.s8 	%r4071, %r4070;
	cvt.u32.u16	%r4072, %rs2604;
	cvt.s32.s8 	%r4073, %r4072;
	cvt.u32.u16	%r4074, %rs2603;
	cvt.s32.s8 	%r4075, %r4074;
	cvt.u32.u16	%r4076, %rs2602;
	cvt.s32.s8 	%r4077, %r4076;
	mad.lo.s32 	%r4078, %r56, %r4077, %r4069;
	mad.lo.s32 	%r4079, %r57, %r4075, %r4078;
	mad.lo.s32 	%r4080, %r58, %r4073, %r4079;
	mad.lo.s32 	%r4081, %r59, %r4071, %r4080;
	ld.const.v4.u8 	{%rs2610, %rs2611, %rs2612, %rs2613}, [matrix+1304];
	cvt.u32.u16	%r4082, %rs2613;
	cvt.s32.s8 	%r4083, %r4082;
	cvt.u32.u16	%r4084, %rs2612;
	cvt.s32.s8 	%r4085, %r4084;
	cvt.u32.u16	%r4086, %rs2611;
	cvt.s32.s8 	%r4087, %r4086;
	cvt.u32.u16	%r4088, %rs2610;
	cvt.s32.s8 	%r4089, %r4088;
	mad.lo.s32 	%r4090, %r61, %r4089, %r4081;
	mad.lo.s32 	%r4091, %r62, %r4087, %r4090;
	mad.lo.s32 	%r4092, %r64, %r4085, %r4091;
	mad.lo.s32 	%r4093, %r65, %r4083, %r4092;
	ld.const.v4.u8 	{%rs2618, %rs2619, %rs2620, %rs2621}, [matrix+1308];
	cvt.u32.u16	%r4094, %rs2621;
	cvt.s32.s8 	%r4095, %r4094;
	cvt.u32.u16	%r4096, %rs2620;
	cvt.s32.s8 	%r4097, %r4096;
	cvt.u32.u16	%r4098, %rs2619;
	cvt.s32.s8 	%r4099, %r4098;
	cvt.u32.u16	%r4100, %rs2618;
	cvt.s32.s8 	%r4101, %r4100;
	mad.lo.s32 	%r4102, %r67, %r4101, %r4093;
	mad.lo.s32 	%r4103, %r68, %r4099, %r4102;
	mad.lo.s32 	%r4104, %r69, %r4097, %r4103;
	mad.lo.s32 	%r4105, %r70, %r4095, %r4104;
	ld.const.v4.u8 	{%rs2626, %rs2627, %rs2628, %rs2629}, [matrix+1312];
	cvt.u32.u16	%r4106, %rs2629;
	cvt.s32.s8 	%r4107, %r4106;
	cvt.u32.u16	%r4108, %rs2628;
	cvt.s32.s8 	%r4109, %r4108;
	cvt.u32.u16	%r4110, %rs2627;
	cvt.s32.s8 	%r4111, %r4110;
	cvt.u32.u16	%r4112, %rs2626;
	cvt.s32.s8 	%r4113, %r4112;
	mad.lo.s32 	%r4114, %r222, %r4113, %r4105;
	mad.lo.s32 	%r4115, %r72, %r4111, %r4114;
	mad.lo.s32 	%r4116, %r73, %r4109, %r4115;
	mad.lo.s32 	%r4117, %r74, %r4107, %r4116;
	ld.const.v4.u8 	{%rs2634, %rs2635, %rs2636, %rs2637}, [matrix+1316];
	cvt.u32.u16	%r4118, %rs2637;
	cvt.s32.s8 	%r4119, %r4118;
	cvt.u32.u16	%r4120, %rs2636;
	cvt.s32.s8 	%r4121, %r4120;
	cvt.u32.u16	%r4122, %rs2635;
	cvt.s32.s8 	%r4123, %r4122;
	cvt.u32.u16	%r4124, %rs2634;
	cvt.s32.s8 	%r4125, %r4124;
	mad.lo.s32 	%r4126, %r75, %r4125, %r4117;
	mad.lo.s32 	%r4127, %r76, %r4123, %r4126;
	mad.lo.s32 	%r4128, %r77, %r4121, %r4127;
	mad.lo.s32 	%r4129, %r78, %r4119, %r4128;
	ld.const.v4.u8 	{%rs2642, %rs2643, %rs2644, %rs2645}, [matrix+1320];
	cvt.u32.u16	%r4130, %rs2645;
	cvt.s32.s8 	%r4131, %r4130;
	cvt.u32.u16	%r4132, %rs2644;
	cvt.s32.s8 	%r4133, %r4132;
	cvt.u32.u16	%r4134, %rs2643;
	cvt.s32.s8 	%r4135, %r4134;
	cvt.u32.u16	%r4136, %rs2642;
	cvt.s32.s8 	%r4137, %r4136;
	mad.lo.s32 	%r4138, %r80, %r4137, %r4129;
	mad.lo.s32 	%r4139, %r81, %r4135, %r4138;
	mad.lo.s32 	%r4140, %r83, %r4133, %r4139;
	mad.lo.s32 	%r4141, %r84, %r4131, %r4140;
	ld.const.v4.u8 	{%rs2650, %rs2651, %rs2652, %rs2653}, [matrix+1324];
	cvt.u32.u16	%r4142, %rs2653;
	cvt.s32.s8 	%r4143, %r4142;
	cvt.u32.u16	%r4144, %rs2652;
	cvt.s32.s8 	%r4145, %r4144;
	cvt.u32.u16	%r4146, %rs2651;
	cvt.s32.s8 	%r4147, %r4146;
	cvt.u32.u16	%r4148, %rs2650;
	cvt.s32.s8 	%r4149, %r4148;
	mad.lo.s32 	%r4150, %r86, %r4149, %r4141;
	mad.lo.s32 	%r4151, %r87, %r4147, %r4150;
	mad.lo.s32 	%r4152, %r88, %r4145, %r4151;
	mad.lo.s32 	%r4153, %r89, %r4143, %r4152;
	ld.const.v4.u8 	{%rs2658, %rs2659, %rs2660, %rs2661}, [matrix+1328];
	cvt.u32.u16	%r4154, %rs2661;
	cvt.s32.s8 	%r4155, %r4154;
	cvt.u32.u16	%r4156, %rs2660;
	cvt.s32.s8 	%r4157, %r4156;
	cvt.u32.u16	%r4158, %rs2659;
	cvt.s32.s8 	%r4159, %r4158;
	cvt.u32.u16	%r4160, %rs2658;
	cvt.s32.s8 	%r4161, %r4160;
	mad.lo.s32 	%r4162, %r271, %r4161, %r4153;
	mad.lo.s32 	%r4163, %r91, %r4159, %r4162;
	mad.lo.s32 	%r4164, %r93, %r4157, %r4163;
	mad.lo.s32 	%r4165, %r94, %r4155, %r4164;
	ld.const.v4.u8 	{%rs2666, %rs2667, %rs2668, %rs2669}, [matrix+1332];
	cvt.u32.u16	%r4166, %rs2669;
	cvt.s32.s8 	%r4167, %r4166;
	cvt.u32.u16	%r4168, %rs2668;
	cvt.s32.s8 	%r4169, %r4168;
	cvt.u32.u16	%r4170, %rs2667;
	cvt.s32.s8 	%r4171, %r4170;
	cvt.u32.u16	%r4172, %rs2666;
	cvt.s32.s8 	%r4173, %r4172;
	mad.lo.s32 	%r4174, %r96, %r4173, %r4165;
	mad.lo.s32 	%r4175, %r97, %r4171, %r4174;
	mad.lo.s32 	%r4176, %r99, %r4169, %r4175;
	mad.lo.s32 	%r4177, %r100, %r4167, %r4176;
	ld.const.v4.u8 	{%rs2674, %rs2675, %rs2676, %rs2677}, [matrix+1336];
	cvt.u32.u16	%r4178, %rs2677;
	cvt.s32.s8 	%r4179, %r4178;
	cvt.u32.u16	%r4180, %rs2676;
	cvt.s32.s8 	%r4181, %r4180;
	cvt.u32.u16	%r4182, %rs2675;
	cvt.s32.s8 	%r4183, %r4182;
	cvt.u32.u16	%r4184, %rs2674;
	cvt.s32.s8 	%r4185, %r4184;
	mad.lo.s32 	%r4186, %r103, %r4185, %r4177;
	mad.lo.s32 	%r4187, %r104, %r4183, %r4186;
	mad.lo.s32 	%r4188, %r107, %r4181, %r4187;
	mad.lo.s32 	%r4189, %r108, %r4179, %r4188;
	ld.const.v4.u8 	{%rs2682, %rs2683, %rs2684, %rs2685}, [matrix+1340];
	cvt.u32.u16	%r4190, %rs2685;
	cvt.s32.s8 	%r4191, %r4190;
	cvt.u32.u16	%r4192, %rs2684;
	cvt.s32.s8 	%r4193, %r4192;
	cvt.u32.u16	%r4194, %rs2683;
	cvt.s32.s8 	%r4195, %r4194;
	cvt.u32.u16	%r4196, %rs2682;
	cvt.s32.s8 	%r4197, %r4196;
	mad.lo.s32 	%r4198, %r111, %r4197, %r4189;
	mad.lo.s32 	%r4199, %r112, %r4195, %r4198;
	mad.lo.s32 	%r4200, %r114, %r4193, %r4199;
	mad.lo.s32 	%r4201, %r115, %r4191, %r4200;
	ld.const.v4.u8 	{%rs2690, %rs2691, %rs2692, %rs2693}, [matrix+1344];
	cvt.u32.u16	%r4202, %rs2693;
	cvt.s32.s8 	%r4203, %r4202;
	cvt.u32.u16	%r4204, %rs2692;
	cvt.s32.s8 	%r4205, %r4204;
	cvt.u32.u16	%r4206, %rs2690;
	cvt.s32.s8 	%r4207, %r4206;
	cvt.u32.u16	%r4208, %rs2691;
	cvt.s32.s8 	%r4209, %r4208;
	mul.lo.s32 	%r4210, %r34, %r4209;
	mad.lo.s32 	%r4211, %r124, %r4207, %r4210;
	mad.lo.s32 	%r4212, %r35, %r4205, %r4211;
	mad.lo.s32 	%r4213, %r36, %r4203, %r4212;
	ld.const.v4.u8 	{%rs2698, %rs2699, %rs2700, %rs2701}, [matrix+1348];
	cvt.u32.u16	%r4214, %rs2701;
	cvt.s32.s8 	%r4215, %r4214;
	cvt.u32.u16	%r4216, %rs2700;
	cvt.s32.s8 	%r4217, %r4216;
	cvt.u32.u16	%r4218, %rs2699;
	cvt.s32.s8 	%r4219, %r4218;
	cvt.u32.u16	%r4220, %rs2698;
	cvt.s32.s8 	%r4221, %r4220;
	mad.lo.s32 	%r4222, %r37, %r4221, %r4213;
	mad.lo.s32 	%r4223, %r38, %r4219, %r4222;
	mad.lo.s32 	%r4224, %r39, %r4217, %r4223;
	mad.lo.s32 	%r4225, %r40, %r4215, %r4224;
	ld.const.v4.u8 	{%rs2706, %rs2707, %rs2708, %rs2709}, [matrix+1352];
	cvt.u32.u16	%r4226, %rs2709;
	cvt.s32.s8 	%r4227, %r4226;
	cvt.u32.u16	%r4228, %rs2708;
	cvt.s32.s8 	%r4229, %r4228;
	cvt.u32.u16	%r4230, %rs2707;
	cvt.s32.s8 	%r4231, %r4230;
	cvt.u32.u16	%r4232, %rs2706;
	cvt.s32.s8 	%r4233, %r4232;
	mad.lo.s32 	%r4234, %r42, %r4233, %r4225;
	mad.lo.s32 	%r4235, %r43, %r4231, %r4234;
	mad.lo.s32 	%r4236, %r45, %r4229, %r4235;
	mad.lo.s32 	%r4237, %r46, %r4227, %r4236;
	ld.const.v4.u8 	{%rs2714, %rs2715, %rs2716, %rs2717}, [matrix+1356];
	cvt.u32.u16	%r4238, %rs2717;
	cvt.s32.s8 	%r4239, %r4238;
	cvt.u32.u16	%r4240, %rs2716;
	cvt.s32.s8 	%r4241, %r4240;
	cvt.u32.u16	%r4242, %rs2715;
	cvt.s32.s8 	%r4243, %r4242;
	cvt.u32.u16	%r4244, %rs2714;
	cvt.s32.s8 	%r4245, %r4244;
	mad.lo.s32 	%r4246, %r48, %r4245, %r4237;
	mad.lo.s32 	%r4247, %r49, %r4243, %r4246;
	mad.lo.s32 	%r4248, %r50, %r4241, %r4247;
	mad.lo.s32 	%r4249, %r51, %r4239, %r4248;
	ld.const.v4.u8 	{%rs2722, %rs2723, %rs2724, %rs2725}, [matrix+1360];
	cvt.u32.u16	%r4250, %rs2725;
	cvt.s32.s8 	%r4251, %r4250;
	cvt.u32.u16	%r4252, %rs2724;
	cvt.s32.s8 	%r4253, %r4252;
	cvt.u32.u16	%r4254, %rs2723;
	cvt.s32.s8 	%r4255, %r4254;
	cvt.u32.u16	%r4256, %rs2722;
	cvt.s32.s8 	%r4257, %r4256;
	mad.lo.s32 	%r4258, %r173, %r4257, %r4249;
	mad.lo.s32 	%r4259, %r53, %r4255, %r4258;
	mad.lo.s32 	%r4260, %r54, %r4253, %r4259;
	mad.lo.s32 	%r4261, %r55, %r4251, %r4260;
	ld.const.v4.u8 	{%rs2730, %rs2731, %rs2732, %rs2733}, [matrix+1364];
	cvt.u32.u16	%r4262, %rs2733;
	cvt.s32.s8 	%r4263, %r4262;
	cvt.u32.u16	%r4264, %rs2732;
	cvt.s32.s8 	%r4265, %r4264;
	cvt.u32.u16	%r4266, %rs2731;
	cvt.s32.s8 	%r4267, %r4266;
	cvt.u32.u16	%r4268, %rs2730;
	cvt.s32.s8 	%r4269, %r4268;
	mad.lo.s32 	%r4270, %r56, %r4269, %r4261;
	mad.lo.s32 	%r4271, %r57, %r4267, %r4270;
	mad.lo.s32 	%r4272, %r58, %r4265, %r4271;
	mad.lo.s32 	%r4273, %r59, %r4263, %r4272;
	ld.const.v4.u8 	{%rs2738, %rs2739, %rs2740, %rs2741}, [matrix+1368];
	cvt.u32.u16	%r4274, %rs2741;
	cvt.s32.s8 	%r4275, %r4274;
	cvt.u32.u16	%r4276, %rs2740;
	cvt.s32.s8 	%r4277, %r4276;
	cvt.u32.u16	%r4278, %rs2739;
	cvt.s32.s8 	%r4279, %r4278;
	cvt.u32.u16	%r4280, %rs2738;
	cvt.s32.s8 	%r4281, %r4280;
	mad.lo.s32 	%r4282, %r61, %r4281, %r4273;
	mad.lo.s32 	%r4283, %r62, %r4279, %r4282;
	mad.lo.s32 	%r4284, %r64, %r4277, %r4283;
	mad.lo.s32 	%r4285, %r65, %r4275, %r4284;
	ld.const.v4.u8 	{%rs2746, %rs2747, %rs2748, %rs2749}, [matrix+1372];
	cvt.u32.u16	%r4286, %rs2749;
	cvt.s32.s8 	%r4287, %r4286;
	cvt.u32.u16	%r4288, %rs2748;
	cvt.s32.s8 	%r4289, %r4288;
	cvt.u32.u16	%r4290, %rs2747;
	cvt.s32.s8 	%r4291, %r4290;
	cvt.u32.u16	%r4292, %rs2746;
	cvt.s32.s8 	%r4293, %r4292;
	mad.lo.s32 	%r4294, %r67, %r4293, %r4285;
	mad.lo.s32 	%r4295, %r68, %r4291, %r4294;
	mad.lo.s32 	%r4296, %r69, %r4289, %r4295;
	mad.lo.s32 	%r4297, %r70, %r4287, %r4296;
	ld.const.v4.u8 	{%rs2754, %rs2755, %rs2756, %rs2757}, [matrix+1376];
	cvt.u32.u16	%r4298, %rs2757;
	cvt.s32.s8 	%r4299, %r4298;
	cvt.u32.u16	%r4300, %rs2756;
	cvt.s32.s8 	%r4301, %r4300;
	cvt.u32.u16	%r4302, %rs2755;
	cvt.s32.s8 	%r4303, %r4302;
	cvt.u32.u16	%r4304, %rs2754;
	cvt.s32.s8 	%r4305, %r4304;
	mad.lo.s32 	%r4306, %r222, %r4305, %r4297;
	mad.lo.s32 	%r4307, %r72, %r4303, %r4306;
	mad.lo.s32 	%r4308, %r73, %r4301, %r4307;
	mad.lo.s32 	%r4309, %r74, %r4299, %r4308;
	ld.const.v4.u8 	{%rs2762, %rs2763, %rs2764, %rs2765}, [matrix+1380];
	cvt.u32.u16	%r4310, %rs2765;
	cvt.s32.s8 	%r4311, %r4310;
	cvt.u32.u16	%r4312, %rs2764;
	cvt.s32.s8 	%r4313, %r4312;
	cvt.u32.u16	%r4314, %rs2763;
	cvt.s32.s8 	%r4315, %r4314;
	cvt.u32.u16	%r4316, %rs2762;
	cvt.s32.s8 	%r4317, %r4316;
	mad.lo.s32 	%r4318, %r75, %r4317, %r4309;
	mad.lo.s32 	%r4319, %r76, %r4315, %r4318;
	mad.lo.s32 	%r4320, %r77, %r4313, %r4319;
	mad.lo.s32 	%r4321, %r78, %r4311, %r4320;
	ld.const.v4.u8 	{%rs2770, %rs2771, %rs2772, %rs2773}, [matrix+1384];
	cvt.u32.u16	%r4322, %rs2773;
	cvt.s32.s8 	%r4323, %r4322;
	cvt.u32.u16	%r4324, %rs2772;
	cvt.s32.s8 	%r4325, %r4324;
	cvt.u32.u16	%r4326, %rs2771;
	cvt.s32.s8 	%r4327, %r4326;
	cvt.u32.u16	%r4328, %rs2770;
	cvt.s32.s8 	%r4329, %r4328;
	mad.lo.s32 	%r4330, %r80, %r4329, %r4321;
	mad.lo.s32 	%r4331, %r81, %r4327, %r4330;
	mad.lo.s32 	%r4332, %r83, %r4325, %r4331;
	mad.lo.s32 	%r4333, %r84, %r4323, %r4332;
	ld.const.v4.u8 	{%rs2778, %rs2779, %rs2780, %rs2781}, [matrix+1388];
	cvt.u32.u16	%r4334, %rs2781;
	cvt.s32.s8 	%r4335, %r4334;
	cvt.u32.u16	%r4336, %rs2780;
	cvt.s32.s8 	%r4337, %r4336;
	cvt.u32.u16	%r4338, %rs2779;
	cvt.s32.s8 	%r4339, %r4338;
	cvt.u32.u16	%r4340, %rs2778;
	cvt.s32.s8 	%r4341, %r4340;
	mad.lo.s32 	%r4342, %r86, %r4341, %r4333;
	mad.lo.s32 	%r4343, %r87, %r4339, %r4342;
	mad.lo.s32 	%r4344, %r88, %r4337, %r4343;
	mad.lo.s32 	%r4345, %r89, %r4335, %r4344;
	ld.const.v4.u8 	{%rs2786, %rs2787, %rs2788, %rs2789}, [matrix+1392];
	cvt.u32.u16	%r4346, %rs2789;
	cvt.s32.s8 	%r4347, %r4346;
	cvt.u32.u16	%r4348, %rs2788;
	cvt.s32.s8 	%r4349, %r4348;
	cvt.u32.u16	%r4350, %rs2787;
	cvt.s32.s8 	%r4351, %r4350;
	cvt.u32.u16	%r4352, %rs2786;
	cvt.s32.s8 	%r4353, %r4352;
	mad.lo.s32 	%r4354, %r271, %r4353, %r4345;
	mad.lo.s32 	%r4355, %r91, %r4351, %r4354;
	mad.lo.s32 	%r4356, %r93, %r4349, %r4355;
	mad.lo.s32 	%r4357, %r94, %r4347, %r4356;
	ld.const.v4.u8 	{%rs2794, %rs2795, %rs2796, %rs2797}, [matrix+1396];
	cvt.u32.u16	%r4358, %rs2797;
	cvt.s32.s8 	%r4359, %r4358;
	cvt.u32.u16	%r4360, %rs2796;
	cvt.s32.s8 	%r4361, %r4360;
	cvt.u32.u16	%r4362, %rs2795;
	cvt.s32.s8 	%r4363, %r4362;
	cvt.u32.u16	%r4364, %rs2794;
	cvt.s32.s8 	%r4365, %r4364;
	mad.lo.s32 	%r4366, %r96, %r4365, %r4357;
	mad.lo.s32 	%r4367, %r97, %r4363, %r4366;
	mad.lo.s32 	%r4368, %r99, %r4361, %r4367;
	mad.lo.s32 	%r4369, %r100, %r4359, %r4368;
	ld.const.v4.u8 	{%rs2802, %rs2803, %rs2804, %rs2805}, [matrix+1400];
	cvt.u32.u16	%r4370, %rs2805;
	cvt.s32.s8 	%r4371, %r4370;
	cvt.u32.u16	%r4372, %rs2804;
	cvt.s32.s8 	%r4373, %r4372;
	cvt.u32.u16	%r4374, %rs2803;
	cvt.s32.s8 	%r4375, %r4374;
	cvt.u32.u16	%r4376, %rs2802;
	cvt.s32.s8 	%r4377, %r4376;
	mad.lo.s32 	%r4378, %r103, %r4377, %r4369;
	mad.lo.s32 	%r4379, %r104, %r4375, %r4378;
	mad.lo.s32 	%r4380, %r107, %r4373, %r4379;
	mad.lo.s32 	%r4381, %r108, %r4371, %r4380;
	ld.const.v4.u8 	{%rs2810, %rs2811, %rs2812, %rs2813}, [matrix+1404];
	cvt.u32.u16	%r4382, %rs2813;
	cvt.s32.s8 	%r4383, %r4382;
	cvt.u32.u16	%r4384, %rs2812;
	cvt.s32.s8 	%r4385, %r4384;
	cvt.u32.u16	%r4386, %rs2811;
	cvt.s32.s8 	%r4387, %r4386;
	cvt.u32.u16	%r4388, %rs2810;
	cvt.s32.s8 	%r4389, %r4388;
	mad.lo.s32 	%r4390, %r111, %r4389, %r4381;
	mad.lo.s32 	%r4391, %r112, %r4387, %r4390;
	mad.lo.s32 	%r4392, %r114, %r4385, %r4391;
	mad.lo.s32 	%r4393, %r115, %r4383, %r4392;
	shr.u32 	%r4394, %r4201, 6;
	and.b32  	%r4395, %r4394, 240;
	shr.u32 	%r4396, %r4393, 10;
	or.b32  	%r4397, %r4396, %r4395;
	xor.b32  	%r4398, %r20, %r4397;
	cvt.u64.u32	%rd388, %r4398;
	ld.const.v4.u8 	{%rs2818, %rs2819, %rs2820, %rs2821}, [matrix+1408];
	cvt.u32.u16	%r4399, %rs2821;
	cvt.s32.s8 	%r4400, %r4399;
	cvt.u32.u16	%r4401, %rs2820;
	cvt.s32.s8 	%r4402, %r4401;
	cvt.u32.u16	%r4403, %rs2818;
	cvt.s32.s8 	%r4404, %r4403;
	cvt.u32.u16	%r4405, %rs2819;
	cvt.s32.s8 	%r4406, %r4405;
	mul.lo.s32 	%r4407, %r34, %r4406;
	mad.lo.s32 	%r4408, %r124, %r4404, %r4407;
	mad.lo.s32 	%r4409, %r35, %r4402, %r4408;
	mad.lo.s32 	%r4410, %r36, %r4400, %r4409;
	ld.const.v4.u8 	{%rs2826, %rs2827, %rs2828, %rs2829}, [matrix+1412];
	cvt.u32.u16	%r4411, %rs2829;
	cvt.s32.s8 	%r4412, %r4411;
	cvt.u32.u16	%r4413, %rs2828;
	cvt.s32.s8 	%r4414, %r4413;
	cvt.u32.u16	%r4415, %rs2827;
	cvt.s32.s8 	%r4416, %r4415;
	cvt.u32.u16	%r4417, %rs2826;
	cvt.s32.s8 	%r4418, %r4417;
	mad.lo.s32 	%r4419, %r37, %r4418, %r4410;
	mad.lo.s32 	%r4420, %r38, %r4416, %r4419;
	mad.lo.s32 	%r4421, %r39, %r4414, %r4420;
	mad.lo.s32 	%r4422, %r40, %r4412, %r4421;
	ld.const.v4.u8 	{%rs2834, %rs2835, %rs2836, %rs2837}, [matrix+1416];
	cvt.u32.u16	%r4423, %rs2837;
	cvt.s32.s8 	%r4424, %r4423;
	cvt.u32.u16	%r4425, %rs2836;
	cvt.s32.s8 	%r4426, %r4425;
	cvt.u32.u16	%r4427, %rs2835;
	cvt.s32.s8 	%r4428, %r4427;
	cvt.u32.u16	%r4429, %rs2834;
	cvt.s32.s8 	%r4430, %r4429;
	mad.lo.s32 	%r4431, %r42, %r4430, %r4422;
	mad.lo.s32 	%r4432, %r43, %r4428, %r4431;
	mad.lo.s32 	%r4433, %r45, %r4426, %r4432;
	mad.lo.s32 	%r4434, %r46, %r4424, %r4433;
	ld.const.v4.u8 	{%rs2842, %rs2843, %rs2844, %rs2845}, [matrix+1420];
	cvt.u32.u16	%r4435, %rs2845;
	cvt.s32.s8 	%r4436, %r4435;
	cvt.u32.u16	%r4437, %rs2844;
	cvt.s32.s8 	%r4438, %r4437;
	cvt.u32.u16	%r4439, %rs2843;
	cvt.s32.s8 	%r4440, %r4439;
	cvt.u32.u16	%r4441, %rs2842;
	cvt.s32.s8 	%r4442, %r4441;
	mad.lo.s32 	%r4443, %r48, %r4442, %r4434;
	mad.lo.s32 	%r4444, %r49, %r4440, %r4443;
	mad.lo.s32 	%r4445, %r50, %r4438, %r4444;
	mad.lo.s32 	%r4446, %r51, %r4436, %r4445;
	ld.const.v4.u8 	{%rs2850, %rs2851, %rs2852, %rs2853}, [matrix+1424];
	cvt.u32.u16	%r4447, %rs2853;
	cvt.s32.s8 	%r4448, %r4447;
	cvt.u32.u16	%r4449, %rs2852;
	cvt.s32.s8 	%r4450, %r4449;
	cvt.u32.u16	%r4451, %rs2851;
	cvt.s32.s8 	%r4452, %r4451;
	cvt.u32.u16	%r4453, %rs2850;
	cvt.s32.s8 	%r4454, %r4453;
	mad.lo.s32 	%r4455, %r173, %r4454, %r4446;
	mad.lo.s32 	%r4456, %r53, %r4452, %r4455;
	mad.lo.s32 	%r4457, %r54, %r4450, %r4456;
	mad.lo.s32 	%r4458, %r55, %r4448, %r4457;
	ld.const.v4.u8 	{%rs2858, %rs2859, %rs2860, %rs2861}, [matrix+1428];
	cvt.u32.u16	%r4459, %rs2861;
	cvt.s32.s8 	%r4460, %r4459;
	cvt.u32.u16	%r4461, %rs2860;
	cvt.s32.s8 	%r4462, %r4461;
	cvt.u32.u16	%r4463, %rs2859;
	cvt.s32.s8 	%r4464, %r4463;
	cvt.u32.u16	%r4465, %rs2858;
	cvt.s32.s8 	%r4466, %r4465;
	mad.lo.s32 	%r4467, %r56, %r4466, %r4458;
	mad.lo.s32 	%r4468, %r57, %r4464, %r4467;
	mad.lo.s32 	%r4469, %r58, %r4462, %r4468;
	mad.lo.s32 	%r4470, %r59, %r4460, %r4469;
	ld.const.v4.u8 	{%rs2866, %rs2867, %rs2868, %rs2869}, [matrix+1432];
	cvt.u32.u16	%r4471, %rs2869;
	cvt.s32.s8 	%r4472, %r4471;
	cvt.u32.u16	%r4473, %rs2868;
	cvt.s32.s8 	%r4474, %r4473;
	cvt.u32.u16	%r4475, %rs2867;
	cvt.s32.s8 	%r4476, %r4475;
	cvt.u32.u16	%r4477, %rs2866;
	cvt.s32.s8 	%r4478, %r4477;
	mad.lo.s32 	%r4479, %r61, %r4478, %r4470;
	mad.lo.s32 	%r4480, %r62, %r4476, %r4479;
	mad.lo.s32 	%r4481, %r64, %r4474, %r4480;
	mad.lo.s32 	%r4482, %r65, %r4472, %r4481;
	ld.const.v4.u8 	{%rs2874, %rs2875, %rs2876, %rs2877}, [matrix+1436];
	cvt.u32.u16	%r4483, %rs2877;
	cvt.s32.s8 	%r4484, %r4483;
	cvt.u32.u16	%r4485, %rs2876;
	cvt.s32.s8 	%r4486, %r4485;
	cvt.u32.u16	%r4487, %rs2875;
	cvt.s32.s8 	%r4488, %r4487;
	cvt.u32.u16	%r4489, %rs2874;
	cvt.s32.s8 	%r4490, %r4489;
	mad.lo.s32 	%r4491, %r67, %r4490, %r4482;
	mad.lo.s32 	%r4492, %r68, %r4488, %r4491;
	mad.lo.s32 	%r4493, %r69, %r4486, %r4492;
	mad.lo.s32 	%r4494, %r70, %r4484, %r4493;
	ld.const.v4.u8 	{%rs2882, %rs2883, %rs2884, %rs2885}, [matrix+1440];
	cvt.u32.u16	%r4495, %rs2885;
	cvt.s32.s8 	%r4496, %r4495;
	cvt.u32.u16	%r4497, %rs2884;
	cvt.s32.s8 	%r4498, %r4497;
	cvt.u32.u16	%r4499, %rs2883;
	cvt.s32.s8 	%r4500, %r4499;
	cvt.u32.u16	%r4501, %rs2882;
	cvt.s32.s8 	%r4502, %r4501;
	mad.lo.s32 	%r4503, %r222, %r4502, %r4494;
	mad.lo.s32 	%r4504, %r72, %r4500, %r4503;
	mad.lo.s32 	%r4505, %r73, %r4498, %r4504;
	mad.lo.s32 	%r4506, %r74, %r4496, %r4505;
	ld.const.v4.u8 	{%rs2890, %rs2891, %rs2892, %rs2893}, [matrix+1444];
	cvt.u32.u16	%r4507, %rs2893;
	cvt.s32.s8 	%r4508, %r4507;
	cvt.u32.u16	%r4509, %rs2892;
	cvt.s32.s8 	%r4510, %r4509;
	cvt.u32.u16	%r4511, %rs2891;
	cvt.s32.s8 	%r4512, %r4511;
	cvt.u32.u16	%r4513, %rs2890;
	cvt.s32.s8 	%r4514, %r4513;
	mad.lo.s32 	%r4515, %r75, %r4514, %r4506;
	mad.lo.s32 	%r4516, %r76, %r4512, %r4515;
	mad.lo.s32 	%r4517, %r77, %r4510, %r4516;
	mad.lo.s32 	%r4518, %r78, %r4508, %r4517;
	ld.const.v4.u8 	{%rs2898, %rs2899, %rs2900, %rs2901}, [matrix+1448];
	cvt.u32.u16	%r4519, %rs2901;
	cvt.s32.s8 	%r4520, %r4519;
	cvt.u32.u16	%r4521, %rs2900;
	cvt.s32.s8 	%r4522, %r4521;
	cvt.u32.u16	%r4523, %rs2899;
	cvt.s32.s8 	%r4524, %r4523;
	cvt.u32.u16	%r4525, %rs2898;
	cvt.s32.s8 	%r4526, %r4525;
	mad.lo.s32 	%r4527, %r80, %r4526, %r4518;
	mad.lo.s32 	%r4528, %r81, %r4524, %r4527;
	mad.lo.s32 	%r4529, %r83, %r4522, %r4528;
	mad.lo.s32 	%r4530, %r84, %r4520, %r4529;
	ld.const.v4.u8 	{%rs2906, %rs2907, %rs2908, %rs2909}, [matrix+1452];
	cvt.u32.u16	%r4531, %rs2909;
	cvt.s32.s8 	%r4532, %r4531;
	cvt.u32.u16	%r4533, %rs2908;
	cvt.s32.s8 	%r4534, %r4533;
	cvt.u32.u16	%r4535, %rs2907;
	cvt.s32.s8 	%r4536, %r4535;
	cvt.u32.u16	%r4537, %rs2906;
	cvt.s32.s8 	%r4538, %r4537;
	mad.lo.s32 	%r4539, %r86, %r4538, %r4530;
	mad.lo.s32 	%r4540, %r87, %r4536, %r4539;
	mad.lo.s32 	%r4541, %r88, %r4534, %r4540;
	mad.lo.s32 	%r4542, %r89, %r4532, %r4541;
	ld.const.v4.u8 	{%rs2914, %rs2915, %rs2916, %rs2917}, [matrix+1456];
	cvt.u32.u16	%r4543, %rs2917;
	cvt.s32.s8 	%r4544, %r4543;
	cvt.u32.u16	%r4545, %rs2916;
	cvt.s32.s8 	%r4546, %r4545;
	cvt.u32.u16	%r4547, %rs2915;
	cvt.s32.s8 	%r4548, %r4547;
	cvt.u32.u16	%r4549, %rs2914;
	cvt.s32.s8 	%r4550, %r4549;
	mad.lo.s32 	%r4551, %r271, %r4550, %r4542;
	mad.lo.s32 	%r4552, %r91, %r4548, %r4551;
	mad.lo.s32 	%r4553, %r93, %r4546, %r4552;
	mad.lo.s32 	%r4554, %r94, %r4544, %r4553;
	ld.const.v4.u8 	{%rs2922, %rs2923, %rs2924, %rs2925}, [matrix+1460];
	cvt.u32.u16	%r4555, %rs2925;
	cvt.s32.s8 	%r4556, %r4555;
	cvt.u32.u16	%r4557, %rs2924;
	cvt.s32.s8 	%r4558, %r4557;
	cvt.u32.u16	%r4559, %rs2923;
	cvt.s32.s8 	%r4560, %r4559;
	cvt.u32.u16	%r4561, %rs2922;
	cvt.s32.s8 	%r4562, %r4561;
	mad.lo.s32 	%r4563, %r96, %r4562, %r4554;
	mad.lo.s32 	%r4564, %r97, %r4560, %r4563;
	mad.lo.s32 	%r4565, %r99, %r4558, %r4564;
	mad.lo.s32 	%r4566, %r100, %r4556, %r4565;
	ld.const.v4.u8 	{%rs2930, %rs2931, %rs2932, %rs2933}, [matrix+1464];
	cvt.u32.u16	%r4567, %rs2933;
	cvt.s32.s8 	%r4568, %r4567;
	cvt.u32.u16	%r4569, %rs2932;
	cvt.s32.s8 	%r4570, %r4569;
	cvt.u32.u16	%r4571, %rs2931;
	cvt.s32.s8 	%r4572, %r4571;
	cvt.u32.u16	%r4573, %rs2930;
	cvt.s32.s8 	%r4574, %r4573;
	mad.lo.s32 	%r4575, %r103, %r4574, %r4566;
	mad.lo.s32 	%r4576, %r104, %r4572, %r4575;
	mad.lo.s32 	%r4577, %r107, %r4570, %r4576;
	mad.lo.s32 	%r4578, %r108, %r4568, %r4577;
	ld.const.v4.u8 	{%rs2938, %rs2939, %rs2940, %rs2941}, [matrix+1468];
	cvt.u32.u16	%r4579, %rs2941;
	cvt.s32.s8 	%r4580, %r4579;
	cvt.u32.u16	%r4581, %rs2940;
	cvt.s32.s8 	%r4582, %r4581;
	cvt.u32.u16	%r4583, %rs2939;
	cvt.s32.s8 	%r4584, %r4583;
	cvt.u32.u16	%r4585, %rs2938;
	cvt.s32.s8 	%r4586, %r4585;
	mad.lo.s32 	%r4587, %r111, %r4586, %r4578;
	mad.lo.s32 	%r4588, %r112, %r4584, %r4587;
	mad.lo.s32 	%r4589, %r114, %r4582, %r4588;
	mad.lo.s32 	%r4590, %r115, %r4580, %r4589;
	ld.const.v4.u8 	{%rs2946, %rs2947, %rs2948, %rs2949}, [matrix+1472];
	cvt.u32.u16	%r4591, %rs2949;
	cvt.s32.s8 	%r4592, %r4591;
	cvt.u32.u16	%r4593, %rs2948;
	cvt.s32.s8 	%r4594, %r4593;
	cvt.u32.u16	%r4595, %rs2946;
	cvt.s32.s8 	%r4596, %r4595;
	cvt.u32.u16	%r4597, %rs2947;
	cvt.s32.s8 	%r4598, %r4597;
	mul.lo.s32 	%r4599, %r34, %r4598;
	mad.lo.s32 	%r4600, %r124, %r4596, %r4599;
	mad.lo.s32 	%r4601, %r35, %r4594, %r4600;
	mad.lo.s32 	%r4602, %r36, %r4592, %r4601;
	ld.const.v4.u8 	{%rs2954, %rs2955, %rs2956, %rs2957}, [matrix+1476];
	cvt.u32.u16	%r4603, %rs2957;
	cvt.s32.s8 	%r4604, %r4603;
	cvt.u32.u16	%r4605, %rs2956;
	cvt.s32.s8 	%r4606, %r4605;
	cvt.u32.u16	%r4607, %rs2955;
	cvt.s32.s8 	%r4608, %r4607;
	cvt.u32.u16	%r4609, %rs2954;
	cvt.s32.s8 	%r4610, %r4609;
	mad.lo.s32 	%r4611, %r37, %r4610, %r4602;
	mad.lo.s32 	%r4612, %r38, %r4608, %r4611;
	mad.lo.s32 	%r4613, %r39, %r4606, %r4612;
	mad.lo.s32 	%r4614, %r40, %r4604, %r4613;
	ld.const.v4.u8 	{%rs2962, %rs2963, %rs2964, %rs2965}, [matrix+1480];
	cvt.u32.u16	%r4615, %rs2965;
	cvt.s32.s8 	%r4616, %r4615;
	cvt.u32.u16	%r4617, %rs2964;
	cvt.s32.s8 	%r4618, %r4617;
	cvt.u32.u16	%r4619, %rs2963;
	cvt.s32.s8 	%r4620, %r4619;
	cvt.u32.u16	%r4621, %rs2962;
	cvt.s32.s8 	%r4622, %r4621;
	mad.lo.s32 	%r4623, %r42, %r4622, %r4614;
	mad.lo.s32 	%r4624, %r43, %r4620, %r4623;
	mad.lo.s32 	%r4625, %r45, %r4618, %r4624;
	mad.lo.s32 	%r4626, %r46, %r4616, %r4625;
	ld.const.v4.u8 	{%rs2970, %rs2971, %rs2972, %rs2973}, [matrix+1484];
	cvt.u32.u16	%r4627, %rs2973;
	cvt.s32.s8 	%r4628, %r4627;
	cvt.u32.u16	%r4629, %rs2972;
	cvt.s32.s8 	%r4630, %r4629;
	cvt.u32.u16	%r4631, %rs2971;
	cvt.s32.s8 	%r4632, %r4631;
	cvt.u32.u16	%r4633, %rs2970;
	cvt.s32.s8 	%r4634, %r4633;
	mad.lo.s32 	%r4635, %r48, %r4634, %r4626;
	mad.lo.s32 	%r4636, %r49, %r4632, %r4635;
	mad.lo.s32 	%r4637, %r50, %r4630, %r4636;
	mad.lo.s32 	%r4638, %r51, %r4628, %r4637;
	ld.const.v4.u8 	{%rs2978, %rs2979, %rs2980, %rs2981}, [matrix+1488];
	cvt.u32.u16	%r4639, %rs2981;
	cvt.s32.s8 	%r4640, %r4639;
	cvt.u32.u16	%r4641, %rs2980;
	cvt.s32.s8 	%r4642, %r4641;
	cvt.u32.u16	%r4643, %rs2979;
	cvt.s32.s8 	%r4644, %r4643;
	cvt.u32.u16	%r4645, %rs2978;
	cvt.s32.s8 	%r4646, %r4645;
	mad.lo.s32 	%r4647, %r173, %r4646, %r4638;
	mad.lo.s32 	%r4648, %r53, %r4644, %r4647;
	mad.lo.s32 	%r4649, %r54, %r4642, %r4648;
	mad.lo.s32 	%r4650, %r55, %r4640, %r4649;
	ld.const.v4.u8 	{%rs2986, %rs2987, %rs2988, %rs2989}, [matrix+1492];
	cvt.u32.u16	%r4651, %rs2989;
	cvt.s32.s8 	%r4652, %r4651;
	cvt.u32.u16	%r4653, %rs2988;
	cvt.s32.s8 	%r4654, %r4653;
	cvt.u32.u16	%r4655, %rs2987;
	cvt.s32.s8 	%r4656, %r4655;
	cvt.u32.u16	%r4657, %rs2986;
	cvt.s32.s8 	%r4658, %r4657;
	mad.lo.s32 	%r4659, %r56, %r4658, %r4650;
	mad.lo.s32 	%r4660, %r57, %r4656, %r4659;
	mad.lo.s32 	%r4661, %r58, %r4654, %r4660;
	mad.lo.s32 	%r4662, %r59, %r4652, %r4661;
	ld.const.v4.u8 	{%rs2994, %rs2995, %rs2996, %rs2997}, [matrix+1496];
	cvt.u32.u16	%r4663, %rs2997;
	cvt.s32.s8 	%r4664, %r4663;
	cvt.u32.u16	%r4665, %rs2996;
	cvt.s32.s8 	%r4666, %r4665;
	cvt.u32.u16	%r4667, %rs2995;
	cvt.s32.s8 	%r4668, %r4667;
	cvt.u32.u16	%r4669, %rs2994;
	cvt.s32.s8 	%r4670, %r4669;
	mad.lo.s32 	%r4671, %r61, %r4670, %r4662;
	mad.lo.s32 	%r4672, %r62, %r4668, %r4671;
	mad.lo.s32 	%r4673, %r64, %r4666, %r4672;
	mad.lo.s32 	%r4674, %r65, %r4664, %r4673;
	ld.const.v4.u8 	{%rs3002, %rs3003, %rs3004, %rs3005}, [matrix+1500];
	cvt.u32.u16	%r4675, %rs3005;
	cvt.s32.s8 	%r4676, %r4675;
	cvt.u32.u16	%r4677, %rs3004;
	cvt.s32.s8 	%r4678, %r4677;
	cvt.u32.u16	%r4679, %rs3003;
	cvt.s32.s8 	%r4680, %r4679;
	cvt.u32.u16	%r4681, %rs3002;
	cvt.s32.s8 	%r4682, %r4681;
	mad.lo.s32 	%r4683, %r67, %r4682, %r4674;
	mad.lo.s32 	%r4684, %r68, %r4680, %r4683;
	mad.lo.s32 	%r4685, %r69, %r4678, %r4684;
	mad.lo.s32 	%r4686, %r70, %r4676, %r4685;
	ld.const.v4.u8 	{%rs3010, %rs3011, %rs3012, %rs3013}, [matrix+1504];
	cvt.u32.u16	%r4687, %rs3013;
	cvt.s32.s8 	%r4688, %r4687;
	cvt.u32.u16	%r4689, %rs3012;
	cvt.s32.s8 	%r4690, %r4689;
	cvt.u32.u16	%r4691, %rs3011;
	cvt.s32.s8 	%r4692, %r4691;
	cvt.u32.u16	%r4693, %rs3010;
	cvt.s32.s8 	%r4694, %r4693;
	mad.lo.s32 	%r4695, %r222, %r4694, %r4686;
	mad.lo.s32 	%r4696, %r72, %r4692, %r4695;
	mad.lo.s32 	%r4697, %r73, %r4690, %r4696;
	mad.lo.s32 	%r4698, %r74, %r4688, %r4697;
	ld.const.v4.u8 	{%rs3018, %rs3019, %rs3020, %rs3021}, [matrix+1508];
	cvt.u32.u16	%r4699, %rs3021;
	cvt.s32.s8 	%r4700, %r4699;
	cvt.u32.u16	%r4701, %rs3020;
	cvt.s32.s8 	%r4702, %r4701;
	cvt.u32.u16	%r4703, %rs3019;
	cvt.s32.s8 	%r4704, %r4703;
	cvt.u32.u16	%r4705, %rs3018;
	cvt.s32.s8 	%r4706, %r4705;
	mad.lo.s32 	%r4707, %r75, %r4706, %r4698;
	mad.lo.s32 	%r4708, %r76, %r4704, %r4707;
	mad.lo.s32 	%r4709, %r77, %r4702, %r4708;
	mad.lo.s32 	%r4710, %r78, %r4700, %r4709;
	ld.const.v4.u8 	{%rs3026, %rs3027, %rs3028, %rs3029}, [matrix+1512];
	cvt.u32.u16	%r4711, %rs3029;
	cvt.s32.s8 	%r4712, %r4711;
	cvt.u32.u16	%r4713, %rs3028;
	cvt.s32.s8 	%r4714, %r4713;
	cvt.u32.u16	%r4715, %rs3027;
	cvt.s32.s8 	%r4716, %r4715;
	cvt.u32.u16	%r4717, %rs3026;
	cvt.s32.s8 	%r4718, %r4717;
	mad.lo.s32 	%r4719, %r80, %r4718, %r4710;
	mad.lo.s32 	%r4720, %r81, %r4716, %r4719;
	mad.lo.s32 	%r4721, %r83, %r4714, %r4720;
	mad.lo.s32 	%r4722, %r84, %r4712, %r4721;
	ld.const.v4.u8 	{%rs3034, %rs3035, %rs3036, %rs3037}, [matrix+1516];
	cvt.u32.u16	%r4723, %rs3037;
	cvt.s32.s8 	%r4724, %r4723;
	cvt.u32.u16	%r4725, %rs3036;
	cvt.s32.s8 	%r4726, %r4725;
	cvt.u32.u16	%r4727, %rs3035;
	cvt.s32.s8 	%r4728, %r4727;
	cvt.u32.u16	%r4729, %rs3034;
	cvt.s32.s8 	%r4730, %r4729;
	mad.lo.s32 	%r4731, %r86, %r4730, %r4722;
	mad.lo.s32 	%r4732, %r87, %r4728, %r4731;
	mad.lo.s32 	%r4733, %r88, %r4726, %r4732;
	mad.lo.s32 	%r4734, %r89, %r4724, %r4733;
	ld.const.v4.u8 	{%rs3042, %rs3043, %rs3044, %rs3045}, [matrix+1520];
	cvt.u32.u16	%r4735, %rs3045;
	cvt.s32.s8 	%r4736, %r4735;
	cvt.u32.u16	%r4737, %rs3044;
	cvt.s32.s8 	%r4738, %r4737;
	cvt.u32.u16	%r4739, %rs3043;
	cvt.s32.s8 	%r4740, %r4739;
	cvt.u32.u16	%r4741, %rs3042;
	cvt.s32.s8 	%r4742, %r4741;
	mad.lo.s32 	%r4743, %r271, %r4742, %r4734;
	mad.lo.s32 	%r4744, %r91, %r4740, %r4743;
	mad.lo.s32 	%r4745, %r93, %r4738, %r4744;
	mad.lo.s32 	%r4746, %r94, %r4736, %r4745;
	ld.const.v4.u8 	{%rs3050, %rs3051, %rs3052, %rs3053}, [matrix+1524];
	cvt.u32.u16	%r4747, %rs3053;
	cvt.s32.s8 	%r4748, %r4747;
	cvt.u32.u16	%r4749, %rs3052;
	cvt.s32.s8 	%r4750, %r4749;
	cvt.u32.u16	%r4751, %rs3051;
	cvt.s32.s8 	%r4752, %r4751;
	cvt.u32.u16	%r4753, %rs3050;
	cvt.s32.s8 	%r4754, %r4753;
	mad.lo.s32 	%r4755, %r96, %r4754, %r4746;
	mad.lo.s32 	%r4756, %r97, %r4752, %r4755;
	mad.lo.s32 	%r4757, %r99, %r4750, %r4756;
	mad.lo.s32 	%r4758, %r100, %r4748, %r4757;
	ld.const.v4.u8 	{%rs3058, %rs3059, %rs3060, %rs3061}, [matrix+1528];
	cvt.u32.u16	%r4759, %rs3061;
	cvt.s32.s8 	%r4760, %r4759;
	cvt.u32.u16	%r4761, %rs3060;
	cvt.s32.s8 	%r4762, %r4761;
	cvt.u32.u16	%r4763, %rs3059;
	cvt.s32.s8 	%r4764, %r4763;
	cvt.u32.u16	%r4765, %rs3058;
	cvt.s32.s8 	%r4766, %r4765;
	mad.lo.s32 	%r4767, %r103, %r4766, %r4758;
	mad.lo.s32 	%r4768, %r104, %r4764, %r4767;
	mad.lo.s32 	%r4769, %r107, %r4762, %r4768;
	mad.lo.s32 	%r4770, %r108, %r4760, %r4769;
	ld.const.v4.u8 	{%rs3066, %rs3067, %rs3068, %rs3069}, [matrix+1532];
	cvt.u32.u16	%r4771, %rs3069;
	cvt.s32.s8 	%r4772, %r4771;
	cvt.u32.u16	%r4773, %rs3068;
	cvt.s32.s8 	%r4774, %r4773;
	cvt.u32.u16	%r4775, %rs3067;
	cvt.s32.s8 	%r4776, %r4775;
	cvt.u32.u16	%r4777, %rs3066;
	cvt.s32.s8 	%r4778, %r4777;
	mad.lo.s32 	%r4779, %r111, %r4778, %r4770;
	mad.lo.s32 	%r4780, %r112, %r4776, %r4779;
	mad.lo.s32 	%r4781, %r114, %r4774, %r4780;
	mad.lo.s32 	%r4782, %r115, %r4772, %r4781;
	shr.u32 	%r4783, %r4590, 6;
	and.b32  	%r4784, %r4783, 240;
	shr.u32 	%r4785, %r4782, 10;
	or.b32  	%r4786, %r4785, %r4784;
	xor.b32  	%r4787, %r21, %r4786;
	cvt.u64.u32	%rd389, %r4787;
	ld.const.v4.u8 	{%rs3074, %rs3075, %rs3076, %rs3077}, [matrix+1536];
	cvt.u32.u16	%r4788, %rs3077;
	cvt.s32.s8 	%r4789, %r4788;
	cvt.u32.u16	%r4790, %rs3076;
	cvt.s32.s8 	%r4791, %r4790;
	cvt.u32.u16	%r4792, %rs3074;
	cvt.s32.s8 	%r4793, %r4792;
	cvt.u32.u16	%r4794, %rs3075;
	cvt.s32.s8 	%r4795, %r4794;
	mul.lo.s32 	%r4796, %r34, %r4795;
	mad.lo.s32 	%r4797, %r124, %r4793, %r4796;
	mad.lo.s32 	%r4798, %r35, %r4791, %r4797;
	mad.lo.s32 	%r4799, %r36, %r4789, %r4798;
	ld.const.v4.u8 	{%rs3082, %rs3083, %rs3084, %rs3085}, [matrix+1540];
	cvt.u32.u16	%r4800, %rs3085;
	cvt.s32.s8 	%r4801, %r4800;
	cvt.u32.u16	%r4802, %rs3084;
	cvt.s32.s8 	%r4803, %r4802;
	cvt.u32.u16	%r4804, %rs3083;
	cvt.s32.s8 	%r4805, %r4804;
	cvt.u32.u16	%r4806, %rs3082;
	cvt.s32.s8 	%r4807, %r4806;
	mad.lo.s32 	%r4808, %r37, %r4807, %r4799;
	mad.lo.s32 	%r4809, %r38, %r4805, %r4808;
	mad.lo.s32 	%r4810, %r39, %r4803, %r4809;
	mad.lo.s32 	%r4811, %r40, %r4801, %r4810;
	ld.const.v4.u8 	{%rs3090, %rs3091, %rs3092, %rs3093}, [matrix+1544];
	cvt.u32.u16	%r4812, %rs3093;
	cvt.s32.s8 	%r4813, %r4812;
	cvt.u32.u16	%r4814, %rs3092;
	cvt.s32.s8 	%r4815, %r4814;
	cvt.u32.u16	%r4816, %rs3091;
	cvt.s32.s8 	%r4817, %r4816;
	cvt.u32.u16	%r4818, %rs3090;
	cvt.s32.s8 	%r4819, %r4818;
	mad.lo.s32 	%r4820, %r42, %r4819, %r4811;
	mad.lo.s32 	%r4821, %r43, %r4817, %r4820;
	mad.lo.s32 	%r4822, %r45, %r4815, %r4821;
	mad.lo.s32 	%r4823, %r46, %r4813, %r4822;
	ld.const.v4.u8 	{%rs3098, %rs3099, %rs3100, %rs3101}, [matrix+1548];
	cvt.u32.u16	%r4824, %rs3101;
	cvt.s32.s8 	%r4825, %r4824;
	cvt.u32.u16	%r4826, %rs3100;
	cvt.s32.s8 	%r4827, %r4826;
	cvt.u32.u16	%r4828, %rs3099;
	cvt.s32.s8 	%r4829, %r4828;
	cvt.u32.u16	%r4830, %rs3098;
	cvt.s32.s8 	%r4831, %r4830;
	mad.lo.s32 	%r4832, %r48, %r4831, %r4823;
	mad.lo.s32 	%r4833, %r49, %r4829, %r4832;
	mad.lo.s32 	%r4834, %r50, %r4827, %r4833;
	mad.lo.s32 	%r4835, %r51, %r4825, %r4834;
	ld.const.v4.u8 	{%rs3106, %rs3107, %rs3108, %rs3109}, [matrix+1552];
	cvt.u32.u16	%r4836, %rs3109;
	cvt.s32.s8 	%r4837, %r4836;
	cvt.u32.u16	%r4838, %rs3108;
	cvt.s32.s8 	%r4839, %r4838;
	cvt.u32.u16	%r4840, %rs3107;
	cvt.s32.s8 	%r4841, %r4840;
	cvt.u32.u16	%r4842, %rs3106;
	cvt.s32.s8 	%r4843, %r4842;
	mad.lo.s32 	%r4844, %r173, %r4843, %r4835;
	mad.lo.s32 	%r4845, %r53, %r4841, %r4844;
	mad.lo.s32 	%r4846, %r54, %r4839, %r4845;
	mad.lo.s32 	%r4847, %r55, %r4837, %r4846;
	ld.const.v4.u8 	{%rs3114, %rs3115, %rs3116, %rs3117}, [matrix+1556];
	cvt.u32.u16	%r4848, %rs3117;
	cvt.s32.s8 	%r4849, %r4848;
	cvt.u32.u16	%r4850, %rs3116;
	cvt.s32.s8 	%r4851, %r4850;
	cvt.u32.u16	%r4852, %rs3115;
	cvt.s32.s8 	%r4853, %r4852;
	cvt.u32.u16	%r4854, %rs3114;
	cvt.s32.s8 	%r4855, %r4854;
	mad.lo.s32 	%r4856, %r56, %r4855, %r4847;
	mad.lo.s32 	%r4857, %r57, %r4853, %r4856;
	mad.lo.s32 	%r4858, %r58, %r4851, %r4857;
	mad.lo.s32 	%r4859, %r59, %r4849, %r4858;
	ld.const.v4.u8 	{%rs3122, %rs3123, %rs3124, %rs3125}, [matrix+1560];
	cvt.u32.u16	%r4860, %rs3125;
	cvt.s32.s8 	%r4861, %r4860;
	cvt.u32.u16	%r4862, %rs3124;
	cvt.s32.s8 	%r4863, %r4862;
	cvt.u32.u16	%r4864, %rs3123;
	cvt.s32.s8 	%r4865, %r4864;
	cvt.u32.u16	%r4866, %rs3122;
	cvt.s32.s8 	%r4867, %r4866;
	mad.lo.s32 	%r4868, %r61, %r4867, %r4859;
	mad.lo.s32 	%r4869, %r62, %r4865, %r4868;
	mad.lo.s32 	%r4870, %r64, %r4863, %r4869;
	mad.lo.s32 	%r4871, %r65, %r4861, %r4870;
	ld.const.v4.u8 	{%rs3130, %rs3131, %rs3132, %rs3133}, [matrix+1564];
	cvt.u32.u16	%r4872, %rs3133;
	cvt.s32.s8 	%r4873, %r4872;
	cvt.u32.u16	%r4874, %rs3132;
	cvt.s32.s8 	%r4875, %r4874;
	cvt.u32.u16	%r4876, %rs3131;
	cvt.s32.s8 	%r4877, %r4876;
	cvt.u32.u16	%r4878, %rs3130;
	cvt.s32.s8 	%r4879, %r4878;
	mad.lo.s32 	%r4880, %r67, %r4879, %r4871;
	mad.lo.s32 	%r4881, %r68, %r4877, %r4880;
	mad.lo.s32 	%r4882, %r69, %r4875, %r4881;
	mad.lo.s32 	%r4883, %r70, %r4873, %r4882;
	ld.const.v4.u8 	{%rs3138, %rs3139, %rs3140, %rs3141}, [matrix+1568];
	cvt.u32.u16	%r4884, %rs3141;
	cvt.s32.s8 	%r4885, %r4884;
	cvt.u32.u16	%r4886, %rs3140;
	cvt.s32.s8 	%r4887, %r4886;
	cvt.u32.u16	%r4888, %rs3139;
	cvt.s32.s8 	%r4889, %r4888;
	cvt.u32.u16	%r4890, %rs3138;
	cvt.s32.s8 	%r4891, %r4890;
	mad.lo.s32 	%r4892, %r222, %r4891, %r4883;
	mad.lo.s32 	%r4893, %r72, %r4889, %r4892;
	mad.lo.s32 	%r4894, %r73, %r4887, %r4893;
	mad.lo.s32 	%r4895, %r74, %r4885, %r4894;
	ld.const.v4.u8 	{%rs3146, %rs3147, %rs3148, %rs3149}, [matrix+1572];
	cvt.u32.u16	%r4896, %rs3149;
	cvt.s32.s8 	%r4897, %r4896;
	cvt.u32.u16	%r4898, %rs3148;
	cvt.s32.s8 	%r4899, %r4898;
	cvt.u32.u16	%r4900, %rs3147;
	cvt.s32.s8 	%r4901, %r4900;
	cvt.u32.u16	%r4902, %rs3146;
	cvt.s32.s8 	%r4903, %r4902;
	mad.lo.s32 	%r4904, %r75, %r4903, %r4895;
	mad.lo.s32 	%r4905, %r76, %r4901, %r4904;
	mad.lo.s32 	%r4906, %r77, %r4899, %r4905;
	mad.lo.s32 	%r4907, %r78, %r4897, %r4906;
	ld.const.v4.u8 	{%rs3154, %rs3155, %rs3156, %rs3157}, [matrix+1576];
	cvt.u32.u16	%r4908, %rs3157;
	cvt.s32.s8 	%r4909, %r4908;
	cvt.u32.u16	%r4910, %rs3156;
	cvt.s32.s8 	%r4911, %r4910;
	cvt.u32.u16	%r4912, %rs3155;
	cvt.s32.s8 	%r4913, %r4912;
	cvt.u32.u16	%r4914, %rs3154;
	cvt.s32.s8 	%r4915, %r4914;
	mad.lo.s32 	%r4916, %r80, %r4915, %r4907;
	mad.lo.s32 	%r4917, %r81, %r4913, %r4916;
	mad.lo.s32 	%r4918, %r83, %r4911, %r4917;
	mad.lo.s32 	%r4919, %r84, %r4909, %r4918;
	ld.const.v4.u8 	{%rs3162, %rs3163, %rs3164, %rs3165}, [matrix+1580];
	cvt.u32.u16	%r4920, %rs3165;
	cvt.s32.s8 	%r4921, %r4920;
	cvt.u32.u16	%r4922, %rs3164;
	cvt.s32.s8 	%r4923, %r4922;
	cvt.u32.u16	%r4924, %rs3163;
	cvt.s32.s8 	%r4925, %r4924;
	cvt.u32.u16	%r4926, %rs3162;
	cvt.s32.s8 	%r4927, %r4926;
	mad.lo.s32 	%r4928, %r86, %r4927, %r4919;
	mad.lo.s32 	%r4929, %r87, %r4925, %r4928;
	mad.lo.s32 	%r4930, %r88, %r4923, %r4929;
	mad.lo.s32 	%r4931, %r89, %r4921, %r4930;
	ld.const.v4.u8 	{%rs3170, %rs3171, %rs3172, %rs3173}, [matrix+1584];
	cvt.u32.u16	%r4932, %rs3173;
	cvt.s32.s8 	%r4933, %r4932;
	cvt.u32.u16	%r4934, %rs3172;
	cvt.s32.s8 	%r4935, %r4934;
	cvt.u32.u16	%r4936, %rs3171;
	cvt.s32.s8 	%r4937, %r4936;
	cvt.u32.u16	%r4938, %rs3170;
	cvt.s32.s8 	%r4939, %r4938;
	mad.lo.s32 	%r4940, %r271, %r4939, %r4931;
	mad.lo.s32 	%r4941, %r91, %r4937, %r4940;
	mad.lo.s32 	%r4942, %r93, %r4935, %r4941;
	mad.lo.s32 	%r4943, %r94, %r4933, %r4942;
	ld.const.v4.u8 	{%rs3178, %rs3179, %rs3180, %rs3181}, [matrix+1588];
	cvt.u32.u16	%r4944, %rs3181;
	cvt.s32.s8 	%r4945, %r4944;
	cvt.u32.u16	%r4946, %rs3180;
	cvt.s32.s8 	%r4947, %r4946;
	cvt.u32.u16	%r4948, %rs3179;
	cvt.s32.s8 	%r4949, %r4948;
	cvt.u32.u16	%r4950, %rs3178;
	cvt.s32.s8 	%r4951, %r4950;
	mad.lo.s32 	%r4952, %r96, %r4951, %r4943;
	mad.lo.s32 	%r4953, %r97, %r4949, %r4952;
	mad.lo.s32 	%r4954, %r99, %r4947, %r4953;
	mad.lo.s32 	%r4955, %r100, %r4945, %r4954;
	ld.const.v4.u8 	{%rs3186, %rs3187, %rs3188, %rs3189}, [matrix+1592];
	cvt.u32.u16	%r4956, %rs3189;
	cvt.s32.s8 	%r4957, %r4956;
	cvt.u32.u16	%r4958, %rs3188;
	cvt.s32.s8 	%r4959, %r4958;
	cvt.u32.u16	%r4960, %rs3187;
	cvt.s32.s8 	%r4961, %r4960;
	cvt.u32.u16	%r4962, %rs3186;
	cvt.s32.s8 	%r4963, %r4962;
	mad.lo.s32 	%r4964, %r103, %r4963, %r4955;
	mad.lo.s32 	%r4965, %r104, %r4961, %r4964;
	mad.lo.s32 	%r4966, %r107, %r4959, %r4965;
	mad.lo.s32 	%r4967, %r108, %r4957, %r4966;
	ld.const.v4.u8 	{%rs3194, %rs3195, %rs3196, %rs3197}, [matrix+1596];
	cvt.u32.u16	%r4968, %rs3197;
	cvt.s32.s8 	%r4969, %r4968;
	cvt.u32.u16	%r4970, %rs3196;
	cvt.s32.s8 	%r4971, %r4970;
	cvt.u32.u16	%r4972, %rs3195;
	cvt.s32.s8 	%r4973, %r4972;
	cvt.u32.u16	%r4974, %rs3194;
	cvt.s32.s8 	%r4975, %r4974;
	mad.lo.s32 	%r4976, %r111, %r4975, %r4967;
	mad.lo.s32 	%r4977, %r112, %r4973, %r4976;
	mad.lo.s32 	%r4978, %r114, %r4971, %r4977;
	mad.lo.s32 	%r4979, %r115, %r4969, %r4978;
	ld.const.v4.u8 	{%rs3202, %rs3203, %rs3204, %rs3205}, [matrix+1600];
	cvt.u32.u16	%r4980, %rs3205;
	cvt.s32.s8 	%r4981, %r4980;
	cvt.u32.u16	%r4982, %rs3204;
	cvt.s32.s8 	%r4983, %r4982;
	cvt.u32.u16	%r4984, %rs3202;
	cvt.s32.s8 	%r4985, %r4984;
	cvt.u32.u16	%r4986, %rs3203;
	cvt.s32.s8 	%r4987, %r4986;
	mul.lo.s32 	%r4988, %r34, %r4987;
	mad.lo.s32 	%r4989, %r124, %r4985, %r4988;
	mad.lo.s32 	%r4990, %r35, %r4983, %r4989;
	mad.lo.s32 	%r4991, %r36, %r4981, %r4990;
	ld.const.v4.u8 	{%rs3210, %rs3211, %rs3212, %rs3213}, [matrix+1604];
	cvt.u32.u16	%r4992, %rs3213;
	cvt.s32.s8 	%r4993, %r4992;
	cvt.u32.u16	%r4994, %rs3212;
	cvt.s32.s8 	%r4995, %r4994;
	cvt.u32.u16	%r4996, %rs3211;
	cvt.s32.s8 	%r4997, %r4996;
	cvt.u32.u16	%r4998, %rs3210;
	cvt.s32.s8 	%r4999, %r4998;
	mad.lo.s32 	%r5000, %r37, %r4999, %r4991;
	mad.lo.s32 	%r5001, %r38, %r4997, %r5000;
	mad.lo.s32 	%r5002, %r39, %r4995, %r5001;
	mad.lo.s32 	%r5003, %r40, %r4993, %r5002;
	ld.const.v4.u8 	{%rs3218, %rs3219, %rs3220, %rs3221}, [matrix+1608];
	cvt.u32.u16	%r5004, %rs3221;
	cvt.s32.s8 	%r5005, %r5004;
	cvt.u32.u16	%r5006, %rs3220;
	cvt.s32.s8 	%r5007, %r5006;
	cvt.u32.u16	%r5008, %rs3219;
	cvt.s32.s8 	%r5009, %r5008;
	cvt.u32.u16	%r5010, %rs3218;
	cvt.s32.s8 	%r5011, %r5010;
	mad.lo.s32 	%r5012, %r42, %r5011, %r5003;
	mad.lo.s32 	%r5013, %r43, %r5009, %r5012;
	mad.lo.s32 	%r5014, %r45, %r5007, %r5013;
	mad.lo.s32 	%r5015, %r46, %r5005, %r5014;
	ld.const.v4.u8 	{%rs3226, %rs3227, %rs3228, %rs3229}, [matrix+1612];
	cvt.u32.u16	%r5016, %rs3229;
	cvt.s32.s8 	%r5017, %r5016;
	cvt.u32.u16	%r5018, %rs3228;
	cvt.s32.s8 	%r5019, %r5018;
	cvt.u32.u16	%r5020, %rs3227;
	cvt.s32.s8 	%r5021, %r5020;
	cvt.u32.u16	%r5022, %rs3226;
	cvt.s32.s8 	%r5023, %r5022;
	mad.lo.s32 	%r5024, %r48, %r5023, %r5015;
	mad.lo.s32 	%r5025, %r49, %r5021, %r5024;
	mad.lo.s32 	%r5026, %r50, %r5019, %r5025;
	mad.lo.s32 	%r5027, %r51, %r5017, %r5026;
	ld.const.v4.u8 	{%rs3234, %rs3235, %rs3236, %rs3237}, [matrix+1616];
	cvt.u32.u16	%r5028, %rs3237;
	cvt.s32.s8 	%r5029, %r5028;
	cvt.u32.u16	%r5030, %rs3236;
	cvt.s32.s8 	%r5031, %r5030;
	cvt.u32.u16	%r5032, %rs3235;
	cvt.s32.s8 	%r5033, %r5032;
	cvt.u32.u16	%r5034, %rs3234;
	cvt.s32.s8 	%r5035, %r5034;
	mad.lo.s32 	%r5036, %r173, %r5035, %r5027;
	mad.lo.s32 	%r5037, %r53, %r5033, %r5036;
	mad.lo.s32 	%r5038, %r54, %r5031, %r5037;
	mad.lo.s32 	%r5039, %r55, %r5029, %r5038;
	ld.const.v4.u8 	{%rs3242, %rs3243, %rs3244, %rs3245}, [matrix+1620];
	cvt.u32.u16	%r5040, %rs3245;
	cvt.s32.s8 	%r5041, %r5040;
	cvt.u32.u16	%r5042, %rs3244;
	cvt.s32.s8 	%r5043, %r5042;
	cvt.u32.u16	%r5044, %rs3243;
	cvt.s32.s8 	%r5045, %r5044;
	cvt.u32.u16	%r5046, %rs3242;
	cvt.s32.s8 	%r5047, %r5046;
	mad.lo.s32 	%r5048, %r56, %r5047, %r5039;
	mad.lo.s32 	%r5049, %r57, %r5045, %r5048;
	mad.lo.s32 	%r5050, %r58, %r5043, %r5049;
	mad.lo.s32 	%r5051, %r59, %r5041, %r5050;
	ld.const.v4.u8 	{%rs3250, %rs3251, %rs3252, %rs3253}, [matrix+1624];
	cvt.u32.u16	%r5052, %rs3253;
	cvt.s32.s8 	%r5053, %r5052;
	cvt.u32.u16	%r5054, %rs3252;
	cvt.s32.s8 	%r5055, %r5054;
	cvt.u32.u16	%r5056, %rs3251;
	cvt.s32.s8 	%r5057, %r5056;
	cvt.u32.u16	%r5058, %rs3250;
	cvt.s32.s8 	%r5059, %r5058;
	mad.lo.s32 	%r5060, %r61, %r5059, %r5051;
	mad.lo.s32 	%r5061, %r62, %r5057, %r5060;
	mad.lo.s32 	%r5062, %r64, %r5055, %r5061;
	mad.lo.s32 	%r5063, %r65, %r5053, %r5062;
	ld.const.v4.u8 	{%rs3258, %rs3259, %rs3260, %rs3261}, [matrix+1628];
	cvt.u32.u16	%r5064, %rs3261;
	cvt.s32.s8 	%r5065, %r5064;
	cvt.u32.u16	%r5066, %rs3260;
	cvt.s32.s8 	%r5067, %r5066;
	cvt.u32.u16	%r5068, %rs3259;
	cvt.s32.s8 	%r5069, %r5068;
	cvt.u32.u16	%r5070, %rs3258;
	cvt.s32.s8 	%r5071, %r5070;
	mad.lo.s32 	%r5072, %r67, %r5071, %r5063;
	mad.lo.s32 	%r5073, %r68, %r5069, %r5072;
	mad.lo.s32 	%r5074, %r69, %r5067, %r5073;
	mad.lo.s32 	%r5075, %r70, %r5065, %r5074;
	ld.const.v4.u8 	{%rs3266, %rs3267, %rs3268, %rs3269}, [matrix+1632];
	cvt.u32.u16	%r5076, %rs3269;
	cvt.s32.s8 	%r5077, %r5076;
	cvt.u32.u16	%r5078, %rs3268;
	cvt.s32.s8 	%r5079, %r5078;
	cvt.u32.u16	%r5080, %rs3267;
	cvt.s32.s8 	%r5081, %r5080;
	cvt.u32.u16	%r5082, %rs3266;
	cvt.s32.s8 	%r5083, %r5082;
	mad.lo.s32 	%r5084, %r222, %r5083, %r5075;
	mad.lo.s32 	%r5085, %r72, %r5081, %r5084;
	mad.lo.s32 	%r5086, %r73, %r5079, %r5085;
	mad.lo.s32 	%r5087, %r74, %r5077, %r5086;
	ld.const.v4.u8 	{%rs3274, %rs3275, %rs3276, %rs3277}, [matrix+1636];
	cvt.u32.u16	%r5088, %rs3277;
	cvt.s32.s8 	%r5089, %r5088;
	cvt.u32.u16	%r5090, %rs3276;
	cvt.s32.s8 	%r5091, %r5090;
	cvt.u32.u16	%r5092, %rs3275;
	cvt.s32.s8 	%r5093, %r5092;
	cvt.u32.u16	%r5094, %rs3274;
	cvt.s32.s8 	%r5095, %r5094;
	mad.lo.s32 	%r5096, %r75, %r5095, %r5087;
	mad.lo.s32 	%r5097, %r76, %r5093, %r5096;
	mad.lo.s32 	%r5098, %r77, %r5091, %r5097;
	mad.lo.s32 	%r5099, %r78, %r5089, %r5098;
	ld.const.v4.u8 	{%rs3282, %rs3283, %rs3284, %rs3285}, [matrix+1640];
	cvt.u32.u16	%r5100, %rs3285;
	cvt.s32.s8 	%r5101, %r5100;
	cvt.u32.u16	%r5102, %rs3284;
	cvt.s32.s8 	%r5103, %r5102;
	cvt.u32.u16	%r5104, %rs3283;
	cvt.s32.s8 	%r5105, %r5104;
	cvt.u32.u16	%r5106, %rs3282;
	cvt.s32.s8 	%r5107, %r5106;
	mad.lo.s32 	%r5108, %r80, %r5107, %r5099;
	mad.lo.s32 	%r5109, %r81, %r5105, %r5108;
	mad.lo.s32 	%r5110, %r83, %r5103, %r5109;
	mad.lo.s32 	%r5111, %r84, %r5101, %r5110;
	ld.const.v4.u8 	{%rs3290, %rs3291, %rs3292, %rs3293}, [matrix+1644];
	cvt.u32.u16	%r5112, %rs3293;
	cvt.s32.s8 	%r5113, %r5112;
	cvt.u32.u16	%r5114, %rs3292;
	cvt.s32.s8 	%r5115, %r5114;
	cvt.u32.u16	%r5116, %rs3291;
	cvt.s32.s8 	%r5117, %r5116;
	cvt.u32.u16	%r5118, %rs3290;
	cvt.s32.s8 	%r5119, %r5118;
	mad.lo.s32 	%r5120, %r86, %r5119, %r5111;
	mad.lo.s32 	%r5121, %r87, %r5117, %r5120;
	mad.lo.s32 	%r5122, %r88, %r5115, %r5121;
	mad.lo.s32 	%r5123, %r89, %r5113, %r5122;
	ld.const.v4.u8 	{%rs3298, %rs3299, %rs3300, %rs3301}, [matrix+1648];
	cvt.u32.u16	%r5124, %rs3301;
	cvt.s32.s8 	%r5125, %r5124;
	cvt.u32.u16	%r5126, %rs3300;
	cvt.s32.s8 	%r5127, %r5126;
	cvt.u32.u16	%r5128, %rs3299;
	cvt.s32.s8 	%r5129, %r5128;
	cvt.u32.u16	%r5130, %rs3298;
	cvt.s32.s8 	%r5131, %r5130;
	mad.lo.s32 	%r5132, %r271, %r5131, %r5123;
	mad.lo.s32 	%r5133, %r91, %r5129, %r5132;
	mad.lo.s32 	%r5134, %r93, %r5127, %r5133;
	mad.lo.s32 	%r5135, %r94, %r5125, %r5134;
	ld.const.v4.u8 	{%rs3306, %rs3307, %rs3308, %rs3309}, [matrix+1652];
	cvt.u32.u16	%r5136, %rs3309;
	cvt.s32.s8 	%r5137, %r5136;
	cvt.u32.u16	%r5138, %rs3308;
	cvt.s32.s8 	%r5139, %r5138;
	cvt.u32.u16	%r5140, %rs3307;
	cvt.s32.s8 	%r5141, %r5140;
	cvt.u32.u16	%r5142, %rs3306;
	cvt.s32.s8 	%r5143, %r5142;
	mad.lo.s32 	%r5144, %r96, %r5143, %r5135;
	mad.lo.s32 	%r5145, %r97, %r5141, %r5144;
	mad.lo.s32 	%r5146, %r99, %r5139, %r5145;
	mad.lo.s32 	%r5147, %r100, %r5137, %r5146;
	ld.const.v4.u8 	{%rs3314, %rs3315, %rs3316, %rs3317}, [matrix+1656];
	cvt.u32.u16	%r5148, %rs3317;
	cvt.s32.s8 	%r5149, %r5148;
	cvt.u32.u16	%r5150, %rs3316;
	cvt.s32.s8 	%r5151, %r5150;
	cvt.u32.u16	%r5152, %rs3315;
	cvt.s32.s8 	%r5153, %r5152;
	cvt.u32.u16	%r5154, %rs3314;
	cvt.s32.s8 	%r5155, %r5154;
	mad.lo.s32 	%r5156, %r103, %r5155, %r5147;
	mad.lo.s32 	%r5157, %r104, %r5153, %r5156;
	mad.lo.s32 	%r5158, %r107, %r5151, %r5157;
	mad.lo.s32 	%r5159, %r108, %r5149, %r5158;
	ld.const.v4.u8 	{%rs3322, %rs3323, %rs3324, %rs3325}, [matrix+1660];
	cvt.u32.u16	%r5160, %rs3325;
	cvt.s32.s8 	%r5161, %r5160;
	cvt.u32.u16	%r5162, %rs3324;
	cvt.s32.s8 	%r5163, %r5162;
	cvt.u32.u16	%r5164, %rs3323;
	cvt.s32.s8 	%r5165, %r5164;
	cvt.u32.u16	%r5166, %rs3322;
	cvt.s32.s8 	%r5167, %r5166;
	mad.lo.s32 	%r5168, %r111, %r5167, %r5159;
	mad.lo.s32 	%r5169, %r112, %r5165, %r5168;
	mad.lo.s32 	%r5170, %r114, %r5163, %r5169;
	mad.lo.s32 	%r5171, %r115, %r5161, %r5170;
	shr.u32 	%r5172, %r4979, 6;
	and.b32  	%r5173, %r5172, 240;
	shr.u32 	%r5174, %r5171, 10;
	or.b32  	%r5175, %r5174, %r5173;
	xor.b32  	%r5176, %r22, %r5175;
	cvt.u64.u32	%rd390, %r5176;
	ld.const.v4.u8 	{%rs3330, %rs3331, %rs3332, %rs3333}, [matrix+1664];
	cvt.u32.u16	%r5177, %rs3333;
	cvt.s32.s8 	%r5178, %r5177;
	cvt.u32.u16	%r5179, %rs3332;
	cvt.s32.s8 	%r5180, %r5179;
	cvt.u32.u16	%r5181, %rs3330;
	cvt.s32.s8 	%r5182, %r5181;
	cvt.u32.u16	%r5183, %rs3331;
	cvt.s32.s8 	%r5184, %r5183;
	mul.lo.s32 	%r5185, %r34, %r5184;
	mad.lo.s32 	%r5186, %r124, %r5182, %r5185;
	mad.lo.s32 	%r5187, %r35, %r5180, %r5186;
	mad.lo.s32 	%r5188, %r36, %r5178, %r5187;
	ld.const.v4.u8 	{%rs3338, %rs3339, %rs3340, %rs3341}, [matrix+1668];
	cvt.u32.u16	%r5189, %rs3341;
	cvt.s32.s8 	%r5190, %r5189;
	cvt.u32.u16	%r5191, %rs3340;
	cvt.s32.s8 	%r5192, %r5191;
	cvt.u32.u16	%r5193, %rs3339;
	cvt.s32.s8 	%r5194, %r5193;
	cvt.u32.u16	%r5195, %rs3338;
	cvt.s32.s8 	%r5196, %r5195;
	mad.lo.s32 	%r5197, %r37, %r5196, %r5188;
	mad.lo.s32 	%r5198, %r38, %r5194, %r5197;
	mad.lo.s32 	%r5199, %r39, %r5192, %r5198;
	mad.lo.s32 	%r5200, %r40, %r5190, %r5199;
	ld.const.v4.u8 	{%rs3346, %rs3347, %rs3348, %rs3349}, [matrix+1672];
	cvt.u32.u16	%r5201, %rs3349;
	cvt.s32.s8 	%r5202, %r5201;
	cvt.u32.u16	%r5203, %rs3348;
	cvt.s32.s8 	%r5204, %r5203;
	cvt.u32.u16	%r5205, %rs3347;
	cvt.s32.s8 	%r5206, %r5205;
	cvt.u32.u16	%r5207, %rs3346;
	cvt.s32.s8 	%r5208, %r5207;
	mad.lo.s32 	%r5209, %r42, %r5208, %r5200;
	mad.lo.s32 	%r5210, %r43, %r5206, %r5209;
	mad.lo.s32 	%r5211, %r45, %r5204, %r5210;
	mad.lo.s32 	%r5212, %r46, %r5202, %r5211;
	ld.const.v4.u8 	{%rs3354, %rs3355, %rs3356, %rs3357}, [matrix+1676];
	cvt.u32.u16	%r5213, %rs3357;
	cvt.s32.s8 	%r5214, %r5213;
	cvt.u32.u16	%r5215, %rs3356;
	cvt.s32.s8 	%r5216, %r5215;
	cvt.u32.u16	%r5217, %rs3355;
	cvt.s32.s8 	%r5218, %r5217;
	cvt.u32.u16	%r5219, %rs3354;
	cvt.s32.s8 	%r5220, %r5219;
	mad.lo.s32 	%r5221, %r48, %r5220, %r5212;
	mad.lo.s32 	%r5222, %r49, %r5218, %r5221;
	mad.lo.s32 	%r5223, %r50, %r5216, %r5222;
	mad.lo.s32 	%r5224, %r51, %r5214, %r5223;
	ld.const.v4.u8 	{%rs3362, %rs3363, %rs3364, %rs3365}, [matrix+1680];
	cvt.u32.u16	%r5225, %rs3365;
	cvt.s32.s8 	%r5226, %r5225;
	cvt.u32.u16	%r5227, %rs3364;
	cvt.s32.s8 	%r5228, %r5227;
	cvt.u32.u16	%r5229, %rs3363;
	cvt.s32.s8 	%r5230, %r5229;
	cvt.u32.u16	%r5231, %rs3362;
	cvt.s32.s8 	%r5232, %r5231;
	mad.lo.s32 	%r5233, %r173, %r5232, %r5224;
	mad.lo.s32 	%r5234, %r53, %r5230, %r5233;
	mad.lo.s32 	%r5235, %r54, %r5228, %r5234;
	mad.lo.s32 	%r5236, %r55, %r5226, %r5235;
	ld.const.v4.u8 	{%rs3370, %rs3371, %rs3372, %rs3373}, [matrix+1684];
	cvt.u32.u16	%r5237, %rs3373;
	cvt.s32.s8 	%r5238, %r5237;
	cvt.u32.u16	%r5239, %rs3372;
	cvt.s32.s8 	%r5240, %r5239;
	cvt.u32.u16	%r5241, %rs3371;
	cvt.s32.s8 	%r5242, %r5241;
	cvt.u32.u16	%r5243, %rs3370;
	cvt.s32.s8 	%r5244, %r5243;
	mad.lo.s32 	%r5245, %r56, %r5244, %r5236;
	mad.lo.s32 	%r5246, %r57, %r5242, %r5245;
	mad.lo.s32 	%r5247, %r58, %r5240, %r5246;
	mad.lo.s32 	%r5248, %r59, %r5238, %r5247;
	ld.const.v4.u8 	{%rs3378, %rs3379, %rs3380, %rs3381}, [matrix+1688];
	cvt.u32.u16	%r5249, %rs3381;
	cvt.s32.s8 	%r5250, %r5249;
	cvt.u32.u16	%r5251, %rs3380;
	cvt.s32.s8 	%r5252, %r5251;
	cvt.u32.u16	%r5253, %rs3379;
	cvt.s32.s8 	%r5254, %r5253;
	cvt.u32.u16	%r5255, %rs3378;
	cvt.s32.s8 	%r5256, %r5255;
	mad.lo.s32 	%r5257, %r61, %r5256, %r5248;
	mad.lo.s32 	%r5258, %r62, %r5254, %r5257;
	mad.lo.s32 	%r5259, %r64, %r5252, %r5258;
	mad.lo.s32 	%r5260, %r65, %r5250, %r5259;
	ld.const.v4.u8 	{%rs3386, %rs3387, %rs3388, %rs3389}, [matrix+1692];
	cvt.u32.u16	%r5261, %rs3389;
	cvt.s32.s8 	%r5262, %r5261;
	cvt.u32.u16	%r5263, %rs3388;
	cvt.s32.s8 	%r5264, %r5263;
	cvt.u32.u16	%r5265, %rs3387;
	cvt.s32.s8 	%r5266, %r5265;
	cvt.u32.u16	%r5267, %rs3386;
	cvt.s32.s8 	%r5268, %r5267;
	mad.lo.s32 	%r5269, %r67, %r5268, %r5260;
	mad.lo.s32 	%r5270, %r68, %r5266, %r5269;
	mad.lo.s32 	%r5271, %r69, %r5264, %r5270;
	mad.lo.s32 	%r5272, %r70, %r5262, %r5271;
	ld.const.v4.u8 	{%rs3394, %rs3395, %rs3396, %rs3397}, [matrix+1696];
	cvt.u32.u16	%r5273, %rs3397;
	cvt.s32.s8 	%r5274, %r5273;
	cvt.u32.u16	%r5275, %rs3396;
	cvt.s32.s8 	%r5276, %r5275;
	cvt.u32.u16	%r5277, %rs3395;
	cvt.s32.s8 	%r5278, %r5277;
	cvt.u32.u16	%r5279, %rs3394;
	cvt.s32.s8 	%r5280, %r5279;
	mad.lo.s32 	%r5281, %r222, %r5280, %r5272;
	mad.lo.s32 	%r5282, %r72, %r5278, %r5281;
	mad.lo.s32 	%r5283, %r73, %r5276, %r5282;
	mad.lo.s32 	%r5284, %r74, %r5274, %r5283;
	ld.const.v4.u8 	{%rs3402, %rs3403, %rs3404, %rs3405}, [matrix+1700];
	cvt.u32.u16	%r5285, %rs3405;
	cvt.s32.s8 	%r5286, %r5285;
	cvt.u32.u16	%r5287, %rs3404;
	cvt.s32.s8 	%r5288, %r5287;
	cvt.u32.u16	%r5289, %rs3403;
	cvt.s32.s8 	%r5290, %r5289;
	cvt.u32.u16	%r5291, %rs3402;
	cvt.s32.s8 	%r5292, %r5291;
	mad.lo.s32 	%r5293, %r75, %r5292, %r5284;
	mad.lo.s32 	%r5294, %r76, %r5290, %r5293;
	mad.lo.s32 	%r5295, %r77, %r5288, %r5294;
	mad.lo.s32 	%r5296, %r78, %r5286, %r5295;
	ld.const.v4.u8 	{%rs3410, %rs3411, %rs3412, %rs3413}, [matrix+1704];
	cvt.u32.u16	%r5297, %rs3413;
	cvt.s32.s8 	%r5298, %r5297;
	cvt.u32.u16	%r5299, %rs3412;
	cvt.s32.s8 	%r5300, %r5299;
	cvt.u32.u16	%r5301, %rs3411;
	cvt.s32.s8 	%r5302, %r5301;
	cvt.u32.u16	%r5303, %rs3410;
	cvt.s32.s8 	%r5304, %r5303;
	mad.lo.s32 	%r5305, %r80, %r5304, %r5296;
	mad.lo.s32 	%r5306, %r81, %r5302, %r5305;
	mad.lo.s32 	%r5307, %r83, %r5300, %r5306;
	mad.lo.s32 	%r5308, %r84, %r5298, %r5307;
	ld.const.v4.u8 	{%rs3418, %rs3419, %rs3420, %rs3421}, [matrix+1708];
	cvt.u32.u16	%r5309, %rs3421;
	cvt.s32.s8 	%r5310, %r5309;
	cvt.u32.u16	%r5311, %rs3420;
	cvt.s32.s8 	%r5312, %r5311;
	cvt.u32.u16	%r5313, %rs3419;
	cvt.s32.s8 	%r5314, %r5313;
	cvt.u32.u16	%r5315, %rs3418;
	cvt.s32.s8 	%r5316, %r5315;
	mad.lo.s32 	%r5317, %r86, %r5316, %r5308;
	mad.lo.s32 	%r5318, %r87, %r5314, %r5317;
	mad.lo.s32 	%r5319, %r88, %r5312, %r5318;
	mad.lo.s32 	%r5320, %r89, %r5310, %r5319;
	ld.const.v4.u8 	{%rs3426, %rs3427, %rs3428, %rs3429}, [matrix+1712];
	cvt.u32.u16	%r5321, %rs3429;
	cvt.s32.s8 	%r5322, %r5321;
	cvt.u32.u16	%r5323, %rs3428;
	cvt.s32.s8 	%r5324, %r5323;
	cvt.u32.u16	%r5325, %rs3427;
	cvt.s32.s8 	%r5326, %r5325;
	cvt.u32.u16	%r5327, %rs3426;
	cvt.s32.s8 	%r5328, %r5327;
	mad.lo.s32 	%r5329, %r271, %r5328, %r5320;
	mad.lo.s32 	%r5330, %r91, %r5326, %r5329;
	mad.lo.s32 	%r5331, %r93, %r5324, %r5330;
	mad.lo.s32 	%r5332, %r94, %r5322, %r5331;
	ld.const.v4.u8 	{%rs3434, %rs3435, %rs3436, %rs3437}, [matrix+1716];
	cvt.u32.u16	%r5333, %rs3437;
	cvt.s32.s8 	%r5334, %r5333;
	cvt.u32.u16	%r5335, %rs3436;
	cvt.s32.s8 	%r5336, %r5335;
	cvt.u32.u16	%r5337, %rs3435;
	cvt.s32.s8 	%r5338, %r5337;
	cvt.u32.u16	%r5339, %rs3434;
	cvt.s32.s8 	%r5340, %r5339;
	mad.lo.s32 	%r5341, %r96, %r5340, %r5332;
	mad.lo.s32 	%r5342, %r97, %r5338, %r5341;
	mad.lo.s32 	%r5343, %r99, %r5336, %r5342;
	mad.lo.s32 	%r5344, %r100, %r5334, %r5343;
	ld.const.v4.u8 	{%rs3442, %rs3443, %rs3444, %rs3445}, [matrix+1720];
	cvt.u32.u16	%r5345, %rs3445;
	cvt.s32.s8 	%r5346, %r5345;
	cvt.u32.u16	%r5347, %rs3444;
	cvt.s32.s8 	%r5348, %r5347;
	cvt.u32.u16	%r5349, %rs3443;
	cvt.s32.s8 	%r5350, %r5349;
	cvt.u32.u16	%r5351, %rs3442;
	cvt.s32.s8 	%r5352, %r5351;
	mad.lo.s32 	%r5353, %r103, %r5352, %r5344;
	mad.lo.s32 	%r5354, %r104, %r5350, %r5353;
	mad.lo.s32 	%r5355, %r107, %r5348, %r5354;
	mad.lo.s32 	%r5356, %r108, %r5346, %r5355;
	ld.const.v4.u8 	{%rs3450, %rs3451, %rs3452, %rs3453}, [matrix+1724];
	cvt.u32.u16	%r5357, %rs3453;
	cvt.s32.s8 	%r5358, %r5357;
	cvt.u32.u16	%r5359, %rs3452;
	cvt.s32.s8 	%r5360, %r5359;
	cvt.u32.u16	%r5361, %rs3451;
	cvt.s32.s8 	%r5362, %r5361;
	cvt.u32.u16	%r5363, %rs3450;
	cvt.s32.s8 	%r5364, %r5363;
	mad.lo.s32 	%r5365, %r111, %r5364, %r5356;
	mad.lo.s32 	%r5366, %r112, %r5362, %r5365;
	mad.lo.s32 	%r5367, %r114, %r5360, %r5366;
	mad.lo.s32 	%r5368, %r115, %r5358, %r5367;
	ld.const.v4.u8 	{%rs3458, %rs3459, %rs3460, %rs3461}, [matrix+1728];
	cvt.u32.u16	%r5369, %rs3461;
	cvt.s32.s8 	%r5370, %r5369;
	cvt.u32.u16	%r5371, %rs3460;
	cvt.s32.s8 	%r5372, %r5371;
	cvt.u32.u16	%r5373, %rs3458;
	cvt.s32.s8 	%r5374, %r5373;
	cvt.u32.u16	%r5375, %rs3459;
	cvt.s32.s8 	%r5376, %r5375;
	mul.lo.s32 	%r5377, %r34, %r5376;
	mad.lo.s32 	%r5378, %r124, %r5374, %r5377;
	mad.lo.s32 	%r5379, %r35, %r5372, %r5378;
	mad.lo.s32 	%r5380, %r36, %r5370, %r5379;
	ld.const.v4.u8 	{%rs3466, %rs3467, %rs3468, %rs3469}, [matrix+1732];
	cvt.u32.u16	%r5381, %rs3469;
	cvt.s32.s8 	%r5382, %r5381;
	cvt.u32.u16	%r5383, %rs3468;
	cvt.s32.s8 	%r5384, %r5383;
	cvt.u32.u16	%r5385, %rs3467;
	cvt.s32.s8 	%r5386, %r5385;
	cvt.u32.u16	%r5387, %rs3466;
	cvt.s32.s8 	%r5388, %r5387;
	mad.lo.s32 	%r5389, %r37, %r5388, %r5380;
	mad.lo.s32 	%r5390, %r38, %r5386, %r5389;
	mad.lo.s32 	%r5391, %r39, %r5384, %r5390;
	mad.lo.s32 	%r5392, %r40, %r5382, %r5391;
	ld.const.v4.u8 	{%rs3474, %rs3475, %rs3476, %rs3477}, [matrix+1736];
	cvt.u32.u16	%r5393, %rs3477;
	cvt.s32.s8 	%r5394, %r5393;
	cvt.u32.u16	%r5395, %rs3476;
	cvt.s32.s8 	%r5396, %r5395;
	cvt.u32.u16	%r5397, %rs3475;
	cvt.s32.s8 	%r5398, %r5397;
	cvt.u32.u16	%r5399, %rs3474;
	cvt.s32.s8 	%r5400, %r5399;
	mad.lo.s32 	%r5401, %r42, %r5400, %r5392;
	mad.lo.s32 	%r5402, %r43, %r5398, %r5401;
	mad.lo.s32 	%r5403, %r45, %r5396, %r5402;
	mad.lo.s32 	%r5404, %r46, %r5394, %r5403;
	ld.const.v4.u8 	{%rs3482, %rs3483, %rs3484, %rs3485}, [matrix+1740];
	cvt.u32.u16	%r5405, %rs3485;
	cvt.s32.s8 	%r5406, %r5405;
	cvt.u32.u16	%r5407, %rs3484;
	cvt.s32.s8 	%r5408, %r5407;
	cvt.u32.u16	%r5409, %rs3483;
	cvt.s32.s8 	%r5410, %r5409;
	cvt.u32.u16	%r5411, %rs3482;
	cvt.s32.s8 	%r5412, %r5411;
	mad.lo.s32 	%r5413, %r48, %r5412, %r5404;
	mad.lo.s32 	%r5414, %r49, %r5410, %r5413;
	mad.lo.s32 	%r5415, %r50, %r5408, %r5414;
	mad.lo.s32 	%r5416, %r51, %r5406, %r5415;
	ld.const.v4.u8 	{%rs3490, %rs3491, %rs3492, %rs3493}, [matrix+1744];
	cvt.u32.u16	%r5417, %rs3493;
	cvt.s32.s8 	%r5418, %r5417;
	cvt.u32.u16	%r5419, %rs3492;
	cvt.s32.s8 	%r5420, %r5419;
	cvt.u32.u16	%r5421, %rs3491;
	cvt.s32.s8 	%r5422, %r5421;
	cvt.u32.u16	%r5423, %rs3490;
	cvt.s32.s8 	%r5424, %r5423;
	mad.lo.s32 	%r5425, %r173, %r5424, %r5416;
	mad.lo.s32 	%r5426, %r53, %r5422, %r5425;
	mad.lo.s32 	%r5427, %r54, %r5420, %r5426;
	mad.lo.s32 	%r5428, %r55, %r5418, %r5427;
	ld.const.v4.u8 	{%rs3498, %rs3499, %rs3500, %rs3501}, [matrix+1748];
	cvt.u32.u16	%r5429, %rs3501;
	cvt.s32.s8 	%r5430, %r5429;
	cvt.u32.u16	%r5431, %rs3500;
	cvt.s32.s8 	%r5432, %r5431;
	cvt.u32.u16	%r5433, %rs3499;
	cvt.s32.s8 	%r5434, %r5433;
	cvt.u32.u16	%r5435, %rs3498;
	cvt.s32.s8 	%r5436, %r5435;
	mad.lo.s32 	%r5437, %r56, %r5436, %r5428;
	mad.lo.s32 	%r5438, %r57, %r5434, %r5437;
	mad.lo.s32 	%r5439, %r58, %r5432, %r5438;
	mad.lo.s32 	%r5440, %r59, %r5430, %r5439;
	ld.const.v4.u8 	{%rs3506, %rs3507, %rs3508, %rs3509}, [matrix+1752];
	cvt.u32.u16	%r5441, %rs3509;
	cvt.s32.s8 	%r5442, %r5441;
	cvt.u32.u16	%r5443, %rs3508;
	cvt.s32.s8 	%r5444, %r5443;
	cvt.u32.u16	%r5445, %rs3507;
	cvt.s32.s8 	%r5446, %r5445;
	cvt.u32.u16	%r5447, %rs3506;
	cvt.s32.s8 	%r5448, %r5447;
	mad.lo.s32 	%r5449, %r61, %r5448, %r5440;
	mad.lo.s32 	%r5450, %r62, %r5446, %r5449;
	mad.lo.s32 	%r5451, %r64, %r5444, %r5450;
	mad.lo.s32 	%r5452, %r65, %r5442, %r5451;
	ld.const.v4.u8 	{%rs3514, %rs3515, %rs3516, %rs3517}, [matrix+1756];
	cvt.u32.u16	%r5453, %rs3517;
	cvt.s32.s8 	%r5454, %r5453;
	cvt.u32.u16	%r5455, %rs3516;
	cvt.s32.s8 	%r5456, %r5455;
	cvt.u32.u16	%r5457, %rs3515;
	cvt.s32.s8 	%r5458, %r5457;
	cvt.u32.u16	%r5459, %rs3514;
	cvt.s32.s8 	%r5460, %r5459;
	mad.lo.s32 	%r5461, %r67, %r5460, %r5452;
	mad.lo.s32 	%r5462, %r68, %r5458, %r5461;
	mad.lo.s32 	%r5463, %r69, %r5456, %r5462;
	mad.lo.s32 	%r5464, %r70, %r5454, %r5463;
	ld.const.v4.u8 	{%rs3522, %rs3523, %rs3524, %rs3525}, [matrix+1760];
	cvt.u32.u16	%r5465, %rs3525;
	cvt.s32.s8 	%r5466, %r5465;
	cvt.u32.u16	%r5467, %rs3524;
	cvt.s32.s8 	%r5468, %r5467;
	cvt.u32.u16	%r5469, %rs3523;
	cvt.s32.s8 	%r5470, %r5469;
	cvt.u32.u16	%r5471, %rs3522;
	cvt.s32.s8 	%r5472, %r5471;
	mad.lo.s32 	%r5473, %r222, %r5472, %r5464;
	mad.lo.s32 	%r5474, %r72, %r5470, %r5473;
	mad.lo.s32 	%r5475, %r73, %r5468, %r5474;
	mad.lo.s32 	%r5476, %r74, %r5466, %r5475;
	ld.const.v4.u8 	{%rs3530, %rs3531, %rs3532, %rs3533}, [matrix+1764];
	cvt.u32.u16	%r5477, %rs3533;
	cvt.s32.s8 	%r5478, %r5477;
	cvt.u32.u16	%r5479, %rs3532;
	cvt.s32.s8 	%r5480, %r5479;
	cvt.u32.u16	%r5481, %rs3531;
	cvt.s32.s8 	%r5482, %r5481;
	cvt.u32.u16	%r5483, %rs3530;
	cvt.s32.s8 	%r5484, %r5483;
	mad.lo.s32 	%r5485, %r75, %r5484, %r5476;
	mad.lo.s32 	%r5486, %r76, %r5482, %r5485;
	mad.lo.s32 	%r5487, %r77, %r5480, %r5486;
	mad.lo.s32 	%r5488, %r78, %r5478, %r5487;
	ld.const.v4.u8 	{%rs3538, %rs3539, %rs3540, %rs3541}, [matrix+1768];
	cvt.u32.u16	%r5489, %rs3541;
	cvt.s32.s8 	%r5490, %r5489;
	cvt.u32.u16	%r5491, %rs3540;
	cvt.s32.s8 	%r5492, %r5491;
	cvt.u32.u16	%r5493, %rs3539;
	cvt.s32.s8 	%r5494, %r5493;
	cvt.u32.u16	%r5495, %rs3538;
	cvt.s32.s8 	%r5496, %r5495;
	mad.lo.s32 	%r5497, %r80, %r5496, %r5488;
	mad.lo.s32 	%r5498, %r81, %r5494, %r5497;
	mad.lo.s32 	%r5499, %r83, %r5492, %r5498;
	mad.lo.s32 	%r5500, %r84, %r5490, %r5499;
	ld.const.v4.u8 	{%rs3546, %rs3547, %rs3548, %rs3549}, [matrix+1772];
	cvt.u32.u16	%r5501, %rs3549;
	cvt.s32.s8 	%r5502, %r5501;
	cvt.u32.u16	%r5503, %rs3548;
	cvt.s32.s8 	%r5504, %r5503;
	cvt.u32.u16	%r5505, %rs3547;
	cvt.s32.s8 	%r5506, %r5505;
	cvt.u32.u16	%r5507, %rs3546;
	cvt.s32.s8 	%r5508, %r5507;
	mad.lo.s32 	%r5509, %r86, %r5508, %r5500;
	mad.lo.s32 	%r5510, %r87, %r5506, %r5509;
	mad.lo.s32 	%r5511, %r88, %r5504, %r5510;
	mad.lo.s32 	%r5512, %r89, %r5502, %r5511;
	ld.const.v4.u8 	{%rs3554, %rs3555, %rs3556, %rs3557}, [matrix+1776];
	cvt.u32.u16	%r5513, %rs3557;
	cvt.s32.s8 	%r5514, %r5513;
	cvt.u32.u16	%r5515, %rs3556;
	cvt.s32.s8 	%r5516, %r5515;
	cvt.u32.u16	%r5517, %rs3555;
	cvt.s32.s8 	%r5518, %r5517;
	cvt.u32.u16	%r5519, %rs3554;
	cvt.s32.s8 	%r5520, %r5519;
	mad.lo.s32 	%r5521, %r271, %r5520, %r5512;
	mad.lo.s32 	%r5522, %r91, %r5518, %r5521;
	mad.lo.s32 	%r5523, %r93, %r5516, %r5522;
	mad.lo.s32 	%r5524, %r94, %r5514, %r5523;
	ld.const.v4.u8 	{%rs3562, %rs3563, %rs3564, %rs3565}, [matrix+1780];
	cvt.u32.u16	%r5525, %rs3565;
	cvt.s32.s8 	%r5526, %r5525;
	cvt.u32.u16	%r5527, %rs3564;
	cvt.s32.s8 	%r5528, %r5527;
	cvt.u32.u16	%r5529, %rs3563;
	cvt.s32.s8 	%r5530, %r5529;
	cvt.u32.u16	%r5531, %rs3562;
	cvt.s32.s8 	%r5532, %r5531;
	mad.lo.s32 	%r5533, %r96, %r5532, %r5524;
	mad.lo.s32 	%r5534, %r97, %r5530, %r5533;
	mad.lo.s32 	%r5535, %r99, %r5528, %r5534;
	mad.lo.s32 	%r5536, %r100, %r5526, %r5535;
	ld.const.v4.u8 	{%rs3570, %rs3571, %rs3572, %rs3573}, [matrix+1784];
	cvt.u32.u16	%r5537, %rs3573;
	cvt.s32.s8 	%r5538, %r5537;
	cvt.u32.u16	%r5539, %rs3572;
	cvt.s32.s8 	%r5540, %r5539;
	cvt.u32.u16	%r5541, %rs3571;
	cvt.s32.s8 	%r5542, %r5541;
	cvt.u32.u16	%r5543, %rs3570;
	cvt.s32.s8 	%r5544, %r5543;
	mad.lo.s32 	%r5545, %r103, %r5544, %r5536;
	mad.lo.s32 	%r5546, %r104, %r5542, %r5545;
	mad.lo.s32 	%r5547, %r107, %r5540, %r5546;
	mad.lo.s32 	%r5548, %r108, %r5538, %r5547;
	ld.const.v4.u8 	{%rs3578, %rs3579, %rs3580, %rs3581}, [matrix+1788];
	cvt.u32.u16	%r5549, %rs3581;
	cvt.s32.s8 	%r5550, %r5549;
	cvt.u32.u16	%r5551, %rs3580;
	cvt.s32.s8 	%r5552, %r5551;
	cvt.u32.u16	%r5553, %rs3579;
	cvt.s32.s8 	%r5554, %r5553;
	cvt.u32.u16	%r5555, %rs3578;
	cvt.s32.s8 	%r5556, %r5555;
	mad.lo.s32 	%r5557, %r111, %r5556, %r5548;
	mad.lo.s32 	%r5558, %r112, %r5554, %r5557;
	mad.lo.s32 	%r5559, %r114, %r5552, %r5558;
	mad.lo.s32 	%r5560, %r115, %r5550, %r5559;
	shr.u32 	%r5561, %r5368, 6;
	and.b32  	%r5562, %r5561, 240;
	shr.u32 	%r5563, %r5560, 10;
	or.b32  	%r5564, %r5563, %r5562;
	xor.b32  	%r5565, %r23, %r5564;
	cvt.u64.u32	%rd391, %r5565;
	ld.const.v4.u8 	{%rs3586, %rs3587, %rs3588, %rs3589}, [matrix+1792];
	cvt.u32.u16	%r5566, %rs3589;
	cvt.s32.s8 	%r5567, %r5566;
	cvt.u32.u16	%r5568, %rs3588;
	cvt.s32.s8 	%r5569, %r5568;
	cvt.u32.u16	%r5570, %rs3586;
	cvt.s32.s8 	%r5571, %r5570;
	cvt.u32.u16	%r5572, %rs3587;
	cvt.s32.s8 	%r5573, %r5572;
	mul.lo.s32 	%r5574, %r34, %r5573;
	mad.lo.s32 	%r5575, %r124, %r5571, %r5574;
	mad.lo.s32 	%r5576, %r35, %r5569, %r5575;
	mad.lo.s32 	%r5577, %r36, %r5567, %r5576;
	ld.const.v4.u8 	{%rs3594, %rs3595, %rs3596, %rs3597}, [matrix+1796];
	cvt.u32.u16	%r5578, %rs3597;
	cvt.s32.s8 	%r5579, %r5578;
	cvt.u32.u16	%r5580, %rs3596;
	cvt.s32.s8 	%r5581, %r5580;
	cvt.u32.u16	%r5582, %rs3595;
	cvt.s32.s8 	%r5583, %r5582;
	cvt.u32.u16	%r5584, %rs3594;
	cvt.s32.s8 	%r5585, %r5584;
	mad.lo.s32 	%r5586, %r37, %r5585, %r5577;
	mad.lo.s32 	%r5587, %r38, %r5583, %r5586;
	mad.lo.s32 	%r5588, %r39, %r5581, %r5587;
	mad.lo.s32 	%r5589, %r40, %r5579, %r5588;
	ld.const.v4.u8 	{%rs3602, %rs3603, %rs3604, %rs3605}, [matrix+1800];
	cvt.u32.u16	%r5590, %rs3605;
	cvt.s32.s8 	%r5591, %r5590;
	cvt.u32.u16	%r5592, %rs3604;
	cvt.s32.s8 	%r5593, %r5592;
	cvt.u32.u16	%r5594, %rs3603;
	cvt.s32.s8 	%r5595, %r5594;
	cvt.u32.u16	%r5596, %rs3602;
	cvt.s32.s8 	%r5597, %r5596;
	mad.lo.s32 	%r5598, %r42, %r5597, %r5589;
	mad.lo.s32 	%r5599, %r43, %r5595, %r5598;
	mad.lo.s32 	%r5600, %r45, %r5593, %r5599;
	mad.lo.s32 	%r5601, %r46, %r5591, %r5600;
	ld.const.v4.u8 	{%rs3610, %rs3611, %rs3612, %rs3613}, [matrix+1804];
	cvt.u32.u16	%r5602, %rs3613;
	cvt.s32.s8 	%r5603, %r5602;
	cvt.u32.u16	%r5604, %rs3612;
	cvt.s32.s8 	%r5605, %r5604;
	cvt.u32.u16	%r5606, %rs3611;
	cvt.s32.s8 	%r5607, %r5606;
	cvt.u32.u16	%r5608, %rs3610;
	cvt.s32.s8 	%r5609, %r5608;
	mad.lo.s32 	%r5610, %r48, %r5609, %r5601;
	mad.lo.s32 	%r5611, %r49, %r5607, %r5610;
	mad.lo.s32 	%r5612, %r50, %r5605, %r5611;
	mad.lo.s32 	%r5613, %r51, %r5603, %r5612;
	ld.const.v4.u8 	{%rs3618, %rs3619, %rs3620, %rs3621}, [matrix+1808];
	cvt.u32.u16	%r5614, %rs3621;
	cvt.s32.s8 	%r5615, %r5614;
	cvt.u32.u16	%r5616, %rs3620;
	cvt.s32.s8 	%r5617, %r5616;
	cvt.u32.u16	%r5618, %rs3619;
	cvt.s32.s8 	%r5619, %r5618;
	cvt.u32.u16	%r5620, %rs3618;
	cvt.s32.s8 	%r5621, %r5620;
	mad.lo.s32 	%r5622, %r173, %r5621, %r5613;
	mad.lo.s32 	%r5623, %r53, %r5619, %r5622;
	mad.lo.s32 	%r5624, %r54, %r5617, %r5623;
	mad.lo.s32 	%r5625, %r55, %r5615, %r5624;
	ld.const.v4.u8 	{%rs3626, %rs3627, %rs3628, %rs3629}, [matrix+1812];
	cvt.u32.u16	%r5626, %rs3629;
	cvt.s32.s8 	%r5627, %r5626;
	cvt.u32.u16	%r5628, %rs3628;
	cvt.s32.s8 	%r5629, %r5628;
	cvt.u32.u16	%r5630, %rs3627;
	cvt.s32.s8 	%r5631, %r5630;
	cvt.u32.u16	%r5632, %rs3626;
	cvt.s32.s8 	%r5633, %r5632;
	mad.lo.s32 	%r5634, %r56, %r5633, %r5625;
	mad.lo.s32 	%r5635, %r57, %r5631, %r5634;
	mad.lo.s32 	%r5636, %r58, %r5629, %r5635;
	mad.lo.s32 	%r5637, %r59, %r5627, %r5636;
	ld.const.v4.u8 	{%rs3634, %rs3635, %rs3636, %rs3637}, [matrix+1816];
	cvt.u32.u16	%r5638, %rs3637;
	cvt.s32.s8 	%r5639, %r5638;
	cvt.u32.u16	%r5640, %rs3636;
	cvt.s32.s8 	%r5641, %r5640;
	cvt.u32.u16	%r5642, %rs3635;
	cvt.s32.s8 	%r5643, %r5642;
	cvt.u32.u16	%r5644, %rs3634;
	cvt.s32.s8 	%r5645, %r5644;
	mad.lo.s32 	%r5646, %r61, %r5645, %r5637;
	mad.lo.s32 	%r5647, %r62, %r5643, %r5646;
	mad.lo.s32 	%r5648, %r64, %r5641, %r5647;
	mad.lo.s32 	%r5649, %r65, %r5639, %r5648;
	ld.const.v4.u8 	{%rs3642, %rs3643, %rs3644, %rs3645}, [matrix+1820];
	cvt.u32.u16	%r5650, %rs3645;
	cvt.s32.s8 	%r5651, %r5650;
	cvt.u32.u16	%r5652, %rs3644;
	cvt.s32.s8 	%r5653, %r5652;
	cvt.u32.u16	%r5654, %rs3643;
	cvt.s32.s8 	%r5655, %r5654;
	cvt.u32.u16	%r5656, %rs3642;
	cvt.s32.s8 	%r5657, %r5656;
	mad.lo.s32 	%r5658, %r67, %r5657, %r5649;
	mad.lo.s32 	%r5659, %r68, %r5655, %r5658;
	mad.lo.s32 	%r5660, %r69, %r5653, %r5659;
	mad.lo.s32 	%r5661, %r70, %r5651, %r5660;
	ld.const.v4.u8 	{%rs3650, %rs3651, %rs3652, %rs3653}, [matrix+1824];
	cvt.u32.u16	%r5662, %rs3653;
	cvt.s32.s8 	%r5663, %r5662;
	cvt.u32.u16	%r5664, %rs3652;
	cvt.s32.s8 	%r5665, %r5664;
	cvt.u32.u16	%r5666, %rs3651;
	cvt.s32.s8 	%r5667, %r5666;
	cvt.u32.u16	%r5668, %rs3650;
	cvt.s32.s8 	%r5669, %r5668;
	mad.lo.s32 	%r5670, %r222, %r5669, %r5661;
	mad.lo.s32 	%r5671, %r72, %r5667, %r5670;
	mad.lo.s32 	%r5672, %r73, %r5665, %r5671;
	mad.lo.s32 	%r5673, %r74, %r5663, %r5672;
	ld.const.v4.u8 	{%rs3658, %rs3659, %rs3660, %rs3661}, [matrix+1828];
	cvt.u32.u16	%r5674, %rs3661;
	cvt.s32.s8 	%r5675, %r5674;
	cvt.u32.u16	%r5676, %rs3660;
	cvt.s32.s8 	%r5677, %r5676;
	cvt.u32.u16	%r5678, %rs3659;
	cvt.s32.s8 	%r5679, %r5678;
	cvt.u32.u16	%r5680, %rs3658;
	cvt.s32.s8 	%r5681, %r5680;
	mad.lo.s32 	%r5682, %r75, %r5681, %r5673;
	mad.lo.s32 	%r5683, %r76, %r5679, %r5682;
	mad.lo.s32 	%r5684, %r77, %r5677, %r5683;
	mad.lo.s32 	%r5685, %r78, %r5675, %r5684;
	ld.const.v4.u8 	{%rs3666, %rs3667, %rs3668, %rs3669}, [matrix+1832];
	cvt.u32.u16	%r5686, %rs3669;
	cvt.s32.s8 	%r5687, %r5686;
	cvt.u32.u16	%r5688, %rs3668;
	cvt.s32.s8 	%r5689, %r5688;
	cvt.u32.u16	%r5690, %rs3667;
	cvt.s32.s8 	%r5691, %r5690;
	cvt.u32.u16	%r5692, %rs3666;
	cvt.s32.s8 	%r5693, %r5692;
	mad.lo.s32 	%r5694, %r80, %r5693, %r5685;
	mad.lo.s32 	%r5695, %r81, %r5691, %r5694;
	mad.lo.s32 	%r5696, %r83, %r5689, %r5695;
	mad.lo.s32 	%r5697, %r84, %r5687, %r5696;
	ld.const.v4.u8 	{%rs3674, %rs3675, %rs3676, %rs3677}, [matrix+1836];
	cvt.u32.u16	%r5698, %rs3677;
	cvt.s32.s8 	%r5699, %r5698;
	cvt.u32.u16	%r5700, %rs3676;
	cvt.s32.s8 	%r5701, %r5700;
	cvt.u32.u16	%r5702, %rs3675;
	cvt.s32.s8 	%r5703, %r5702;
	cvt.u32.u16	%r5704, %rs3674;
	cvt.s32.s8 	%r5705, %r5704;
	mad.lo.s32 	%r5706, %r86, %r5705, %r5697;
	mad.lo.s32 	%r5707, %r87, %r5703, %r5706;
	mad.lo.s32 	%r5708, %r88, %r5701, %r5707;
	mad.lo.s32 	%r5709, %r89, %r5699, %r5708;
	ld.const.v4.u8 	{%rs3682, %rs3683, %rs3684, %rs3685}, [matrix+1840];
	cvt.u32.u16	%r5710, %rs3685;
	cvt.s32.s8 	%r5711, %r5710;
	cvt.u32.u16	%r5712, %rs3684;
	cvt.s32.s8 	%r5713, %r5712;
	cvt.u32.u16	%r5714, %rs3683;
	cvt.s32.s8 	%r5715, %r5714;
	cvt.u32.u16	%r5716, %rs3682;
	cvt.s32.s8 	%r5717, %r5716;
	mad.lo.s32 	%r5718, %r271, %r5717, %r5709;
	mad.lo.s32 	%r5719, %r91, %r5715, %r5718;
	mad.lo.s32 	%r5720, %r93, %r5713, %r5719;
	mad.lo.s32 	%r5721, %r94, %r5711, %r5720;
	ld.const.v4.u8 	{%rs3690, %rs3691, %rs3692, %rs3693}, [matrix+1844];
	cvt.u32.u16	%r5722, %rs3693;
	cvt.s32.s8 	%r5723, %r5722;
	cvt.u32.u16	%r5724, %rs3692;
	cvt.s32.s8 	%r5725, %r5724;
	cvt.u32.u16	%r5726, %rs3691;
	cvt.s32.s8 	%r5727, %r5726;
	cvt.u32.u16	%r5728, %rs3690;
	cvt.s32.s8 	%r5729, %r5728;
	mad.lo.s32 	%r5730, %r96, %r5729, %r5721;
	mad.lo.s32 	%r5731, %r97, %r5727, %r5730;
	mad.lo.s32 	%r5732, %r99, %r5725, %r5731;
	mad.lo.s32 	%r5733, %r100, %r5723, %r5732;
	ld.const.v4.u8 	{%rs3698, %rs3699, %rs3700, %rs3701}, [matrix+1848];
	cvt.u32.u16	%r5734, %rs3701;
	cvt.s32.s8 	%r5735, %r5734;
	cvt.u32.u16	%r5736, %rs3700;
	cvt.s32.s8 	%r5737, %r5736;
	cvt.u32.u16	%r5738, %rs3699;
	cvt.s32.s8 	%r5739, %r5738;
	cvt.u32.u16	%r5740, %rs3698;
	cvt.s32.s8 	%r5741, %r5740;
	mad.lo.s32 	%r5742, %r103, %r5741, %r5733;
	mad.lo.s32 	%r5743, %r104, %r5739, %r5742;
	mad.lo.s32 	%r5744, %r107, %r5737, %r5743;
	mad.lo.s32 	%r5745, %r108, %r5735, %r5744;
	ld.const.v4.u8 	{%rs3706, %rs3707, %rs3708, %rs3709}, [matrix+1852];
	cvt.u32.u16	%r5746, %rs3709;
	cvt.s32.s8 	%r5747, %r5746;
	cvt.u32.u16	%r5748, %rs3708;
	cvt.s32.s8 	%r5749, %r5748;
	cvt.u32.u16	%r5750, %rs3707;
	cvt.s32.s8 	%r5751, %r5750;
	cvt.u32.u16	%r5752, %rs3706;
	cvt.s32.s8 	%r5753, %r5752;
	mad.lo.s32 	%r5754, %r111, %r5753, %r5745;
	mad.lo.s32 	%r5755, %r112, %r5751, %r5754;
	mad.lo.s32 	%r5756, %r114, %r5749, %r5755;
	mad.lo.s32 	%r5757, %r115, %r5747, %r5756;
	ld.const.v4.u8 	{%rs3714, %rs3715, %rs3716, %rs3717}, [matrix+1856];
	cvt.u32.u16	%r5758, %rs3717;
	cvt.s32.s8 	%r5759, %r5758;
	cvt.u32.u16	%r5760, %rs3716;
	cvt.s32.s8 	%r5761, %r5760;
	cvt.u32.u16	%r5762, %rs3714;
	cvt.s32.s8 	%r5763, %r5762;
	cvt.u32.u16	%r5764, %rs3715;
	cvt.s32.s8 	%r5765, %r5764;
	mul.lo.s32 	%r5766, %r34, %r5765;
	mad.lo.s32 	%r5767, %r124, %r5763, %r5766;
	mad.lo.s32 	%r5768, %r35, %r5761, %r5767;
	mad.lo.s32 	%r5769, %r36, %r5759, %r5768;
	ld.const.v4.u8 	{%rs3722, %rs3723, %rs3724, %rs3725}, [matrix+1860];
	cvt.u32.u16	%r5770, %rs3725;
	cvt.s32.s8 	%r5771, %r5770;
	cvt.u32.u16	%r5772, %rs3724;
	cvt.s32.s8 	%r5773, %r5772;
	cvt.u32.u16	%r5774, %rs3723;
	cvt.s32.s8 	%r5775, %r5774;
	cvt.u32.u16	%r5776, %rs3722;
	cvt.s32.s8 	%r5777, %r5776;
	mad.lo.s32 	%r5778, %r37, %r5777, %r5769;
	mad.lo.s32 	%r5779, %r38, %r5775, %r5778;
	mad.lo.s32 	%r5780, %r39, %r5773, %r5779;
	mad.lo.s32 	%r5781, %r40, %r5771, %r5780;
	ld.const.v4.u8 	{%rs3730, %rs3731, %rs3732, %rs3733}, [matrix+1864];
	cvt.u32.u16	%r5782, %rs3733;
	cvt.s32.s8 	%r5783, %r5782;
	cvt.u32.u16	%r5784, %rs3732;
	cvt.s32.s8 	%r5785, %r5784;
	cvt.u32.u16	%r5786, %rs3731;
	cvt.s32.s8 	%r5787, %r5786;
	cvt.u32.u16	%r5788, %rs3730;
	cvt.s32.s8 	%r5789, %r5788;
	mad.lo.s32 	%r5790, %r42, %r5789, %r5781;
	mad.lo.s32 	%r5791, %r43, %r5787, %r5790;
	mad.lo.s32 	%r5792, %r45, %r5785, %r5791;
	mad.lo.s32 	%r5793, %r46, %r5783, %r5792;
	ld.const.v4.u8 	{%rs3738, %rs3739, %rs3740, %rs3741}, [matrix+1868];
	cvt.u32.u16	%r5794, %rs3741;
	cvt.s32.s8 	%r5795, %r5794;
	cvt.u32.u16	%r5796, %rs3740;
	cvt.s32.s8 	%r5797, %r5796;
	cvt.u32.u16	%r5798, %rs3739;
	cvt.s32.s8 	%r5799, %r5798;
	cvt.u32.u16	%r5800, %rs3738;
	cvt.s32.s8 	%r5801, %r5800;
	mad.lo.s32 	%r5802, %r48, %r5801, %r5793;
	mad.lo.s32 	%r5803, %r49, %r5799, %r5802;
	mad.lo.s32 	%r5804, %r50, %r5797, %r5803;
	mad.lo.s32 	%r5805, %r51, %r5795, %r5804;
	ld.const.v4.u8 	{%rs3746, %rs3747, %rs3748, %rs3749}, [matrix+1872];
	cvt.u32.u16	%r5806, %rs3749;
	cvt.s32.s8 	%r5807, %r5806;
	cvt.u32.u16	%r5808, %rs3748;
	cvt.s32.s8 	%r5809, %r5808;
	cvt.u32.u16	%r5810, %rs3747;
	cvt.s32.s8 	%r5811, %r5810;
	cvt.u32.u16	%r5812, %rs3746;
	cvt.s32.s8 	%r5813, %r5812;
	mad.lo.s32 	%r5814, %r173, %r5813, %r5805;
	mad.lo.s32 	%r5815, %r53, %r5811, %r5814;
	mad.lo.s32 	%r5816, %r54, %r5809, %r5815;
	mad.lo.s32 	%r5817, %r55, %r5807, %r5816;
	ld.const.v4.u8 	{%rs3754, %rs3755, %rs3756, %rs3757}, [matrix+1876];
	cvt.u32.u16	%r5818, %rs3757;
	cvt.s32.s8 	%r5819, %r5818;
	cvt.u32.u16	%r5820, %rs3756;
	cvt.s32.s8 	%r5821, %r5820;
	cvt.u32.u16	%r5822, %rs3755;
	cvt.s32.s8 	%r5823, %r5822;
	cvt.u32.u16	%r5824, %rs3754;
	cvt.s32.s8 	%r5825, %r5824;
	mad.lo.s32 	%r5826, %r56, %r5825, %r5817;
	mad.lo.s32 	%r5827, %r57, %r5823, %r5826;
	mad.lo.s32 	%r5828, %r58, %r5821, %r5827;
	mad.lo.s32 	%r5829, %r59, %r5819, %r5828;
	ld.const.v4.u8 	{%rs3762, %rs3763, %rs3764, %rs3765}, [matrix+1880];
	cvt.u32.u16	%r5830, %rs3765;
	cvt.s32.s8 	%r5831, %r5830;
	cvt.u32.u16	%r5832, %rs3764;
	cvt.s32.s8 	%r5833, %r5832;
	cvt.u32.u16	%r5834, %rs3763;
	cvt.s32.s8 	%r5835, %r5834;
	cvt.u32.u16	%r5836, %rs3762;
	cvt.s32.s8 	%r5837, %r5836;
	mad.lo.s32 	%r5838, %r61, %r5837, %r5829;
	mad.lo.s32 	%r5839, %r62, %r5835, %r5838;
	mad.lo.s32 	%r5840, %r64, %r5833, %r5839;
	mad.lo.s32 	%r5841, %r65, %r5831, %r5840;
	ld.const.v4.u8 	{%rs3770, %rs3771, %rs3772, %rs3773}, [matrix+1884];
	cvt.u32.u16	%r5842, %rs3773;
	cvt.s32.s8 	%r5843, %r5842;
	cvt.u32.u16	%r5844, %rs3772;
	cvt.s32.s8 	%r5845, %r5844;
	cvt.u32.u16	%r5846, %rs3771;
	cvt.s32.s8 	%r5847, %r5846;
	cvt.u32.u16	%r5848, %rs3770;
	cvt.s32.s8 	%r5849, %r5848;
	mad.lo.s32 	%r5850, %r67, %r5849, %r5841;
	mad.lo.s32 	%r5851, %r68, %r5847, %r5850;
	mad.lo.s32 	%r5852, %r69, %r5845, %r5851;
	mad.lo.s32 	%r5853, %r70, %r5843, %r5852;
	ld.const.v4.u8 	{%rs3778, %rs3779, %rs3780, %rs3781}, [matrix+1888];
	cvt.u32.u16	%r5854, %rs3781;
	cvt.s32.s8 	%r5855, %r5854;
	cvt.u32.u16	%r5856, %rs3780;
	cvt.s32.s8 	%r5857, %r5856;
	cvt.u32.u16	%r5858, %rs3779;
	cvt.s32.s8 	%r5859, %r5858;
	cvt.u32.u16	%r5860, %rs3778;
	cvt.s32.s8 	%r5861, %r5860;
	mad.lo.s32 	%r5862, %r222, %r5861, %r5853;
	mad.lo.s32 	%r5863, %r72, %r5859, %r5862;
	mad.lo.s32 	%r5864, %r73, %r5857, %r5863;
	mad.lo.s32 	%r5865, %r74, %r5855, %r5864;
	ld.const.v4.u8 	{%rs3786, %rs3787, %rs3788, %rs3789}, [matrix+1892];
	cvt.u32.u16	%r5866, %rs3789;
	cvt.s32.s8 	%r5867, %r5866;
	cvt.u32.u16	%r5868, %rs3788;
	cvt.s32.s8 	%r5869, %r5868;
	cvt.u32.u16	%r5870, %rs3787;
	cvt.s32.s8 	%r5871, %r5870;
	cvt.u32.u16	%r5872, %rs3786;
	cvt.s32.s8 	%r5873, %r5872;
	mad.lo.s32 	%r5874, %r75, %r5873, %r5865;
	mad.lo.s32 	%r5875, %r76, %r5871, %r5874;
	mad.lo.s32 	%r5876, %r77, %r5869, %r5875;
	mad.lo.s32 	%r5877, %r78, %r5867, %r5876;
	ld.const.v4.u8 	{%rs3794, %rs3795, %rs3796, %rs3797}, [matrix+1896];
	cvt.u32.u16	%r5878, %rs3797;
	cvt.s32.s8 	%r5879, %r5878;
	cvt.u32.u16	%r5880, %rs3796;
	cvt.s32.s8 	%r5881, %r5880;
	cvt.u32.u16	%r5882, %rs3795;
	cvt.s32.s8 	%r5883, %r5882;
	cvt.u32.u16	%r5884, %rs3794;
	cvt.s32.s8 	%r5885, %r5884;
	mad.lo.s32 	%r5886, %r80, %r5885, %r5877;
	mad.lo.s32 	%r5887, %r81, %r5883, %r5886;
	mad.lo.s32 	%r5888, %r83, %r5881, %r5887;
	mad.lo.s32 	%r5889, %r84, %r5879, %r5888;
	ld.const.v4.u8 	{%rs3802, %rs3803, %rs3804, %rs3805}, [matrix+1900];
	cvt.u32.u16	%r5890, %rs3805;
	cvt.s32.s8 	%r5891, %r5890;
	cvt.u32.u16	%r5892, %rs3804;
	cvt.s32.s8 	%r5893, %r5892;
	cvt.u32.u16	%r5894, %rs3803;
	cvt.s32.s8 	%r5895, %r5894;
	cvt.u32.u16	%r5896, %rs3802;
	cvt.s32.s8 	%r5897, %r5896;
	mad.lo.s32 	%r5898, %r86, %r5897, %r5889;
	mad.lo.s32 	%r5899, %r87, %r5895, %r5898;
	mad.lo.s32 	%r5900, %r88, %r5893, %r5899;
	mad.lo.s32 	%r5901, %r89, %r5891, %r5900;
	ld.const.v4.u8 	{%rs3810, %rs3811, %rs3812, %rs3813}, [matrix+1904];
	cvt.u32.u16	%r5902, %rs3813;
	cvt.s32.s8 	%r5903, %r5902;
	cvt.u32.u16	%r5904, %rs3812;
	cvt.s32.s8 	%r5905, %r5904;
	cvt.u32.u16	%r5906, %rs3811;
	cvt.s32.s8 	%r5907, %r5906;
	cvt.u32.u16	%r5908, %rs3810;
	cvt.s32.s8 	%r5909, %r5908;
	mad.lo.s32 	%r5910, %r271, %r5909, %r5901;
	mad.lo.s32 	%r5911, %r91, %r5907, %r5910;
	mad.lo.s32 	%r5912, %r93, %r5905, %r5911;
	mad.lo.s32 	%r5913, %r94, %r5903, %r5912;
	ld.const.v4.u8 	{%rs3818, %rs3819, %rs3820, %rs3821}, [matrix+1908];
	cvt.u32.u16	%r5914, %rs3821;
	cvt.s32.s8 	%r5915, %r5914;
	cvt.u32.u16	%r5916, %rs3820;
	cvt.s32.s8 	%r5917, %r5916;
	cvt.u32.u16	%r5918, %rs3819;
	cvt.s32.s8 	%r5919, %r5918;
	cvt.u32.u16	%r5920, %rs3818;
	cvt.s32.s8 	%r5921, %r5920;
	mad.lo.s32 	%r5922, %r96, %r5921, %r5913;
	mad.lo.s32 	%r5923, %r97, %r5919, %r5922;
	mad.lo.s32 	%r5924, %r99, %r5917, %r5923;
	mad.lo.s32 	%r5925, %r100, %r5915, %r5924;
	ld.const.v4.u8 	{%rs3826, %rs3827, %rs3828, %rs3829}, [matrix+1912];
	cvt.u32.u16	%r5926, %rs3829;
	cvt.s32.s8 	%r5927, %r5926;
	cvt.u32.u16	%r5928, %rs3828;
	cvt.s32.s8 	%r5929, %r5928;
	cvt.u32.u16	%r5930, %rs3827;
	cvt.s32.s8 	%r5931, %r5930;
	cvt.u32.u16	%r5932, %rs3826;
	cvt.s32.s8 	%r5933, %r5932;
	mad.lo.s32 	%r5934, %r103, %r5933, %r5925;
	mad.lo.s32 	%r5935, %r104, %r5931, %r5934;
	mad.lo.s32 	%r5936, %r107, %r5929, %r5935;
	mad.lo.s32 	%r5937, %r108, %r5927, %r5936;
	ld.const.v4.u8 	{%rs3834, %rs3835, %rs3836, %rs3837}, [matrix+1916];
	cvt.u32.u16	%r5938, %rs3837;
	cvt.s32.s8 	%r5939, %r5938;
	cvt.u32.u16	%r5940, %rs3836;
	cvt.s32.s8 	%r5941, %r5940;
	cvt.u32.u16	%r5942, %rs3835;
	cvt.s32.s8 	%r5943, %r5942;
	cvt.u32.u16	%r5944, %rs3834;
	cvt.s32.s8 	%r5945, %r5944;
	mad.lo.s32 	%r5946, %r111, %r5945, %r5937;
	mad.lo.s32 	%r5947, %r112, %r5943, %r5946;
	mad.lo.s32 	%r5948, %r114, %r5941, %r5947;
	mad.lo.s32 	%r5949, %r115, %r5939, %r5948;
	shr.u32 	%r5950, %r5757, 6;
	and.b32  	%r5951, %r5950, 240;
	shr.u32 	%r5952, %r5949, 10;
	or.b32  	%r5953, %r5952, %r5951;
	xor.b32  	%r5954, %r24, %r5953;
	cvt.u64.u32	%rd392, %r5954;
	ld.const.v4.u8 	{%rs3842, %rs3843, %rs3844, %rs3845}, [matrix+1920];
	cvt.u32.u16	%r5955, %rs3845;
	cvt.s32.s8 	%r5956, %r5955;
	cvt.u32.u16	%r5957, %rs3844;
	cvt.s32.s8 	%r5958, %r5957;
	cvt.u32.u16	%r5959, %rs3842;
	cvt.s32.s8 	%r5960, %r5959;
	cvt.u32.u16	%r5961, %rs3843;
	cvt.s32.s8 	%r5962, %r5961;
	mul.lo.s32 	%r5963, %r34, %r5962;
	mad.lo.s32 	%r5964, %r124, %r5960, %r5963;
	mad.lo.s32 	%r5965, %r35, %r5958, %r5964;
	mad.lo.s32 	%r5966, %r36, %r5956, %r5965;
	ld.const.v4.u8 	{%rs3850, %rs3851, %rs3852, %rs3853}, [matrix+1924];
	cvt.u32.u16	%r5967, %rs3853;
	cvt.s32.s8 	%r5968, %r5967;
	cvt.u32.u16	%r5969, %rs3852;
	cvt.s32.s8 	%r5970, %r5969;
	cvt.u32.u16	%r5971, %rs3851;
	cvt.s32.s8 	%r5972, %r5971;
	cvt.u32.u16	%r5973, %rs3850;
	cvt.s32.s8 	%r5974, %r5973;
	mad.lo.s32 	%r5975, %r37, %r5974, %r5966;
	mad.lo.s32 	%r5976, %r38, %r5972, %r5975;
	mad.lo.s32 	%r5977, %r39, %r5970, %r5976;
	mad.lo.s32 	%r5978, %r40, %r5968, %r5977;
	ld.const.v4.u8 	{%rs3858, %rs3859, %rs3860, %rs3861}, [matrix+1928];
	cvt.u32.u16	%r5979, %rs3861;
	cvt.s32.s8 	%r5980, %r5979;
	cvt.u32.u16	%r5981, %rs3860;
	cvt.s32.s8 	%r5982, %r5981;
	cvt.u32.u16	%r5983, %rs3859;
	cvt.s32.s8 	%r5984, %r5983;
	cvt.u32.u16	%r5985, %rs3858;
	cvt.s32.s8 	%r5986, %r5985;
	mad.lo.s32 	%r5987, %r42, %r5986, %r5978;
	mad.lo.s32 	%r5988, %r43, %r5984, %r5987;
	mad.lo.s32 	%r5989, %r45, %r5982, %r5988;
	mad.lo.s32 	%r5990, %r46, %r5980, %r5989;
	ld.const.v4.u8 	{%rs3866, %rs3867, %rs3868, %rs3869}, [matrix+1932];
	cvt.u32.u16	%r5991, %rs3869;
	cvt.s32.s8 	%r5992, %r5991;
	cvt.u32.u16	%r5993, %rs3868;
	cvt.s32.s8 	%r5994, %r5993;
	cvt.u32.u16	%r5995, %rs3867;
	cvt.s32.s8 	%r5996, %r5995;
	cvt.u32.u16	%r5997, %rs3866;
	cvt.s32.s8 	%r5998, %r5997;
	mad.lo.s32 	%r5999, %r48, %r5998, %r5990;
	mad.lo.s32 	%r6000, %r49, %r5996, %r5999;
	mad.lo.s32 	%r6001, %r50, %r5994, %r6000;
	mad.lo.s32 	%r6002, %r51, %r5992, %r6001;
	ld.const.v4.u8 	{%rs3874, %rs3875, %rs3876, %rs3877}, [matrix+1936];
	cvt.u32.u16	%r6003, %rs3877;
	cvt.s32.s8 	%r6004, %r6003;
	cvt.u32.u16	%r6005, %rs3876;
	cvt.s32.s8 	%r6006, %r6005;
	cvt.u32.u16	%r6007, %rs3875;
	cvt.s32.s8 	%r6008, %r6007;
	cvt.u32.u16	%r6009, %rs3874;
	cvt.s32.s8 	%r6010, %r6009;
	mad.lo.s32 	%r6011, %r173, %r6010, %r6002;
	mad.lo.s32 	%r6012, %r53, %r6008, %r6011;
	mad.lo.s32 	%r6013, %r54, %r6006, %r6012;
	mad.lo.s32 	%r6014, %r55, %r6004, %r6013;
	ld.const.v4.u8 	{%rs3882, %rs3883, %rs3884, %rs3885}, [matrix+1940];
	cvt.u32.u16	%r6015, %rs3885;
	cvt.s32.s8 	%r6016, %r6015;
	cvt.u32.u16	%r6017, %rs3884;
	cvt.s32.s8 	%r6018, %r6017;
	cvt.u32.u16	%r6019, %rs3883;
	cvt.s32.s8 	%r6020, %r6019;
	cvt.u32.u16	%r6021, %rs3882;
	cvt.s32.s8 	%r6022, %r6021;
	mad.lo.s32 	%r6023, %r56, %r6022, %r6014;
	mad.lo.s32 	%r6024, %r57, %r6020, %r6023;
	mad.lo.s32 	%r6025, %r58, %r6018, %r6024;
	mad.lo.s32 	%r6026, %r59, %r6016, %r6025;
	ld.const.v4.u8 	{%rs3890, %rs3891, %rs3892, %rs3893}, [matrix+1944];
	cvt.u32.u16	%r6027, %rs3893;
	cvt.s32.s8 	%r6028, %r6027;
	cvt.u32.u16	%r6029, %rs3892;
	cvt.s32.s8 	%r6030, %r6029;
	cvt.u32.u16	%r6031, %rs3891;
	cvt.s32.s8 	%r6032, %r6031;
	cvt.u32.u16	%r6033, %rs3890;
	cvt.s32.s8 	%r6034, %r6033;
	mad.lo.s32 	%r6035, %r61, %r6034, %r6026;
	mad.lo.s32 	%r6036, %r62, %r6032, %r6035;
	mad.lo.s32 	%r6037, %r64, %r6030, %r6036;
	mad.lo.s32 	%r6038, %r65, %r6028, %r6037;
	ld.const.v4.u8 	{%rs3898, %rs3899, %rs3900, %rs3901}, [matrix+1948];
	cvt.u32.u16	%r6039, %rs3901;
	cvt.s32.s8 	%r6040, %r6039;
	cvt.u32.u16	%r6041, %rs3900;
	cvt.s32.s8 	%r6042, %r6041;
	cvt.u32.u16	%r6043, %rs3899;
	cvt.s32.s8 	%r6044, %r6043;
	cvt.u32.u16	%r6045, %rs3898;
	cvt.s32.s8 	%r6046, %r6045;
	mad.lo.s32 	%r6047, %r67, %r6046, %r6038;
	mad.lo.s32 	%r6048, %r68, %r6044, %r6047;
	mad.lo.s32 	%r6049, %r69, %r6042, %r6048;
	mad.lo.s32 	%r6050, %r70, %r6040, %r6049;
	ld.const.v4.u8 	{%rs3906, %rs3907, %rs3908, %rs3909}, [matrix+1952];
	cvt.u32.u16	%r6051, %rs3909;
	cvt.s32.s8 	%r6052, %r6051;
	cvt.u32.u16	%r6053, %rs3908;
	cvt.s32.s8 	%r6054, %r6053;
	cvt.u32.u16	%r6055, %rs3907;
	cvt.s32.s8 	%r6056, %r6055;
	cvt.u32.u16	%r6057, %rs3906;
	cvt.s32.s8 	%r6058, %r6057;
	mad.lo.s32 	%r6059, %r222, %r6058, %r6050;
	mad.lo.s32 	%r6060, %r72, %r6056, %r6059;
	mad.lo.s32 	%r6061, %r73, %r6054, %r6060;
	mad.lo.s32 	%r6062, %r74, %r6052, %r6061;
	ld.const.v4.u8 	{%rs3914, %rs3915, %rs3916, %rs3917}, [matrix+1956];
	cvt.u32.u16	%r6063, %rs3917;
	cvt.s32.s8 	%r6064, %r6063;
	cvt.u32.u16	%r6065, %rs3916;
	cvt.s32.s8 	%r6066, %r6065;
	cvt.u32.u16	%r6067, %rs3915;
	cvt.s32.s8 	%r6068, %r6067;
	cvt.u32.u16	%r6069, %rs3914;
	cvt.s32.s8 	%r6070, %r6069;
	mad.lo.s32 	%r6071, %r75, %r6070, %r6062;
	mad.lo.s32 	%r6072, %r76, %r6068, %r6071;
	mad.lo.s32 	%r6073, %r77, %r6066, %r6072;
	mad.lo.s32 	%r6074, %r78, %r6064, %r6073;
	ld.const.v4.u8 	{%rs3922, %rs3923, %rs3924, %rs3925}, [matrix+1960];
	cvt.u32.u16	%r6075, %rs3925;
	cvt.s32.s8 	%r6076, %r6075;
	cvt.u32.u16	%r6077, %rs3924;
	cvt.s32.s8 	%r6078, %r6077;
	cvt.u32.u16	%r6079, %rs3923;
	cvt.s32.s8 	%r6080, %r6079;
	cvt.u32.u16	%r6081, %rs3922;
	cvt.s32.s8 	%r6082, %r6081;
	mad.lo.s32 	%r6083, %r80, %r6082, %r6074;
	mad.lo.s32 	%r6084, %r81, %r6080, %r6083;
	mad.lo.s32 	%r6085, %r83, %r6078, %r6084;
	mad.lo.s32 	%r6086, %r84, %r6076, %r6085;
	ld.const.v4.u8 	{%rs3930, %rs3931, %rs3932, %rs3933}, [matrix+1964];
	cvt.u32.u16	%r6087, %rs3933;
	cvt.s32.s8 	%r6088, %r6087;
	cvt.u32.u16	%r6089, %rs3932;
	cvt.s32.s8 	%r6090, %r6089;
	cvt.u32.u16	%r6091, %rs3931;
	cvt.s32.s8 	%r6092, %r6091;
	cvt.u32.u16	%r6093, %rs3930;
	cvt.s32.s8 	%r6094, %r6093;
	mad.lo.s32 	%r6095, %r86, %r6094, %r6086;
	mad.lo.s32 	%r6096, %r87, %r6092, %r6095;
	mad.lo.s32 	%r6097, %r88, %r6090, %r6096;
	mad.lo.s32 	%r6098, %r89, %r6088, %r6097;
	ld.const.v4.u8 	{%rs3938, %rs3939, %rs3940, %rs3941}, [matrix+1968];
	cvt.u32.u16	%r6099, %rs3941;
	cvt.s32.s8 	%r6100, %r6099;
	cvt.u32.u16	%r6101, %rs3940;
	cvt.s32.s8 	%r6102, %r6101;
	cvt.u32.u16	%r6103, %rs3939;
	cvt.s32.s8 	%r6104, %r6103;
	cvt.u32.u16	%r6105, %rs3938;
	cvt.s32.s8 	%r6106, %r6105;
	mad.lo.s32 	%r6107, %r271, %r6106, %r6098;
	mad.lo.s32 	%r6108, %r91, %r6104, %r6107;
	mad.lo.s32 	%r6109, %r93, %r6102, %r6108;
	mad.lo.s32 	%r6110, %r94, %r6100, %r6109;
	ld.const.v4.u8 	{%rs3946, %rs3947, %rs3948, %rs3949}, [matrix+1972];
	cvt.u32.u16	%r6111, %rs3949;
	cvt.s32.s8 	%r6112, %r6111;
	cvt.u32.u16	%r6113, %rs3948;
	cvt.s32.s8 	%r6114, %r6113;
	cvt.u32.u16	%r6115, %rs3947;
	cvt.s32.s8 	%r6116, %r6115;
	cvt.u32.u16	%r6117, %rs3946;
	cvt.s32.s8 	%r6118, %r6117;
	mad.lo.s32 	%r6119, %r96, %r6118, %r6110;
	mad.lo.s32 	%r6120, %r97, %r6116, %r6119;
	mad.lo.s32 	%r6121, %r99, %r6114, %r6120;
	mad.lo.s32 	%r6122, %r100, %r6112, %r6121;
	ld.const.v4.u8 	{%rs3954, %rs3955, %rs3956, %rs3957}, [matrix+1976];
	cvt.u32.u16	%r6123, %rs3957;
	cvt.s32.s8 	%r6124, %r6123;
	cvt.u32.u16	%r6125, %rs3956;
	cvt.s32.s8 	%r6126, %r6125;
	cvt.u32.u16	%r6127, %rs3955;
	cvt.s32.s8 	%r6128, %r6127;
	cvt.u32.u16	%r6129, %rs3954;
	cvt.s32.s8 	%r6130, %r6129;
	mad.lo.s32 	%r6131, %r103, %r6130, %r6122;
	mad.lo.s32 	%r6132, %r104, %r6128, %r6131;
	mad.lo.s32 	%r6133, %r107, %r6126, %r6132;
	mad.lo.s32 	%r6134, %r108, %r6124, %r6133;
	ld.const.v4.u8 	{%rs3962, %rs3963, %rs3964, %rs3965}, [matrix+1980];
	cvt.u32.u16	%r6135, %rs3965;
	cvt.s32.s8 	%r6136, %r6135;
	cvt.u32.u16	%r6137, %rs3964;
	cvt.s32.s8 	%r6138, %r6137;
	cvt.u32.u16	%r6139, %rs3963;
	cvt.s32.s8 	%r6140, %r6139;
	cvt.u32.u16	%r6141, %rs3962;
	cvt.s32.s8 	%r6142, %r6141;
	mad.lo.s32 	%r6143, %r111, %r6142, %r6134;
	mad.lo.s32 	%r6144, %r112, %r6140, %r6143;
	mad.lo.s32 	%r6145, %r114, %r6138, %r6144;
	mad.lo.s32 	%r6146, %r115, %r6136, %r6145;
	ld.const.v4.u8 	{%rs3970, %rs3971, %rs3972, %rs3973}, [matrix+1984];
	cvt.u32.u16	%r6147, %rs3973;
	cvt.s32.s8 	%r6148, %r6147;
	cvt.u32.u16	%r6149, %rs3972;
	cvt.s32.s8 	%r6150, %r6149;
	cvt.u32.u16	%r6151, %rs3970;
	cvt.s32.s8 	%r6152, %r6151;
	cvt.u32.u16	%r6153, %rs3971;
	cvt.s32.s8 	%r6154, %r6153;
	mul.lo.s32 	%r6155, %r34, %r6154;
	mad.lo.s32 	%r6156, %r124, %r6152, %r6155;
	mad.lo.s32 	%r6157, %r35, %r6150, %r6156;
	mad.lo.s32 	%r6158, %r36, %r6148, %r6157;
	ld.const.v4.u8 	{%rs3978, %rs3979, %rs3980, %rs3981}, [matrix+1988];
	cvt.u32.u16	%r6159, %rs3981;
	cvt.s32.s8 	%r6160, %r6159;
	cvt.u32.u16	%r6161, %rs3980;
	cvt.s32.s8 	%r6162, %r6161;
	cvt.u32.u16	%r6163, %rs3979;
	cvt.s32.s8 	%r6164, %r6163;
	cvt.u32.u16	%r6165, %rs3978;
	cvt.s32.s8 	%r6166, %r6165;
	mad.lo.s32 	%r6167, %r37, %r6166, %r6158;
	mad.lo.s32 	%r6168, %r38, %r6164, %r6167;
	mad.lo.s32 	%r6169, %r39, %r6162, %r6168;
	mad.lo.s32 	%r6170, %r40, %r6160, %r6169;
	ld.const.v4.u8 	{%rs3986, %rs3987, %rs3988, %rs3989}, [matrix+1992];
	cvt.u32.u16	%r6171, %rs3989;
	cvt.s32.s8 	%r6172, %r6171;
	cvt.u32.u16	%r6173, %rs3988;
	cvt.s32.s8 	%r6174, %r6173;
	cvt.u32.u16	%r6175, %rs3987;
	cvt.s32.s8 	%r6176, %r6175;
	cvt.u32.u16	%r6177, %rs3986;
	cvt.s32.s8 	%r6178, %r6177;
	mad.lo.s32 	%r6179, %r42, %r6178, %r6170;
	mad.lo.s32 	%r6180, %r43, %r6176, %r6179;
	mad.lo.s32 	%r6181, %r45, %r6174, %r6180;
	mad.lo.s32 	%r6182, %r46, %r6172, %r6181;
	ld.const.v4.u8 	{%rs3994, %rs3995, %rs3996, %rs3997}, [matrix+1996];
	cvt.u32.u16	%r6183, %rs3997;
	cvt.s32.s8 	%r6184, %r6183;
	cvt.u32.u16	%r6185, %rs3996;
	cvt.s32.s8 	%r6186, %r6185;
	cvt.u32.u16	%r6187, %rs3995;
	cvt.s32.s8 	%r6188, %r6187;
	cvt.u32.u16	%r6189, %rs3994;
	cvt.s32.s8 	%r6190, %r6189;
	mad.lo.s32 	%r6191, %r48, %r6190, %r6182;
	mad.lo.s32 	%r6192, %r49, %r6188, %r6191;
	mad.lo.s32 	%r6193, %r50, %r6186, %r6192;
	mad.lo.s32 	%r6194, %r51, %r6184, %r6193;
	ld.const.v4.u8 	{%rs4002, %rs4003, %rs4004, %rs4005}, [matrix+2000];
	cvt.u32.u16	%r6195, %rs4005;
	cvt.s32.s8 	%r6196, %r6195;
	cvt.u32.u16	%r6197, %rs4004;
	cvt.s32.s8 	%r6198, %r6197;
	cvt.u32.u16	%r6199, %rs4003;
	cvt.s32.s8 	%r6200, %r6199;
	cvt.u32.u16	%r6201, %rs4002;
	cvt.s32.s8 	%r6202, %r6201;
	mad.lo.s32 	%r6203, %r173, %r6202, %r6194;
	mad.lo.s32 	%r6204, %r53, %r6200, %r6203;
	mad.lo.s32 	%r6205, %r54, %r6198, %r6204;
	mad.lo.s32 	%r6206, %r55, %r6196, %r6205;
	ld.const.v4.u8 	{%rs4010, %rs4011, %rs4012, %rs4013}, [matrix+2004];
	cvt.u32.u16	%r6207, %rs4013;
	cvt.s32.s8 	%r6208, %r6207;
	cvt.u32.u16	%r6209, %rs4012;
	cvt.s32.s8 	%r6210, %r6209;
	cvt.u32.u16	%r6211, %rs4011;
	cvt.s32.s8 	%r6212, %r6211;
	cvt.u32.u16	%r6213, %rs4010;
	cvt.s32.s8 	%r6214, %r6213;
	mad.lo.s32 	%r6215, %r56, %r6214, %r6206;
	mad.lo.s32 	%r6216, %r57, %r6212, %r6215;
	mad.lo.s32 	%r6217, %r58, %r6210, %r6216;
	mad.lo.s32 	%r6218, %r59, %r6208, %r6217;
	ld.const.v4.u8 	{%rs4018, %rs4019, %rs4020, %rs4021}, [matrix+2008];
	cvt.u32.u16	%r6219, %rs4021;
	cvt.s32.s8 	%r6220, %r6219;
	cvt.u32.u16	%r6221, %rs4020;
	cvt.s32.s8 	%r6222, %r6221;
	cvt.u32.u16	%r6223, %rs4019;
	cvt.s32.s8 	%r6224, %r6223;
	cvt.u32.u16	%r6225, %rs4018;
	cvt.s32.s8 	%r6226, %r6225;
	mad.lo.s32 	%r6227, %r61, %r6226, %r6218;
	mad.lo.s32 	%r6228, %r62, %r6224, %r6227;
	mad.lo.s32 	%r6229, %r64, %r6222, %r6228;
	mad.lo.s32 	%r6230, %r65, %r6220, %r6229;
	ld.const.v4.u8 	{%rs4026, %rs4027, %rs4028, %rs4029}, [matrix+2012];
	cvt.u32.u16	%r6231, %rs4029;
	cvt.s32.s8 	%r6232, %r6231;
	cvt.u32.u16	%r6233, %rs4028;
	cvt.s32.s8 	%r6234, %r6233;
	cvt.u32.u16	%r6235, %rs4027;
	cvt.s32.s8 	%r6236, %r6235;
	cvt.u32.u16	%r6237, %rs4026;
	cvt.s32.s8 	%r6238, %r6237;
	mad.lo.s32 	%r6239, %r67, %r6238, %r6230;
	mad.lo.s32 	%r6240, %r68, %r6236, %r6239;
	mad.lo.s32 	%r6241, %r69, %r6234, %r6240;
	mad.lo.s32 	%r6242, %r70, %r6232, %r6241;
	ld.const.v4.u8 	{%rs4034, %rs4035, %rs4036, %rs4037}, [matrix+2016];
	cvt.u32.u16	%r6243, %rs4037;
	cvt.s32.s8 	%r6244, %r6243;
	cvt.u32.u16	%r6245, %rs4036;
	cvt.s32.s8 	%r6246, %r6245;
	cvt.u32.u16	%r6247, %rs4035;
	cvt.s32.s8 	%r6248, %r6247;
	cvt.u32.u16	%r6249, %rs4034;
	cvt.s32.s8 	%r6250, %r6249;
	mad.lo.s32 	%r6251, %r222, %r6250, %r6242;
	mad.lo.s32 	%r6252, %r72, %r6248, %r6251;
	mad.lo.s32 	%r6253, %r73, %r6246, %r6252;
	mad.lo.s32 	%r6254, %r74, %r6244, %r6253;
	ld.const.v4.u8 	{%rs4042, %rs4043, %rs4044, %rs4045}, [matrix+2020];
	cvt.u32.u16	%r6255, %rs4045;
	cvt.s32.s8 	%r6256, %r6255;
	cvt.u32.u16	%r6257, %rs4044;
	cvt.s32.s8 	%r6258, %r6257;
	cvt.u32.u16	%r6259, %rs4043;
	cvt.s32.s8 	%r6260, %r6259;
	cvt.u32.u16	%r6261, %rs4042;
	cvt.s32.s8 	%r6262, %r6261;
	mad.lo.s32 	%r6263, %r75, %r6262, %r6254;
	mad.lo.s32 	%r6264, %r76, %r6260, %r6263;
	mad.lo.s32 	%r6265, %r77, %r6258, %r6264;
	mad.lo.s32 	%r6266, %r78, %r6256, %r6265;
	ld.const.v4.u8 	{%rs4050, %rs4051, %rs4052, %rs4053}, [matrix+2024];
	cvt.u32.u16	%r6267, %rs4053;
	cvt.s32.s8 	%r6268, %r6267;
	cvt.u32.u16	%r6269, %rs4052;
	cvt.s32.s8 	%r6270, %r6269;
	cvt.u32.u16	%r6271, %rs4051;
	cvt.s32.s8 	%r6272, %r6271;
	cvt.u32.u16	%r6273, %rs4050;
	cvt.s32.s8 	%r6274, %r6273;
	mad.lo.s32 	%r6275, %r80, %r6274, %r6266;
	mad.lo.s32 	%r6276, %r81, %r6272, %r6275;
	mad.lo.s32 	%r6277, %r83, %r6270, %r6276;
	mad.lo.s32 	%r6278, %r84, %r6268, %r6277;
	ld.const.v4.u8 	{%rs4058, %rs4059, %rs4060, %rs4061}, [matrix+2028];
	cvt.u32.u16	%r6279, %rs4061;
	cvt.s32.s8 	%r6280, %r6279;
	cvt.u32.u16	%r6281, %rs4060;
	cvt.s32.s8 	%r6282, %r6281;
	cvt.u32.u16	%r6283, %rs4059;
	cvt.s32.s8 	%r6284, %r6283;
	cvt.u32.u16	%r6285, %rs4058;
	cvt.s32.s8 	%r6286, %r6285;
	mad.lo.s32 	%r6287, %r86, %r6286, %r6278;
	mad.lo.s32 	%r6288, %r87, %r6284, %r6287;
	mad.lo.s32 	%r6289, %r88, %r6282, %r6288;
	mad.lo.s32 	%r6290, %r89, %r6280, %r6289;
	ld.const.v4.u8 	{%rs4066, %rs4067, %rs4068, %rs4069}, [matrix+2032];
	cvt.u32.u16	%r6291, %rs4069;
	cvt.s32.s8 	%r6292, %r6291;
	cvt.u32.u16	%r6293, %rs4068;
	cvt.s32.s8 	%r6294, %r6293;
	cvt.u32.u16	%r6295, %rs4067;
	cvt.s32.s8 	%r6296, %r6295;
	cvt.u32.u16	%r6297, %rs4066;
	cvt.s32.s8 	%r6298, %r6297;
	mad.lo.s32 	%r6299, %r271, %r6298, %r6290;
	mad.lo.s32 	%r6300, %r91, %r6296, %r6299;
	mad.lo.s32 	%r6301, %r93, %r6294, %r6300;
	mad.lo.s32 	%r6302, %r94, %r6292, %r6301;
	ld.const.v4.u8 	{%rs4074, %rs4075, %rs4076, %rs4077}, [matrix+2036];
	cvt.u32.u16	%r6303, %rs4077;
	cvt.s32.s8 	%r6304, %r6303;
	cvt.u32.u16	%r6305, %rs4076;
	cvt.s32.s8 	%r6306, %r6305;
	cvt.u32.u16	%r6307, %rs4075;
	cvt.s32.s8 	%r6308, %r6307;
	cvt.u32.u16	%r6309, %rs4074;
	cvt.s32.s8 	%r6310, %r6309;
	mad.lo.s32 	%r6311, %r96, %r6310, %r6302;
	mad.lo.s32 	%r6312, %r97, %r6308, %r6311;
	mad.lo.s32 	%r6313, %r99, %r6306, %r6312;
	mad.lo.s32 	%r6314, %r100, %r6304, %r6313;
	ld.const.v4.u8 	{%rs4082, %rs4083, %rs4084, %rs4085}, [matrix+2040];
	cvt.u32.u16	%r6315, %rs4085;
	cvt.s32.s8 	%r6316, %r6315;
	cvt.u32.u16	%r6317, %rs4084;
	cvt.s32.s8 	%r6318, %r6317;
	cvt.u32.u16	%r6319, %rs4083;
	cvt.s32.s8 	%r6320, %r6319;
	cvt.u32.u16	%r6321, %rs4082;
	cvt.s32.s8 	%r6322, %r6321;
	mad.lo.s32 	%r6323, %r103, %r6322, %r6314;
	mad.lo.s32 	%r6324, %r104, %r6320, %r6323;
	mad.lo.s32 	%r6325, %r107, %r6318, %r6324;
	mad.lo.s32 	%r6326, %r108, %r6316, %r6325;
	ld.const.v4.u8 	{%rs4090, %rs4091, %rs4092, %rs4093}, [matrix+2044];
	cvt.u32.u16	%r6327, %rs4093;
	cvt.s32.s8 	%r6328, %r6327;
	cvt.u32.u16	%r6329, %rs4092;
	cvt.s32.s8 	%r6330, %r6329;
	cvt.u32.u16	%r6331, %rs4091;
	cvt.s32.s8 	%r6332, %r6331;
	cvt.u32.u16	%r6333, %rs4090;
	cvt.s32.s8 	%r6334, %r6333;
	mad.lo.s32 	%r6335, %r111, %r6334, %r6326;
	mad.lo.s32 	%r6336, %r112, %r6332, %r6335;
	mad.lo.s32 	%r6337, %r114, %r6330, %r6336;
	mad.lo.s32 	%r6338, %r115, %r6328, %r6337;
	shr.u32 	%r6339, %r6146, 6;
	and.b32  	%r6340, %r6339, 240;
	shr.u32 	%r6341, %r6338, 10;
	or.b32  	%r6342, %r6341, %r6340;
	xor.b32  	%r6343, %r25, %r6342;
	ld.const.v4.u8 	{%rs4098, %rs4099, %rs4100, %rs4101}, [matrix+2048];
	cvt.u32.u16	%r6344, %rs4101;
	cvt.s32.s8 	%r6345, %r6344;
	cvt.u32.u16	%r6346, %rs4100;
	cvt.s32.s8 	%r6347, %r6346;
	cvt.u32.u16	%r6348, %rs4098;
	cvt.s32.s8 	%r6349, %r6348;
	cvt.u32.u16	%r6350, %rs4099;
	cvt.s32.s8 	%r6351, %r6350;
	mul.lo.s32 	%r6352, %r34, %r6351;
	mad.lo.s32 	%r6353, %r124, %r6349, %r6352;
	mad.lo.s32 	%r6354, %r35, %r6347, %r6353;
	mad.lo.s32 	%r6355, %r36, %r6345, %r6354;
	ld.const.v4.u8 	{%rs4106, %rs4107, %rs4108, %rs4109}, [matrix+2052];
	cvt.u32.u16	%r6356, %rs4109;
	cvt.s32.s8 	%r6357, %r6356;
	cvt.u32.u16	%r6358, %rs4108;
	cvt.s32.s8 	%r6359, %r6358;
	cvt.u32.u16	%r6360, %rs4107;
	cvt.s32.s8 	%r6361, %r6360;
	cvt.u32.u16	%r6362, %rs4106;
	cvt.s32.s8 	%r6363, %r6362;
	mad.lo.s32 	%r6364, %r37, %r6363, %r6355;
	mad.lo.s32 	%r6365, %r38, %r6361, %r6364;
	mad.lo.s32 	%r6366, %r39, %r6359, %r6365;
	mad.lo.s32 	%r6367, %r40, %r6357, %r6366;
	ld.const.v4.u8 	{%rs4114, %rs4115, %rs4116, %rs4117}, [matrix+2056];
	cvt.u32.u16	%r6368, %rs4117;
	cvt.s32.s8 	%r6369, %r6368;
	cvt.u32.u16	%r6370, %rs4116;
	cvt.s32.s8 	%r6371, %r6370;
	cvt.u32.u16	%r6372, %rs4115;
	cvt.s32.s8 	%r6373, %r6372;
	cvt.u32.u16	%r6374, %rs4114;
	cvt.s32.s8 	%r6375, %r6374;
	mad.lo.s32 	%r6376, %r42, %r6375, %r6367;
	mad.lo.s32 	%r6377, %r43, %r6373, %r6376;
	mad.lo.s32 	%r6378, %r45, %r6371, %r6377;
	mad.lo.s32 	%r6379, %r46, %r6369, %r6378;
	ld.const.v4.u8 	{%rs4122, %rs4123, %rs4124, %rs4125}, [matrix+2060];
	cvt.u32.u16	%r6380, %rs4125;
	cvt.s32.s8 	%r6381, %r6380;
	cvt.u32.u16	%r6382, %rs4124;
	cvt.s32.s8 	%r6383, %r6382;
	cvt.u32.u16	%r6384, %rs4123;
	cvt.s32.s8 	%r6385, %r6384;
	cvt.u32.u16	%r6386, %rs4122;
	cvt.s32.s8 	%r6387, %r6386;
	mad.lo.s32 	%r6388, %r48, %r6387, %r6379;
	mad.lo.s32 	%r6389, %r49, %r6385, %r6388;
	mad.lo.s32 	%r6390, %r50, %r6383, %r6389;
	mad.lo.s32 	%r6391, %r51, %r6381, %r6390;
	ld.const.v4.u8 	{%rs4130, %rs4131, %rs4132, %rs4133}, [matrix+2064];
	cvt.u32.u16	%r6392, %rs4133;
	cvt.s32.s8 	%r6393, %r6392;
	cvt.u32.u16	%r6394, %rs4132;
	cvt.s32.s8 	%r6395, %r6394;
	cvt.u32.u16	%r6396, %rs4131;
	cvt.s32.s8 	%r6397, %r6396;
	cvt.u32.u16	%r6398, %rs4130;
	cvt.s32.s8 	%r6399, %r6398;
	mad.lo.s32 	%r6400, %r173, %r6399, %r6391;
	mad.lo.s32 	%r6401, %r53, %r6397, %r6400;
	mad.lo.s32 	%r6402, %r54, %r6395, %r6401;
	mad.lo.s32 	%r6403, %r55, %r6393, %r6402;
	ld.const.v4.u8 	{%rs4138, %rs4139, %rs4140, %rs4141}, [matrix+2068];
	cvt.u32.u16	%r6404, %rs4141;
	cvt.s32.s8 	%r6405, %r6404;
	cvt.u32.u16	%r6406, %rs4140;
	cvt.s32.s8 	%r6407, %r6406;
	cvt.u32.u16	%r6408, %rs4139;
	cvt.s32.s8 	%r6409, %r6408;
	cvt.u32.u16	%r6410, %rs4138;
	cvt.s32.s8 	%r6411, %r6410;
	mad.lo.s32 	%r6412, %r56, %r6411, %r6403;
	mad.lo.s32 	%r6413, %r57, %r6409, %r6412;
	mad.lo.s32 	%r6414, %r58, %r6407, %r6413;
	mad.lo.s32 	%r6415, %r59, %r6405, %r6414;
	ld.const.v4.u8 	{%rs4146, %rs4147, %rs4148, %rs4149}, [matrix+2072];
	cvt.u32.u16	%r6416, %rs4149;
	cvt.s32.s8 	%r6417, %r6416;
	cvt.u32.u16	%r6418, %rs4148;
	cvt.s32.s8 	%r6419, %r6418;
	cvt.u32.u16	%r6420, %rs4147;
	cvt.s32.s8 	%r6421, %r6420;
	cvt.u32.u16	%r6422, %rs4146;
	cvt.s32.s8 	%r6423, %r6422;
	mad.lo.s32 	%r6424, %r61, %r6423, %r6415;
	mad.lo.s32 	%r6425, %r62, %r6421, %r6424;
	mad.lo.s32 	%r6426, %r64, %r6419, %r6425;
	mad.lo.s32 	%r6427, %r65, %r6417, %r6426;
	ld.const.v4.u8 	{%rs4154, %rs4155, %rs4156, %rs4157}, [matrix+2076];
	cvt.u32.u16	%r6428, %rs4157;
	cvt.s32.s8 	%r6429, %r6428;
	cvt.u32.u16	%r6430, %rs4156;
	cvt.s32.s8 	%r6431, %r6430;
	cvt.u32.u16	%r6432, %rs4155;
	cvt.s32.s8 	%r6433, %r6432;
	cvt.u32.u16	%r6434, %rs4154;
	cvt.s32.s8 	%r6435, %r6434;
	mad.lo.s32 	%r6436, %r67, %r6435, %r6427;
	mad.lo.s32 	%r6437, %r68, %r6433, %r6436;
	mad.lo.s32 	%r6438, %r69, %r6431, %r6437;
	mad.lo.s32 	%r6439, %r70, %r6429, %r6438;
	ld.const.v4.u8 	{%rs4162, %rs4163, %rs4164, %rs4165}, [matrix+2080];
	cvt.u32.u16	%r6440, %rs4165;
	cvt.s32.s8 	%r6441, %r6440;
	cvt.u32.u16	%r6442, %rs4164;
	cvt.s32.s8 	%r6443, %r6442;
	cvt.u32.u16	%r6444, %rs4163;
	cvt.s32.s8 	%r6445, %r6444;
	cvt.u32.u16	%r6446, %rs4162;
	cvt.s32.s8 	%r6447, %r6446;
	mad.lo.s32 	%r6448, %r222, %r6447, %r6439;
	mad.lo.s32 	%r6449, %r72, %r6445, %r6448;
	mad.lo.s32 	%r6450, %r73, %r6443, %r6449;
	mad.lo.s32 	%r6451, %r74, %r6441, %r6450;
	ld.const.v4.u8 	{%rs4170, %rs4171, %rs4172, %rs4173}, [matrix+2084];
	cvt.u32.u16	%r6452, %rs4173;
	cvt.s32.s8 	%r6453, %r6452;
	cvt.u32.u16	%r6454, %rs4172;
	cvt.s32.s8 	%r6455, %r6454;
	cvt.u32.u16	%r6456, %rs4171;
	cvt.s32.s8 	%r6457, %r6456;
	cvt.u32.u16	%r6458, %rs4170;
	cvt.s32.s8 	%r6459, %r6458;
	mad.lo.s32 	%r6460, %r75, %r6459, %r6451;
	mad.lo.s32 	%r6461, %r76, %r6457, %r6460;
	mad.lo.s32 	%r6462, %r77, %r6455, %r6461;
	mad.lo.s32 	%r6463, %r78, %r6453, %r6462;
	ld.const.v4.u8 	{%rs4178, %rs4179, %rs4180, %rs4181}, [matrix+2088];
	cvt.u32.u16	%r6464, %rs4181;
	cvt.s32.s8 	%r6465, %r6464;
	cvt.u32.u16	%r6466, %rs4180;
	cvt.s32.s8 	%r6467, %r6466;
	cvt.u32.u16	%r6468, %rs4179;
	cvt.s32.s8 	%r6469, %r6468;
	cvt.u32.u16	%r6470, %rs4178;
	cvt.s32.s8 	%r6471, %r6470;
	mad.lo.s32 	%r6472, %r80, %r6471, %r6463;
	mad.lo.s32 	%r6473, %r81, %r6469, %r6472;
	mad.lo.s32 	%r6474, %r83, %r6467, %r6473;
	mad.lo.s32 	%r6475, %r84, %r6465, %r6474;
	ld.const.v4.u8 	{%rs4186, %rs4187, %rs4188, %rs4189}, [matrix+2092];
	cvt.u32.u16	%r6476, %rs4189;
	cvt.s32.s8 	%r6477, %r6476;
	cvt.u32.u16	%r6478, %rs4188;
	cvt.s32.s8 	%r6479, %r6478;
	cvt.u32.u16	%r6480, %rs4187;
	cvt.s32.s8 	%r6481, %r6480;
	cvt.u32.u16	%r6482, %rs4186;
	cvt.s32.s8 	%r6483, %r6482;
	mad.lo.s32 	%r6484, %r86, %r6483, %r6475;
	mad.lo.s32 	%r6485, %r87, %r6481, %r6484;
	mad.lo.s32 	%r6486, %r88, %r6479, %r6485;
	mad.lo.s32 	%r6487, %r89, %r6477, %r6486;
	ld.const.v4.u8 	{%rs4194, %rs4195, %rs4196, %rs4197}, [matrix+2096];
	cvt.u32.u16	%r6488, %rs4197;
	cvt.s32.s8 	%r6489, %r6488;
	cvt.u32.u16	%r6490, %rs4196;
	cvt.s32.s8 	%r6491, %r6490;
	cvt.u32.u16	%r6492, %rs4195;
	cvt.s32.s8 	%r6493, %r6492;
	cvt.u32.u16	%r6494, %rs4194;
	cvt.s32.s8 	%r6495, %r6494;
	mad.lo.s32 	%r6496, %r271, %r6495, %r6487;
	mad.lo.s32 	%r6497, %r91, %r6493, %r6496;
	mad.lo.s32 	%r6498, %r93, %r6491, %r6497;
	mad.lo.s32 	%r6499, %r94, %r6489, %r6498;
	ld.const.v4.u8 	{%rs4202, %rs4203, %rs4204, %rs4205}, [matrix+2100];
	cvt.u32.u16	%r6500, %rs4205;
	cvt.s32.s8 	%r6501, %r6500;
	cvt.u32.u16	%r6502, %rs4204;
	cvt.s32.s8 	%r6503, %r6502;
	cvt.u32.u16	%r6504, %rs4203;
	cvt.s32.s8 	%r6505, %r6504;
	cvt.u32.u16	%r6506, %rs4202;
	cvt.s32.s8 	%r6507, %r6506;
	mad.lo.s32 	%r6508, %r96, %r6507, %r6499;
	mad.lo.s32 	%r6509, %r97, %r6505, %r6508;
	mad.lo.s32 	%r6510, %r99, %r6503, %r6509;
	mad.lo.s32 	%r6511, %r100, %r6501, %r6510;
	ld.const.v4.u8 	{%rs4210, %rs4211, %rs4212, %rs4213}, [matrix+2104];
	cvt.u32.u16	%r6512, %rs4213;
	cvt.s32.s8 	%r6513, %r6512;
	cvt.u32.u16	%r6514, %rs4212;
	cvt.s32.s8 	%r6515, %r6514;
	cvt.u32.u16	%r6516, %rs4211;
	cvt.s32.s8 	%r6517, %r6516;
	cvt.u32.u16	%r6518, %rs4210;
	cvt.s32.s8 	%r6519, %r6518;
	mad.lo.s32 	%r6520, %r103, %r6519, %r6511;
	mad.lo.s32 	%r6521, %r104, %r6517, %r6520;
	mad.lo.s32 	%r6522, %r107, %r6515, %r6521;
	mad.lo.s32 	%r6523, %r108, %r6513, %r6522;
	ld.const.v4.u8 	{%rs4218, %rs4219, %rs4220, %rs4221}, [matrix+2108];
	cvt.u32.u16	%r6524, %rs4221;
	cvt.s32.s8 	%r6525, %r6524;
	cvt.u32.u16	%r6526, %rs4220;
	cvt.s32.s8 	%r6527, %r6526;
	cvt.u32.u16	%r6528, %rs4219;
	cvt.s32.s8 	%r6529, %r6528;
	cvt.u32.u16	%r6530, %rs4218;
	cvt.s32.s8 	%r6531, %r6530;
	mad.lo.s32 	%r6532, %r111, %r6531, %r6523;
	mad.lo.s32 	%r6533, %r112, %r6529, %r6532;
	mad.lo.s32 	%r6534, %r114, %r6527, %r6533;
	mad.lo.s32 	%r6535, %r115, %r6525, %r6534;
	ld.const.v4.u8 	{%rs4226, %rs4227, %rs4228, %rs4229}, [matrix+2112];
	cvt.u32.u16	%r6536, %rs4229;
	cvt.s32.s8 	%r6537, %r6536;
	cvt.u32.u16	%r6538, %rs4228;
	cvt.s32.s8 	%r6539, %r6538;
	cvt.u32.u16	%r6540, %rs4226;
	cvt.s32.s8 	%r6541, %r6540;
	cvt.u32.u16	%r6542, %rs4227;
	cvt.s32.s8 	%r6543, %r6542;
	mul.lo.s32 	%r6544, %r34, %r6543;
	mad.lo.s32 	%r6545, %r124, %r6541, %r6544;
	mad.lo.s32 	%r6546, %r35, %r6539, %r6545;
	mad.lo.s32 	%r6547, %r36, %r6537, %r6546;
	ld.const.v4.u8 	{%rs4234, %rs4235, %rs4236, %rs4237}, [matrix+2116];
	cvt.u32.u16	%r6548, %rs4237;
	cvt.s32.s8 	%r6549, %r6548;
	cvt.u32.u16	%r6550, %rs4236;
	cvt.s32.s8 	%r6551, %r6550;
	cvt.u32.u16	%r6552, %rs4235;
	cvt.s32.s8 	%r6553, %r6552;
	cvt.u32.u16	%r6554, %rs4234;
	cvt.s32.s8 	%r6555, %r6554;
	mad.lo.s32 	%r6556, %r37, %r6555, %r6547;
	mad.lo.s32 	%r6557, %r38, %r6553, %r6556;
	mad.lo.s32 	%r6558, %r39, %r6551, %r6557;
	mad.lo.s32 	%r6559, %r40, %r6549, %r6558;
	ld.const.v4.u8 	{%rs4242, %rs4243, %rs4244, %rs4245}, [matrix+2120];
	cvt.u32.u16	%r6560, %rs4245;
	cvt.s32.s8 	%r6561, %r6560;
	cvt.u32.u16	%r6562, %rs4244;
	cvt.s32.s8 	%r6563, %r6562;
	cvt.u32.u16	%r6564, %rs4243;
	cvt.s32.s8 	%r6565, %r6564;
	cvt.u32.u16	%r6566, %rs4242;
	cvt.s32.s8 	%r6567, %r6566;
	mad.lo.s32 	%r6568, %r42, %r6567, %r6559;
	mad.lo.s32 	%r6569, %r43, %r6565, %r6568;
	mad.lo.s32 	%r6570, %r45, %r6563, %r6569;
	mad.lo.s32 	%r6571, %r46, %r6561, %r6570;
	ld.const.v4.u8 	{%rs4250, %rs4251, %rs4252, %rs4253}, [matrix+2124];
	cvt.u32.u16	%r6572, %rs4253;
	cvt.s32.s8 	%r6573, %r6572;
	cvt.u32.u16	%r6574, %rs4252;
	cvt.s32.s8 	%r6575, %r6574;
	cvt.u32.u16	%r6576, %rs4251;
	cvt.s32.s8 	%r6577, %r6576;
	cvt.u32.u16	%r6578, %rs4250;
	cvt.s32.s8 	%r6579, %r6578;
	mad.lo.s32 	%r6580, %r48, %r6579, %r6571;
	mad.lo.s32 	%r6581, %r49, %r6577, %r6580;
	mad.lo.s32 	%r6582, %r50, %r6575, %r6581;
	mad.lo.s32 	%r6583, %r51, %r6573, %r6582;
	ld.const.v4.u8 	{%rs4258, %rs4259, %rs4260, %rs4261}, [matrix+2128];
	cvt.u32.u16	%r6584, %rs4261;
	cvt.s32.s8 	%r6585, %r6584;
	cvt.u32.u16	%r6586, %rs4260;
	cvt.s32.s8 	%r6587, %r6586;
	cvt.u32.u16	%r6588, %rs4259;
	cvt.s32.s8 	%r6589, %r6588;
	cvt.u32.u16	%r6590, %rs4258;
	cvt.s32.s8 	%r6591, %r6590;
	mad.lo.s32 	%r6592, %r173, %r6591, %r6583;
	mad.lo.s32 	%r6593, %r53, %r6589, %r6592;
	mad.lo.s32 	%r6594, %r54, %r6587, %r6593;
	mad.lo.s32 	%r6595, %r55, %r6585, %r6594;
	ld.const.v4.u8 	{%rs4266, %rs4267, %rs4268, %rs4269}, [matrix+2132];
	cvt.u32.u16	%r6596, %rs4269;
	cvt.s32.s8 	%r6597, %r6596;
	cvt.u32.u16	%r6598, %rs4268;
	cvt.s32.s8 	%r6599, %r6598;
	cvt.u32.u16	%r6600, %rs4267;
	cvt.s32.s8 	%r6601, %r6600;
	cvt.u32.u16	%r6602, %rs4266;
	cvt.s32.s8 	%r6603, %r6602;
	mad.lo.s32 	%r6604, %r56, %r6603, %r6595;
	mad.lo.s32 	%r6605, %r57, %r6601, %r6604;
	mad.lo.s32 	%r6606, %r58, %r6599, %r6605;
	mad.lo.s32 	%r6607, %r59, %r6597, %r6606;
	ld.const.v4.u8 	{%rs4274, %rs4275, %rs4276, %rs4277}, [matrix+2136];
	cvt.u32.u16	%r6608, %rs4277;
	cvt.s32.s8 	%r6609, %r6608;
	cvt.u32.u16	%r6610, %rs4276;
	cvt.s32.s8 	%r6611, %r6610;
	cvt.u32.u16	%r6612, %rs4275;
	cvt.s32.s8 	%r6613, %r6612;
	cvt.u32.u16	%r6614, %rs4274;
	cvt.s32.s8 	%r6615, %r6614;
	mad.lo.s32 	%r6616, %r61, %r6615, %r6607;
	mad.lo.s32 	%r6617, %r62, %r6613, %r6616;
	mad.lo.s32 	%r6618, %r64, %r6611, %r6617;
	mad.lo.s32 	%r6619, %r65, %r6609, %r6618;
	ld.const.v4.u8 	{%rs4282, %rs4283, %rs4284, %rs4285}, [matrix+2140];
	cvt.u32.u16	%r6620, %rs4285;
	cvt.s32.s8 	%r6621, %r6620;
	cvt.u32.u16	%r6622, %rs4284;
	cvt.s32.s8 	%r6623, %r6622;
	cvt.u32.u16	%r6624, %rs4283;
	cvt.s32.s8 	%r6625, %r6624;
	cvt.u32.u16	%r6626, %rs4282;
	cvt.s32.s8 	%r6627, %r6626;
	mad.lo.s32 	%r6628, %r67, %r6627, %r6619;
	mad.lo.s32 	%r6629, %r68, %r6625, %r6628;
	mad.lo.s32 	%r6630, %r69, %r6623, %r6629;
	mad.lo.s32 	%r6631, %r70, %r6621, %r6630;
	ld.const.v4.u8 	{%rs4290, %rs4291, %rs4292, %rs4293}, [matrix+2144];
	cvt.u32.u16	%r6632, %rs4293;
	cvt.s32.s8 	%r6633, %r6632;
	cvt.u32.u16	%r6634, %rs4292;
	cvt.s32.s8 	%r6635, %r6634;
	cvt.u32.u16	%r6636, %rs4291;
	cvt.s32.s8 	%r6637, %r6636;
	cvt.u32.u16	%r6638, %rs4290;
	cvt.s32.s8 	%r6639, %r6638;
	mad.lo.s32 	%r6640, %r222, %r6639, %r6631;
	mad.lo.s32 	%r6641, %r72, %r6637, %r6640;
	mad.lo.s32 	%r6642, %r73, %r6635, %r6641;
	mad.lo.s32 	%r6643, %r74, %r6633, %r6642;
	ld.const.v4.u8 	{%rs4298, %rs4299, %rs4300, %rs4301}, [matrix+2148];
	cvt.u32.u16	%r6644, %rs4301;
	cvt.s32.s8 	%r6645, %r6644;
	cvt.u32.u16	%r6646, %rs4300;
	cvt.s32.s8 	%r6647, %r6646;
	cvt.u32.u16	%r6648, %rs4299;
	cvt.s32.s8 	%r6649, %r6648;
	cvt.u32.u16	%r6650, %rs4298;
	cvt.s32.s8 	%r6651, %r6650;
	mad.lo.s32 	%r6652, %r75, %r6651, %r6643;
	mad.lo.s32 	%r6653, %r76, %r6649, %r6652;
	mad.lo.s32 	%r6654, %r77, %r6647, %r6653;
	mad.lo.s32 	%r6655, %r78, %r6645, %r6654;
	ld.const.v4.u8 	{%rs4306, %rs4307, %rs4308, %rs4309}, [matrix+2152];
	cvt.u32.u16	%r6656, %rs4309;
	cvt.s32.s8 	%r6657, %r6656;
	cvt.u32.u16	%r6658, %rs4308;
	cvt.s32.s8 	%r6659, %r6658;
	cvt.u32.u16	%r6660, %rs4307;
	cvt.s32.s8 	%r6661, %r6660;
	cvt.u32.u16	%r6662, %rs4306;
	cvt.s32.s8 	%r6663, %r6662;
	mad.lo.s32 	%r6664, %r80, %r6663, %r6655;
	mad.lo.s32 	%r6665, %r81, %r6661, %r6664;
	mad.lo.s32 	%r6666, %r83, %r6659, %r6665;
	mad.lo.s32 	%r6667, %r84, %r6657, %r6666;
	ld.const.v4.u8 	{%rs4314, %rs4315, %rs4316, %rs4317}, [matrix+2156];
	cvt.u32.u16	%r6668, %rs4317;
	cvt.s32.s8 	%r6669, %r6668;
	cvt.u32.u16	%r6670, %rs4316;
	cvt.s32.s8 	%r6671, %r6670;
	cvt.u32.u16	%r6672, %rs4315;
	cvt.s32.s8 	%r6673, %r6672;
	cvt.u32.u16	%r6674, %rs4314;
	cvt.s32.s8 	%r6675, %r6674;
	mad.lo.s32 	%r6676, %r86, %r6675, %r6667;
	mad.lo.s32 	%r6677, %r87, %r6673, %r6676;
	mad.lo.s32 	%r6678, %r88, %r6671, %r6677;
	mad.lo.s32 	%r6679, %r89, %r6669, %r6678;
	ld.const.v4.u8 	{%rs4322, %rs4323, %rs4324, %rs4325}, [matrix+2160];
	cvt.u32.u16	%r6680, %rs4325;
	cvt.s32.s8 	%r6681, %r6680;
	cvt.u32.u16	%r6682, %rs4324;
	cvt.s32.s8 	%r6683, %r6682;
	cvt.u32.u16	%r6684, %rs4323;
	cvt.s32.s8 	%r6685, %r6684;
	cvt.u32.u16	%r6686, %rs4322;
	cvt.s32.s8 	%r6687, %r6686;
	mad.lo.s32 	%r6688, %r271, %r6687, %r6679;
	mad.lo.s32 	%r6689, %r91, %r6685, %r6688;
	mad.lo.s32 	%r6690, %r93, %r6683, %r6689;
	mad.lo.s32 	%r6691, %r94, %r6681, %r6690;
	ld.const.v4.u8 	{%rs4330, %rs4331, %rs4332, %rs4333}, [matrix+2164];
	cvt.u32.u16	%r6692, %rs4333;
	cvt.s32.s8 	%r6693, %r6692;
	cvt.u32.u16	%r6694, %rs4332;
	cvt.s32.s8 	%r6695, %r6694;
	cvt.u32.u16	%r6696, %rs4331;
	cvt.s32.s8 	%r6697, %r6696;
	cvt.u32.u16	%r6698, %rs4330;
	cvt.s32.s8 	%r6699, %r6698;
	mad.lo.s32 	%r6700, %r96, %r6699, %r6691;
	mad.lo.s32 	%r6701, %r97, %r6697, %r6700;
	mad.lo.s32 	%r6702, %r99, %r6695, %r6701;
	mad.lo.s32 	%r6703, %r100, %r6693, %r6702;
	ld.const.v4.u8 	{%rs4338, %rs4339, %rs4340, %rs4341}, [matrix+2168];
	cvt.u32.u16	%r6704, %rs4341;
	cvt.s32.s8 	%r6705, %r6704;
	cvt.u32.u16	%r6706, %rs4340;
	cvt.s32.s8 	%r6707, %r6706;
	cvt.u32.u16	%r6708, %rs4339;
	cvt.s32.s8 	%r6709, %r6708;
	cvt.u32.u16	%r6710, %rs4338;
	cvt.s32.s8 	%r6711, %r6710;
	mad.lo.s32 	%r6712, %r103, %r6711, %r6703;
	mad.lo.s32 	%r6713, %r104, %r6709, %r6712;
	mad.lo.s32 	%r6714, %r107, %r6707, %r6713;
	mad.lo.s32 	%r6715, %r108, %r6705, %r6714;
	ld.const.v4.u8 	{%rs4346, %rs4347, %rs4348, %rs4349}, [matrix+2172];
	cvt.u32.u16	%r6716, %rs4349;
	cvt.s32.s8 	%r6717, %r6716;
	cvt.u32.u16	%r6718, %rs4348;
	cvt.s32.s8 	%r6719, %r6718;
	cvt.u32.u16	%r6720, %rs4347;
	cvt.s32.s8 	%r6721, %r6720;
	cvt.u32.u16	%r6722, %rs4346;
	cvt.s32.s8 	%r6723, %r6722;
	mad.lo.s32 	%r6724, %r111, %r6723, %r6715;
	mad.lo.s32 	%r6725, %r112, %r6721, %r6724;
	mad.lo.s32 	%r6726, %r114, %r6719, %r6725;
	mad.lo.s32 	%r6727, %r115, %r6717, %r6726;
	shr.u32 	%r6728, %r6535, 6;
	and.b32  	%r6729, %r6728, 240;
	shr.u32 	%r6730, %r6727, 10;
	or.b32  	%r6731, %r6730, %r6729;
	xor.b32  	%r6732, %r71, %r6731;
	cvt.u64.u32	%rd393, %r6732;
	ld.const.v4.u8 	{%rs4354, %rs4355, %rs4356, %rs4357}, [matrix+2176];
	cvt.u32.u16	%r6733, %rs4357;
	cvt.s32.s8 	%r6734, %r6733;
	cvt.u32.u16	%r6735, %rs4356;
	cvt.s32.s8 	%r6736, %r6735;
	cvt.u32.u16	%r6737, %rs4354;
	cvt.s32.s8 	%r6738, %r6737;
	cvt.u32.u16	%r6739, %rs4355;
	cvt.s32.s8 	%r6740, %r6739;
	mul.lo.s32 	%r6741, %r34, %r6740;
	mad.lo.s32 	%r6742, %r124, %r6738, %r6741;
	mad.lo.s32 	%r6743, %r35, %r6736, %r6742;
	mad.lo.s32 	%r6744, %r36, %r6734, %r6743;
	ld.const.v4.u8 	{%rs4362, %rs4363, %rs4364, %rs4365}, [matrix+2180];
	cvt.u32.u16	%r6745, %rs4365;
	cvt.s32.s8 	%r6746, %r6745;
	cvt.u32.u16	%r6747, %rs4364;
	cvt.s32.s8 	%r6748, %r6747;
	cvt.u32.u16	%r6749, %rs4363;
	cvt.s32.s8 	%r6750, %r6749;
	cvt.u32.u16	%r6751, %rs4362;
	cvt.s32.s8 	%r6752, %r6751;
	mad.lo.s32 	%r6753, %r37, %r6752, %r6744;
	mad.lo.s32 	%r6754, %r38, %r6750, %r6753;
	mad.lo.s32 	%r6755, %r39, %r6748, %r6754;
	mad.lo.s32 	%r6756, %r40, %r6746, %r6755;
	ld.const.v4.u8 	{%rs4370, %rs4371, %rs4372, %rs4373}, [matrix+2184];
	cvt.u32.u16	%r6757, %rs4373;
	cvt.s32.s8 	%r6758, %r6757;
	cvt.u32.u16	%r6759, %rs4372;
	cvt.s32.s8 	%r6760, %r6759;
	cvt.u32.u16	%r6761, %rs4371;
	cvt.s32.s8 	%r6762, %r6761;
	cvt.u32.u16	%r6763, %rs4370;
	cvt.s32.s8 	%r6764, %r6763;
	mad.lo.s32 	%r6765, %r42, %r6764, %r6756;
	mad.lo.s32 	%r6766, %r43, %r6762, %r6765;
	mad.lo.s32 	%r6767, %r45, %r6760, %r6766;
	mad.lo.s32 	%r6768, %r46, %r6758, %r6767;
	ld.const.v4.u8 	{%rs4378, %rs4379, %rs4380, %rs4381}, [matrix+2188];
	cvt.u32.u16	%r6769, %rs4381;
	cvt.s32.s8 	%r6770, %r6769;
	cvt.u32.u16	%r6771, %rs4380;
	cvt.s32.s8 	%r6772, %r6771;
	cvt.u32.u16	%r6773, %rs4379;
	cvt.s32.s8 	%r6774, %r6773;
	cvt.u32.u16	%r6775, %rs4378;
	cvt.s32.s8 	%r6776, %r6775;
	mad.lo.s32 	%r6777, %r48, %r6776, %r6768;
	mad.lo.s32 	%r6778, %r49, %r6774, %r6777;
	mad.lo.s32 	%r6779, %r50, %r6772, %r6778;
	mad.lo.s32 	%r6780, %r51, %r6770, %r6779;
	ld.const.v4.u8 	{%rs4386, %rs4387, %rs4388, %rs4389}, [matrix+2192];
	cvt.u32.u16	%r6781, %rs4389;
	cvt.s32.s8 	%r6782, %r6781;
	cvt.u32.u16	%r6783, %rs4388;
	cvt.s32.s8 	%r6784, %r6783;
	cvt.u32.u16	%r6785, %rs4387;
	cvt.s32.s8 	%r6786, %r6785;
	cvt.u32.u16	%r6787, %rs4386;
	cvt.s32.s8 	%r6788, %r6787;
	mad.lo.s32 	%r6789, %r173, %r6788, %r6780;
	mad.lo.s32 	%r6790, %r53, %r6786, %r6789;
	mad.lo.s32 	%r6791, %r54, %r6784, %r6790;
	mad.lo.s32 	%r6792, %r55, %r6782, %r6791;
	ld.const.v4.u8 	{%rs4394, %rs4395, %rs4396, %rs4397}, [matrix+2196];
	cvt.u32.u16	%r6793, %rs4397;
	cvt.s32.s8 	%r6794, %r6793;
	cvt.u32.u16	%r6795, %rs4396;
	cvt.s32.s8 	%r6796, %r6795;
	cvt.u32.u16	%r6797, %rs4395;
	cvt.s32.s8 	%r6798, %r6797;
	cvt.u32.u16	%r6799, %rs4394;
	cvt.s32.s8 	%r6800, %r6799;
	mad.lo.s32 	%r6801, %r56, %r6800, %r6792;
	mad.lo.s32 	%r6802, %r57, %r6798, %r6801;
	mad.lo.s32 	%r6803, %r58, %r6796, %r6802;
	mad.lo.s32 	%r6804, %r59, %r6794, %r6803;
	ld.const.v4.u8 	{%rs4402, %rs4403, %rs4404, %rs4405}, [matrix+2200];
	cvt.u32.u16	%r6805, %rs4405;
	cvt.s32.s8 	%r6806, %r6805;
	cvt.u32.u16	%r6807, %rs4404;
	cvt.s32.s8 	%r6808, %r6807;
	cvt.u32.u16	%r6809, %rs4403;
	cvt.s32.s8 	%r6810, %r6809;
	cvt.u32.u16	%r6811, %rs4402;
	cvt.s32.s8 	%r6812, %r6811;
	mad.lo.s32 	%r6813, %r61, %r6812, %r6804;
	mad.lo.s32 	%r6814, %r62, %r6810, %r6813;
	mad.lo.s32 	%r6815, %r64, %r6808, %r6814;
	mad.lo.s32 	%r6816, %r65, %r6806, %r6815;
	ld.const.v4.u8 	{%rs4410, %rs4411, %rs4412, %rs4413}, [matrix+2204];
	cvt.u32.u16	%r6817, %rs4413;
	cvt.s32.s8 	%r6818, %r6817;
	cvt.u32.u16	%r6819, %rs4412;
	cvt.s32.s8 	%r6820, %r6819;
	cvt.u32.u16	%r6821, %rs4411;
	cvt.s32.s8 	%r6822, %r6821;
	cvt.u32.u16	%r6823, %rs4410;
	cvt.s32.s8 	%r6824, %r6823;
	mad.lo.s32 	%r6825, %r67, %r6824, %r6816;
	mad.lo.s32 	%r6826, %r68, %r6822, %r6825;
	mad.lo.s32 	%r6827, %r69, %r6820, %r6826;
	mad.lo.s32 	%r6828, %r70, %r6818, %r6827;
	ld.const.v4.u8 	{%rs4418, %rs4419, %rs4420, %rs4421}, [matrix+2208];
	cvt.u32.u16	%r6829, %rs4421;
	cvt.s32.s8 	%r6830, %r6829;
	cvt.u32.u16	%r6831, %rs4420;
	cvt.s32.s8 	%r6832, %r6831;
	cvt.u32.u16	%r6833, %rs4419;
	cvt.s32.s8 	%r6834, %r6833;
	cvt.u32.u16	%r6835, %rs4418;
	cvt.s32.s8 	%r6836, %r6835;
	mad.lo.s32 	%r6837, %r222, %r6836, %r6828;
	mad.lo.s32 	%r6838, %r72, %r6834, %r6837;
	mad.lo.s32 	%r6839, %r73, %r6832, %r6838;
	mad.lo.s32 	%r6840, %r74, %r6830, %r6839;
	ld.const.v4.u8 	{%rs4426, %rs4427, %rs4428, %rs4429}, [matrix+2212];
	cvt.u32.u16	%r6841, %rs4429;
	cvt.s32.s8 	%r6842, %r6841;
	cvt.u32.u16	%r6843, %rs4428;
	cvt.s32.s8 	%r6844, %r6843;
	cvt.u32.u16	%r6845, %rs4427;
	cvt.s32.s8 	%r6846, %r6845;
	cvt.u32.u16	%r6847, %rs4426;
	cvt.s32.s8 	%r6848, %r6847;
	mad.lo.s32 	%r6849, %r75, %r6848, %r6840;
	mad.lo.s32 	%r6850, %r76, %r6846, %r6849;
	mad.lo.s32 	%r6851, %r77, %r6844, %r6850;
	mad.lo.s32 	%r6852, %r78, %r6842, %r6851;
	ld.const.v4.u8 	{%rs4434, %rs4435, %rs4436, %rs4437}, [matrix+2216];
	cvt.u32.u16	%r6853, %rs4437;
	cvt.s32.s8 	%r6854, %r6853;
	cvt.u32.u16	%r6855, %rs4436;
	cvt.s32.s8 	%r6856, %r6855;
	cvt.u32.u16	%r6857, %rs4435;
	cvt.s32.s8 	%r6858, %r6857;
	cvt.u32.u16	%r6859, %rs4434;
	cvt.s32.s8 	%r6860, %r6859;
	mad.lo.s32 	%r6861, %r80, %r6860, %r6852;
	mad.lo.s32 	%r6862, %r81, %r6858, %r6861;
	mad.lo.s32 	%r6863, %r83, %r6856, %r6862;
	mad.lo.s32 	%r6864, %r84, %r6854, %r6863;
	ld.const.v4.u8 	{%rs4442, %rs4443, %rs4444, %rs4445}, [matrix+2220];
	cvt.u32.u16	%r6865, %rs4445;
	cvt.s32.s8 	%r6866, %r6865;
	cvt.u32.u16	%r6867, %rs4444;
	cvt.s32.s8 	%r6868, %r6867;
	cvt.u32.u16	%r6869, %rs4443;
	cvt.s32.s8 	%r6870, %r6869;
	cvt.u32.u16	%r6871, %rs4442;
	cvt.s32.s8 	%r6872, %r6871;
	mad.lo.s32 	%r6873, %r86, %r6872, %r6864;
	mad.lo.s32 	%r6874, %r87, %r6870, %r6873;
	mad.lo.s32 	%r6875, %r88, %r6868, %r6874;
	mad.lo.s32 	%r6876, %r89, %r6866, %r6875;
	ld.const.v4.u8 	{%rs4450, %rs4451, %rs4452, %rs4453}, [matrix+2224];
	cvt.u32.u16	%r6877, %rs4453;
	cvt.s32.s8 	%r6878, %r6877;
	cvt.u32.u16	%r6879, %rs4452;
	cvt.s32.s8 	%r6880, %r6879;
	cvt.u32.u16	%r6881, %rs4451;
	cvt.s32.s8 	%r6882, %r6881;
	cvt.u32.u16	%r6883, %rs4450;
	cvt.s32.s8 	%r6884, %r6883;
	mad.lo.s32 	%r6885, %r271, %r6884, %r6876;
	mad.lo.s32 	%r6886, %r91, %r6882, %r6885;
	mad.lo.s32 	%r6887, %r93, %r6880, %r6886;
	mad.lo.s32 	%r6888, %r94, %r6878, %r6887;
	ld.const.v4.u8 	{%rs4458, %rs4459, %rs4460, %rs4461}, [matrix+2228];
	cvt.u32.u16	%r6889, %rs4461;
	cvt.s32.s8 	%r6890, %r6889;
	cvt.u32.u16	%r6891, %rs4460;
	cvt.s32.s8 	%r6892, %r6891;
	cvt.u32.u16	%r6893, %rs4459;
	cvt.s32.s8 	%r6894, %r6893;
	cvt.u32.u16	%r6895, %rs4458;
	cvt.s32.s8 	%r6896, %r6895;
	mad.lo.s32 	%r6897, %r96, %r6896, %r6888;
	mad.lo.s32 	%r6898, %r97, %r6894, %r6897;
	mad.lo.s32 	%r6899, %r99, %r6892, %r6898;
	mad.lo.s32 	%r6900, %r100, %r6890, %r6899;
	ld.const.v4.u8 	{%rs4466, %rs4467, %rs4468, %rs4469}, [matrix+2232];
	cvt.u32.u16	%r6901, %rs4469;
	cvt.s32.s8 	%r6902, %r6901;
	cvt.u32.u16	%r6903, %rs4468;
	cvt.s32.s8 	%r6904, %r6903;
	cvt.u32.u16	%r6905, %rs4467;
	cvt.s32.s8 	%r6906, %r6905;
	cvt.u32.u16	%r6907, %rs4466;
	cvt.s32.s8 	%r6908, %r6907;
	mad.lo.s32 	%r6909, %r103, %r6908, %r6900;
	mad.lo.s32 	%r6910, %r104, %r6906, %r6909;
	mad.lo.s32 	%r6911, %r107, %r6904, %r6910;
	mad.lo.s32 	%r6912, %r108, %r6902, %r6911;
	ld.const.v4.u8 	{%rs4474, %rs4475, %rs4476, %rs4477}, [matrix+2236];
	cvt.u32.u16	%r6913, %rs4477;
	cvt.s32.s8 	%r6914, %r6913;
	cvt.u32.u16	%r6915, %rs4476;
	cvt.s32.s8 	%r6916, %r6915;
	cvt.u32.u16	%r6917, %rs4475;
	cvt.s32.s8 	%r6918, %r6917;
	cvt.u32.u16	%r6919, %rs4474;
	cvt.s32.s8 	%r6920, %r6919;
	mad.lo.s32 	%r6921, %r111, %r6920, %r6912;
	mad.lo.s32 	%r6922, %r112, %r6918, %r6921;
	mad.lo.s32 	%r6923, %r114, %r6916, %r6922;
	mad.lo.s32 	%r6924, %r115, %r6914, %r6923;
	ld.const.v4.u8 	{%rs4482, %rs4483, %rs4484, %rs4485}, [matrix+2240];
	cvt.u32.u16	%r6925, %rs4485;
	cvt.s32.s8 	%r6926, %r6925;
	cvt.u32.u16	%r6927, %rs4484;
	cvt.s32.s8 	%r6928, %r6927;
	cvt.u32.u16	%r6929, %rs4482;
	cvt.s32.s8 	%r6930, %r6929;
	cvt.u32.u16	%r6931, %rs4483;
	cvt.s32.s8 	%r6932, %r6931;
	mul.lo.s32 	%r6933, %r34, %r6932;
	mad.lo.s32 	%r6934, %r124, %r6930, %r6933;
	mad.lo.s32 	%r6935, %r35, %r6928, %r6934;
	mad.lo.s32 	%r6936, %r36, %r6926, %r6935;
	ld.const.v4.u8 	{%rs4490, %rs4491, %rs4492, %rs4493}, [matrix+2244];
	cvt.u32.u16	%r6937, %rs4493;
	cvt.s32.s8 	%r6938, %r6937;
	cvt.u32.u16	%r6939, %rs4492;
	cvt.s32.s8 	%r6940, %r6939;
	cvt.u32.u16	%r6941, %rs4491;
	cvt.s32.s8 	%r6942, %r6941;
	cvt.u32.u16	%r6943, %rs4490;
	cvt.s32.s8 	%r6944, %r6943;
	mad.lo.s32 	%r6945, %r37, %r6944, %r6936;
	mad.lo.s32 	%r6946, %r38, %r6942, %r6945;
	mad.lo.s32 	%r6947, %r39, %r6940, %r6946;
	mad.lo.s32 	%r6948, %r40, %r6938, %r6947;
	ld.const.v4.u8 	{%rs4498, %rs4499, %rs4500, %rs4501}, [matrix+2248];
	cvt.u32.u16	%r6949, %rs4501;
	cvt.s32.s8 	%r6950, %r6949;
	cvt.u32.u16	%r6951, %rs4500;
	cvt.s32.s8 	%r6952, %r6951;
	cvt.u32.u16	%r6953, %rs4499;
	cvt.s32.s8 	%r6954, %r6953;
	cvt.u32.u16	%r6955, %rs4498;
	cvt.s32.s8 	%r6956, %r6955;
	mad.lo.s32 	%r6957, %r42, %r6956, %r6948;
	mad.lo.s32 	%r6958, %r43, %r6954, %r6957;
	mad.lo.s32 	%r6959, %r45, %r6952, %r6958;
	mad.lo.s32 	%r6960, %r46, %r6950, %r6959;
	ld.const.v4.u8 	{%rs4506, %rs4507, %rs4508, %rs4509}, [matrix+2252];
	cvt.u32.u16	%r6961, %rs4509;
	cvt.s32.s8 	%r6962, %r6961;
	cvt.u32.u16	%r6963, %rs4508;
	cvt.s32.s8 	%r6964, %r6963;
	cvt.u32.u16	%r6965, %rs4507;
	cvt.s32.s8 	%r6966, %r6965;
	cvt.u32.u16	%r6967, %rs4506;
	cvt.s32.s8 	%r6968, %r6967;
	mad.lo.s32 	%r6969, %r48, %r6968, %r6960;
	mad.lo.s32 	%r6970, %r49, %r6966, %r6969;
	mad.lo.s32 	%r6971, %r50, %r6964, %r6970;
	mad.lo.s32 	%r6972, %r51, %r6962, %r6971;
	ld.const.v4.u8 	{%rs4514, %rs4515, %rs4516, %rs4517}, [matrix+2256];
	cvt.u32.u16	%r6973, %rs4517;
	cvt.s32.s8 	%r6974, %r6973;
	cvt.u32.u16	%r6975, %rs4516;
	cvt.s32.s8 	%r6976, %r6975;
	cvt.u32.u16	%r6977, %rs4515;
	cvt.s32.s8 	%r6978, %r6977;
	cvt.u32.u16	%r6979, %rs4514;
	cvt.s32.s8 	%r6980, %r6979;
	mad.lo.s32 	%r6981, %r173, %r6980, %r6972;
	mad.lo.s32 	%r6982, %r53, %r6978, %r6981;
	mad.lo.s32 	%r6983, %r54, %r6976, %r6982;
	mad.lo.s32 	%r6984, %r55, %r6974, %r6983;
	ld.const.v4.u8 	{%rs4522, %rs4523, %rs4524, %rs4525}, [matrix+2260];
	cvt.u32.u16	%r6985, %rs4525;
	cvt.s32.s8 	%r6986, %r6985;
	cvt.u32.u16	%r6987, %rs4524;
	cvt.s32.s8 	%r6988, %r6987;
	cvt.u32.u16	%r6989, %rs4523;
	cvt.s32.s8 	%r6990, %r6989;
	cvt.u32.u16	%r6991, %rs4522;
	cvt.s32.s8 	%r6992, %r6991;
	mad.lo.s32 	%r6993, %r56, %r6992, %r6984;
	mad.lo.s32 	%r6994, %r57, %r6990, %r6993;
	mad.lo.s32 	%r6995, %r58, %r6988, %r6994;
	mad.lo.s32 	%r6996, %r59, %r6986, %r6995;
	ld.const.v4.u8 	{%rs4530, %rs4531, %rs4532, %rs4533}, [matrix+2264];
	cvt.u32.u16	%r6997, %rs4533;
	cvt.s32.s8 	%r6998, %r6997;
	cvt.u32.u16	%r6999, %rs4532;
	cvt.s32.s8 	%r7000, %r6999;
	cvt.u32.u16	%r7001, %rs4531;
	cvt.s32.s8 	%r7002, %r7001;
	cvt.u32.u16	%r7003, %rs4530;
	cvt.s32.s8 	%r7004, %r7003;
	mad.lo.s32 	%r7005, %r61, %r7004, %r6996;
	mad.lo.s32 	%r7006, %r62, %r7002, %r7005;
	mad.lo.s32 	%r7007, %r64, %r7000, %r7006;
	mad.lo.s32 	%r7008, %r65, %r6998, %r7007;
	ld.const.v4.u8 	{%rs4538, %rs4539, %rs4540, %rs4541}, [matrix+2268];
	cvt.u32.u16	%r7009, %rs4541;
	cvt.s32.s8 	%r7010, %r7009;
	cvt.u32.u16	%r7011, %rs4540;
	cvt.s32.s8 	%r7012, %r7011;
	cvt.u32.u16	%r7013, %rs4539;
	cvt.s32.s8 	%r7014, %r7013;
	cvt.u32.u16	%r7015, %rs4538;
	cvt.s32.s8 	%r7016, %r7015;
	mad.lo.s32 	%r7017, %r67, %r7016, %r7008;
	mad.lo.s32 	%r7018, %r68, %r7014, %r7017;
	mad.lo.s32 	%r7019, %r69, %r7012, %r7018;
	mad.lo.s32 	%r7020, %r70, %r7010, %r7019;
	ld.const.v4.u8 	{%rs4546, %rs4547, %rs4548, %rs4549}, [matrix+2272];
	cvt.u32.u16	%r7021, %rs4549;
	cvt.s32.s8 	%r7022, %r7021;
	cvt.u32.u16	%r7023, %rs4548;
	cvt.s32.s8 	%r7024, %r7023;
	cvt.u32.u16	%r7025, %rs4547;
	cvt.s32.s8 	%r7026, %r7025;
	cvt.u32.u16	%r7027, %rs4546;
	cvt.s32.s8 	%r7028, %r7027;
	mad.lo.s32 	%r7029, %r222, %r7028, %r7020;
	mad.lo.s32 	%r7030, %r72, %r7026, %r7029;
	mad.lo.s32 	%r7031, %r73, %r7024, %r7030;
	mad.lo.s32 	%r7032, %r74, %r7022, %r7031;
	ld.const.v4.u8 	{%rs4554, %rs4555, %rs4556, %rs4557}, [matrix+2276];
	cvt.u32.u16	%r7033, %rs4557;
	cvt.s32.s8 	%r7034, %r7033;
	cvt.u32.u16	%r7035, %rs4556;
	cvt.s32.s8 	%r7036, %r7035;
	cvt.u32.u16	%r7037, %rs4555;
	cvt.s32.s8 	%r7038, %r7037;
	cvt.u32.u16	%r7039, %rs4554;
	cvt.s32.s8 	%r7040, %r7039;
	mad.lo.s32 	%r7041, %r75, %r7040, %r7032;
	mad.lo.s32 	%r7042, %r76, %r7038, %r7041;
	mad.lo.s32 	%r7043, %r77, %r7036, %r7042;
	mad.lo.s32 	%r7044, %r78, %r7034, %r7043;
	ld.const.v4.u8 	{%rs4562, %rs4563, %rs4564, %rs4565}, [matrix+2280];
	cvt.u32.u16	%r7045, %rs4565;
	cvt.s32.s8 	%r7046, %r7045;
	cvt.u32.u16	%r7047, %rs4564;
	cvt.s32.s8 	%r7048, %r7047;
	cvt.u32.u16	%r7049, %rs4563;
	cvt.s32.s8 	%r7050, %r7049;
	cvt.u32.u16	%r7051, %rs4562;
	cvt.s32.s8 	%r7052, %r7051;
	mad.lo.s32 	%r7053, %r80, %r7052, %r7044;
	mad.lo.s32 	%r7054, %r81, %r7050, %r7053;
	mad.lo.s32 	%r7055, %r83, %r7048, %r7054;
	mad.lo.s32 	%r7056, %r84, %r7046, %r7055;
	ld.const.v4.u8 	{%rs4570, %rs4571, %rs4572, %rs4573}, [matrix+2284];
	cvt.u32.u16	%r7057, %rs4573;
	cvt.s32.s8 	%r7058, %r7057;
	cvt.u32.u16	%r7059, %rs4572;
	cvt.s32.s8 	%r7060, %r7059;
	cvt.u32.u16	%r7061, %rs4571;
	cvt.s32.s8 	%r7062, %r7061;
	cvt.u32.u16	%r7063, %rs4570;
	cvt.s32.s8 	%r7064, %r7063;
	mad.lo.s32 	%r7065, %r86, %r7064, %r7056;
	mad.lo.s32 	%r7066, %r87, %r7062, %r7065;
	mad.lo.s32 	%r7067, %r88, %r7060, %r7066;
	mad.lo.s32 	%r7068, %r89, %r7058, %r7067;
	ld.const.v4.u8 	{%rs4578, %rs4579, %rs4580, %rs4581}, [matrix+2288];
	cvt.u32.u16	%r7069, %rs4581;
	cvt.s32.s8 	%r7070, %r7069;
	cvt.u32.u16	%r7071, %rs4580;
	cvt.s32.s8 	%r7072, %r7071;
	cvt.u32.u16	%r7073, %rs4579;
	cvt.s32.s8 	%r7074, %r7073;
	cvt.u32.u16	%r7075, %rs4578;
	cvt.s32.s8 	%r7076, %r7075;
	mad.lo.s32 	%r7077, %r271, %r7076, %r7068;
	mad.lo.s32 	%r7078, %r91, %r7074, %r7077;
	mad.lo.s32 	%r7079, %r93, %r7072, %r7078;
	mad.lo.s32 	%r7080, %r94, %r7070, %r7079;
	ld.const.v4.u8 	{%rs4586, %rs4587, %rs4588, %rs4589}, [matrix+2292];
	cvt.u32.u16	%r7081, %rs4589;
	cvt.s32.s8 	%r7082, %r7081;
	cvt.u32.u16	%r7083, %rs4588;
	cvt.s32.s8 	%r7084, %r7083;
	cvt.u32.u16	%r7085, %rs4587;
	cvt.s32.s8 	%r7086, %r7085;
	cvt.u32.u16	%r7087, %rs4586;
	cvt.s32.s8 	%r7088, %r7087;
	mad.lo.s32 	%r7089, %r96, %r7088, %r7080;
	mad.lo.s32 	%r7090, %r97, %r7086, %r7089;
	mad.lo.s32 	%r7091, %r99, %r7084, %r7090;
	mad.lo.s32 	%r7092, %r100, %r7082, %r7091;
	ld.const.v4.u8 	{%rs4594, %rs4595, %rs4596, %rs4597}, [matrix+2296];
	cvt.u32.u16	%r7093, %rs4597;
	cvt.s32.s8 	%r7094, %r7093;
	cvt.u32.u16	%r7095, %rs4596;
	cvt.s32.s8 	%r7096, %r7095;
	cvt.u32.u16	%r7097, %rs4595;
	cvt.s32.s8 	%r7098, %r7097;
	cvt.u32.u16	%r7099, %rs4594;
	cvt.s32.s8 	%r7100, %r7099;
	mad.lo.s32 	%r7101, %r103, %r7100, %r7092;
	mad.lo.s32 	%r7102, %r104, %r7098, %r7101;
	mad.lo.s32 	%r7103, %r107, %r7096, %r7102;
	mad.lo.s32 	%r7104, %r108, %r7094, %r7103;
	ld.const.v4.u8 	{%rs4602, %rs4603, %rs4604, %rs4605}, [matrix+2300];
	cvt.u32.u16	%r7105, %rs4605;
	cvt.s32.s8 	%r7106, %r7105;
	cvt.u32.u16	%r7107, %rs4604;
	cvt.s32.s8 	%r7108, %r7107;
	cvt.u32.u16	%r7109, %rs4603;
	cvt.s32.s8 	%r7110, %r7109;
	cvt.u32.u16	%r7111, %rs4602;
	cvt.s32.s8 	%r7112, %r7111;
	mad.lo.s32 	%r7113, %r111, %r7112, %r7104;
	mad.lo.s32 	%r7114, %r112, %r7110, %r7113;
	mad.lo.s32 	%r7115, %r114, %r7108, %r7114;
	mad.lo.s32 	%r7116, %r115, %r7106, %r7115;
	shr.u32 	%r7117, %r6924, 6;
	and.b32  	%r7118, %r7117, 240;
	shr.u32 	%r7119, %r7116, 10;
	or.b32  	%r7120, %r7119, %r7118;
	xor.b32  	%r7121, %r26, %r7120;
	ld.const.v4.u8 	{%rs4610, %rs4611, %rs4612, %rs4613}, [matrix+2304];
	cvt.u32.u16	%r7122, %rs4613;
	cvt.s32.s8 	%r7123, %r7122;
	cvt.u32.u16	%r7124, %rs4612;
	cvt.s32.s8 	%r7125, %r7124;
	cvt.u32.u16	%r7126, %rs4610;
	cvt.s32.s8 	%r7127, %r7126;
	cvt.u32.u16	%r7128, %rs4611;
	cvt.s32.s8 	%r7129, %r7128;
	mul.lo.s32 	%r7130, %r34, %r7129;
	mad.lo.s32 	%r7131, %r124, %r7127, %r7130;
	mad.lo.s32 	%r7132, %r35, %r7125, %r7131;
	mad.lo.s32 	%r7133, %r36, %r7123, %r7132;
	ld.const.v4.u8 	{%rs4618, %rs4619, %rs4620, %rs4621}, [matrix+2308];
	cvt.u32.u16	%r7134, %rs4621;
	cvt.s32.s8 	%r7135, %r7134;
	cvt.u32.u16	%r7136, %rs4620;
	cvt.s32.s8 	%r7137, %r7136;
	cvt.u32.u16	%r7138, %rs4619;
	cvt.s32.s8 	%r7139, %r7138;
	cvt.u32.u16	%r7140, %rs4618;
	cvt.s32.s8 	%r7141, %r7140;
	mad.lo.s32 	%r7142, %r37, %r7141, %r7133;
	mad.lo.s32 	%r7143, %r38, %r7139, %r7142;
	mad.lo.s32 	%r7144, %r39, %r7137, %r7143;
	mad.lo.s32 	%r7145, %r40, %r7135, %r7144;
	ld.const.v4.u8 	{%rs4626, %rs4627, %rs4628, %rs4629}, [matrix+2312];
	cvt.u32.u16	%r7146, %rs4629;
	cvt.s32.s8 	%r7147, %r7146;
	cvt.u32.u16	%r7148, %rs4628;
	cvt.s32.s8 	%r7149, %r7148;
	cvt.u32.u16	%r7150, %rs4627;
	cvt.s32.s8 	%r7151, %r7150;
	cvt.u32.u16	%r7152, %rs4626;
	cvt.s32.s8 	%r7153, %r7152;
	mad.lo.s32 	%r7154, %r42, %r7153, %r7145;
	mad.lo.s32 	%r7155, %r43, %r7151, %r7154;
	mad.lo.s32 	%r7156, %r45, %r7149, %r7155;
	mad.lo.s32 	%r7157, %r46, %r7147, %r7156;
	ld.const.v4.u8 	{%rs4634, %rs4635, %rs4636, %rs4637}, [matrix+2316];
	cvt.u32.u16	%r7158, %rs4637;
	cvt.s32.s8 	%r7159, %r7158;
	cvt.u32.u16	%r7160, %rs4636;
	cvt.s32.s8 	%r7161, %r7160;
	cvt.u32.u16	%r7162, %rs4635;
	cvt.s32.s8 	%r7163, %r7162;
	cvt.u32.u16	%r7164, %rs4634;
	cvt.s32.s8 	%r7165, %r7164;
	mad.lo.s32 	%r7166, %r48, %r7165, %r7157;
	mad.lo.s32 	%r7167, %r49, %r7163, %r7166;
	mad.lo.s32 	%r7168, %r50, %r7161, %r7167;
	mad.lo.s32 	%r7169, %r51, %r7159, %r7168;
	ld.const.v4.u8 	{%rs4642, %rs4643, %rs4644, %rs4645}, [matrix+2320];
	cvt.u32.u16	%r7170, %rs4645;
	cvt.s32.s8 	%r7171, %r7170;
	cvt.u32.u16	%r7172, %rs4644;
	cvt.s32.s8 	%r7173, %r7172;
	cvt.u32.u16	%r7174, %rs4643;
	cvt.s32.s8 	%r7175, %r7174;
	cvt.u32.u16	%r7176, %rs4642;
	cvt.s32.s8 	%r7177, %r7176;
	mad.lo.s32 	%r7178, %r173, %r7177, %r7169;
	mad.lo.s32 	%r7179, %r53, %r7175, %r7178;
	mad.lo.s32 	%r7180, %r54, %r7173, %r7179;
	mad.lo.s32 	%r7181, %r55, %r7171, %r7180;
	ld.const.v4.u8 	{%rs4650, %rs4651, %rs4652, %rs4653}, [matrix+2324];
	cvt.u32.u16	%r7182, %rs4653;
	cvt.s32.s8 	%r7183, %r7182;
	cvt.u32.u16	%r7184, %rs4652;
	cvt.s32.s8 	%r7185, %r7184;
	cvt.u32.u16	%r7186, %rs4651;
	cvt.s32.s8 	%r7187, %r7186;
	cvt.u32.u16	%r7188, %rs4650;
	cvt.s32.s8 	%r7189, %r7188;
	mad.lo.s32 	%r7190, %r56, %r7189, %r7181;
	mad.lo.s32 	%r7191, %r57, %r7187, %r7190;
	mad.lo.s32 	%r7192, %r58, %r7185, %r7191;
	mad.lo.s32 	%r7193, %r59, %r7183, %r7192;
	ld.const.v4.u8 	{%rs4658, %rs4659, %rs4660, %rs4661}, [matrix+2328];
	cvt.u32.u16	%r7194, %rs4661;
	cvt.s32.s8 	%r7195, %r7194;
	cvt.u32.u16	%r7196, %rs4660;
	cvt.s32.s8 	%r7197, %r7196;
	cvt.u32.u16	%r7198, %rs4659;
	cvt.s32.s8 	%r7199, %r7198;
	cvt.u32.u16	%r7200, %rs4658;
	cvt.s32.s8 	%r7201, %r7200;
	mad.lo.s32 	%r7202, %r61, %r7201, %r7193;
	mad.lo.s32 	%r7203, %r62, %r7199, %r7202;
	mad.lo.s32 	%r7204, %r64, %r7197, %r7203;
	mad.lo.s32 	%r7205, %r65, %r7195, %r7204;
	ld.const.v4.u8 	{%rs4666, %rs4667, %rs4668, %rs4669}, [matrix+2332];
	cvt.u32.u16	%r7206, %rs4669;
	cvt.s32.s8 	%r7207, %r7206;
	cvt.u32.u16	%r7208, %rs4668;
	cvt.s32.s8 	%r7209, %r7208;
	cvt.u32.u16	%r7210, %rs4667;
	cvt.s32.s8 	%r7211, %r7210;
	cvt.u32.u16	%r7212, %rs4666;
	cvt.s32.s8 	%r7213, %r7212;
	mad.lo.s32 	%r7214, %r67, %r7213, %r7205;
	mad.lo.s32 	%r7215, %r68, %r7211, %r7214;
	mad.lo.s32 	%r7216, %r69, %r7209, %r7215;
	mad.lo.s32 	%r7217, %r70, %r7207, %r7216;
	ld.const.v4.u8 	{%rs4674, %rs4675, %rs4676, %rs4677}, [matrix+2336];
	cvt.u32.u16	%r7218, %rs4677;
	cvt.s32.s8 	%r7219, %r7218;
	cvt.u32.u16	%r7220, %rs4676;
	cvt.s32.s8 	%r7221, %r7220;
	cvt.u32.u16	%r7222, %rs4675;
	cvt.s32.s8 	%r7223, %r7222;
	cvt.u32.u16	%r7224, %rs4674;
	cvt.s32.s8 	%r7225, %r7224;
	mad.lo.s32 	%r7226, %r222, %r7225, %r7217;
	mad.lo.s32 	%r7227, %r72, %r7223, %r7226;
	mad.lo.s32 	%r7228, %r73, %r7221, %r7227;
	mad.lo.s32 	%r7229, %r74, %r7219, %r7228;
	ld.const.v4.u8 	{%rs4682, %rs4683, %rs4684, %rs4685}, [matrix+2340];
	cvt.u32.u16	%r7230, %rs4685;
	cvt.s32.s8 	%r7231, %r7230;
	cvt.u32.u16	%r7232, %rs4684;
	cvt.s32.s8 	%r7233, %r7232;
	cvt.u32.u16	%r7234, %rs4683;
	cvt.s32.s8 	%r7235, %r7234;
	cvt.u32.u16	%r7236, %rs4682;
	cvt.s32.s8 	%r7237, %r7236;
	mad.lo.s32 	%r7238, %r75, %r7237, %r7229;
	mad.lo.s32 	%r7239, %r76, %r7235, %r7238;
	mad.lo.s32 	%r7240, %r77, %r7233, %r7239;
	mad.lo.s32 	%r7241, %r78, %r7231, %r7240;
	ld.const.v4.u8 	{%rs4690, %rs4691, %rs4692, %rs4693}, [matrix+2344];
	cvt.u32.u16	%r7242, %rs4693;
	cvt.s32.s8 	%r7243, %r7242;
	cvt.u32.u16	%r7244, %rs4692;
	cvt.s32.s8 	%r7245, %r7244;
	cvt.u32.u16	%r7246, %rs4691;
	cvt.s32.s8 	%r7247, %r7246;
	cvt.u32.u16	%r7248, %rs4690;
	cvt.s32.s8 	%r7249, %r7248;
	mad.lo.s32 	%r7250, %r80, %r7249, %r7241;
	mad.lo.s32 	%r7251, %r81, %r7247, %r7250;
	mad.lo.s32 	%r7252, %r83, %r7245, %r7251;
	mad.lo.s32 	%r7253, %r84, %r7243, %r7252;
	ld.const.v4.u8 	{%rs4698, %rs4699, %rs4700, %rs4701}, [matrix+2348];
	cvt.u32.u16	%r7254, %rs4701;
	cvt.s32.s8 	%r7255, %r7254;
	cvt.u32.u16	%r7256, %rs4700;
	cvt.s32.s8 	%r7257, %r7256;
	cvt.u32.u16	%r7258, %rs4699;
	cvt.s32.s8 	%r7259, %r7258;
	cvt.u32.u16	%r7260, %rs4698;
	cvt.s32.s8 	%r7261, %r7260;
	mad.lo.s32 	%r7262, %r86, %r7261, %r7253;
	mad.lo.s32 	%r7263, %r87, %r7259, %r7262;
	mad.lo.s32 	%r7264, %r88, %r7257, %r7263;
	mad.lo.s32 	%r7265, %r89, %r7255, %r7264;
	ld.const.v4.u8 	{%rs4706, %rs4707, %rs4708, %rs4709}, [matrix+2352];
	cvt.u32.u16	%r7266, %rs4709;
	cvt.s32.s8 	%r7267, %r7266;
	cvt.u32.u16	%r7268, %rs4708;
	cvt.s32.s8 	%r7269, %r7268;
	cvt.u32.u16	%r7270, %rs4707;
	cvt.s32.s8 	%r7271, %r7270;
	cvt.u32.u16	%r7272, %rs4706;
	cvt.s32.s8 	%r7273, %r7272;
	mad.lo.s32 	%r7274, %r271, %r7273, %r7265;
	mad.lo.s32 	%r7275, %r91, %r7271, %r7274;
	mad.lo.s32 	%r7276, %r93, %r7269, %r7275;
	mad.lo.s32 	%r7277, %r94, %r7267, %r7276;
	ld.const.v4.u8 	{%rs4714, %rs4715, %rs4716, %rs4717}, [matrix+2356];
	cvt.u32.u16	%r7278, %rs4717;
	cvt.s32.s8 	%r7279, %r7278;
	cvt.u32.u16	%r7280, %rs4716;
	cvt.s32.s8 	%r7281, %r7280;
	cvt.u32.u16	%r7282, %rs4715;
	cvt.s32.s8 	%r7283, %r7282;
	cvt.u32.u16	%r7284, %rs4714;
	cvt.s32.s8 	%r7285, %r7284;
	mad.lo.s32 	%r7286, %r96, %r7285, %r7277;
	mad.lo.s32 	%r7287, %r97, %r7283, %r7286;
	mad.lo.s32 	%r7288, %r99, %r7281, %r7287;
	mad.lo.s32 	%r7289, %r100, %r7279, %r7288;
	ld.const.v4.u8 	{%rs4722, %rs4723, %rs4724, %rs4725}, [matrix+2360];
	cvt.u32.u16	%r7290, %rs4725;
	cvt.s32.s8 	%r7291, %r7290;
	cvt.u32.u16	%r7292, %rs4724;
	cvt.s32.s8 	%r7293, %r7292;
	cvt.u32.u16	%r7294, %rs4723;
	cvt.s32.s8 	%r7295, %r7294;
	cvt.u32.u16	%r7296, %rs4722;
	cvt.s32.s8 	%r7297, %r7296;
	mad.lo.s32 	%r7298, %r103, %r7297, %r7289;
	mad.lo.s32 	%r7299, %r104, %r7295, %r7298;
	mad.lo.s32 	%r7300, %r107, %r7293, %r7299;
	mad.lo.s32 	%r7301, %r108, %r7291, %r7300;
	ld.const.v4.u8 	{%rs4730, %rs4731, %rs4732, %rs4733}, [matrix+2364];
	cvt.u32.u16	%r7302, %rs4733;
	cvt.s32.s8 	%r7303, %r7302;
	cvt.u32.u16	%r7304, %rs4732;
	cvt.s32.s8 	%r7305, %r7304;
	cvt.u32.u16	%r7306, %rs4731;
	cvt.s32.s8 	%r7307, %r7306;
	cvt.u32.u16	%r7308, %rs4730;
	cvt.s32.s8 	%r7309, %r7308;
	mad.lo.s32 	%r7310, %r111, %r7309, %r7301;
	mad.lo.s32 	%r7311, %r112, %r7307, %r7310;
	mad.lo.s32 	%r7312, %r114, %r7305, %r7311;
	mad.lo.s32 	%r7313, %r115, %r7303, %r7312;
	ld.const.v4.u8 	{%rs4738, %rs4739, %rs4740, %rs4741}, [matrix+2368];
	cvt.u32.u16	%r7314, %rs4741;
	cvt.s32.s8 	%r7315, %r7314;
	cvt.u32.u16	%r7316, %rs4740;
	cvt.s32.s8 	%r7317, %r7316;
	cvt.u32.u16	%r7318, %rs4738;
	cvt.s32.s8 	%r7319, %r7318;
	cvt.u32.u16	%r7320, %rs4739;
	cvt.s32.s8 	%r7321, %r7320;
	mul.lo.s32 	%r7322, %r34, %r7321;
	mad.lo.s32 	%r7323, %r124, %r7319, %r7322;
	mad.lo.s32 	%r7324, %r35, %r7317, %r7323;
	mad.lo.s32 	%r7325, %r36, %r7315, %r7324;
	ld.const.v4.u8 	{%rs4746, %rs4747, %rs4748, %rs4749}, [matrix+2372];
	cvt.u32.u16	%r7326, %rs4749;
	cvt.s32.s8 	%r7327, %r7326;
	cvt.u32.u16	%r7328, %rs4748;
	cvt.s32.s8 	%r7329, %r7328;
	cvt.u32.u16	%r7330, %rs4747;
	cvt.s32.s8 	%r7331, %r7330;
	cvt.u32.u16	%r7332, %rs4746;
	cvt.s32.s8 	%r7333, %r7332;
	mad.lo.s32 	%r7334, %r37, %r7333, %r7325;
	mad.lo.s32 	%r7335, %r38, %r7331, %r7334;
	mad.lo.s32 	%r7336, %r39, %r7329, %r7335;
	mad.lo.s32 	%r7337, %r40, %r7327, %r7336;
	ld.const.v4.u8 	{%rs4754, %rs4755, %rs4756, %rs4757}, [matrix+2376];
	cvt.u32.u16	%r7338, %rs4757;
	cvt.s32.s8 	%r7339, %r7338;
	cvt.u32.u16	%r7340, %rs4756;
	cvt.s32.s8 	%r7341, %r7340;
	cvt.u32.u16	%r7342, %rs4755;
	cvt.s32.s8 	%r7343, %r7342;
	cvt.u32.u16	%r7344, %rs4754;
	cvt.s32.s8 	%r7345, %r7344;
	mad.lo.s32 	%r7346, %r42, %r7345, %r7337;
	mad.lo.s32 	%r7347, %r43, %r7343, %r7346;
	mad.lo.s32 	%r7348, %r45, %r7341, %r7347;
	mad.lo.s32 	%r7349, %r46, %r7339, %r7348;
	ld.const.v4.u8 	{%rs4762, %rs4763, %rs4764, %rs4765}, [matrix+2380];
	cvt.u32.u16	%r7350, %rs4765;
	cvt.s32.s8 	%r7351, %r7350;
	cvt.u32.u16	%r7352, %rs4764;
	cvt.s32.s8 	%r7353, %r7352;
	cvt.u32.u16	%r7354, %rs4763;
	cvt.s32.s8 	%r7355, %r7354;
	cvt.u32.u16	%r7356, %rs4762;
	cvt.s32.s8 	%r7357, %r7356;
	mad.lo.s32 	%r7358, %r48, %r7357, %r7349;
	mad.lo.s32 	%r7359, %r49, %r7355, %r7358;
	mad.lo.s32 	%r7360, %r50, %r7353, %r7359;
	mad.lo.s32 	%r7361, %r51, %r7351, %r7360;
	ld.const.v4.u8 	{%rs4770, %rs4771, %rs4772, %rs4773}, [matrix+2384];
	cvt.u32.u16	%r7362, %rs4773;
	cvt.s32.s8 	%r7363, %r7362;
	cvt.u32.u16	%r7364, %rs4772;
	cvt.s32.s8 	%r7365, %r7364;
	cvt.u32.u16	%r7366, %rs4771;
	cvt.s32.s8 	%r7367, %r7366;
	cvt.u32.u16	%r7368, %rs4770;
	cvt.s32.s8 	%r7369, %r7368;
	mad.lo.s32 	%r7370, %r173, %r7369, %r7361;
	mad.lo.s32 	%r7371, %r53, %r7367, %r7370;
	mad.lo.s32 	%r7372, %r54, %r7365, %r7371;
	mad.lo.s32 	%r7373, %r55, %r7363, %r7372;
	ld.const.v4.u8 	{%rs4778, %rs4779, %rs4780, %rs4781}, [matrix+2388];
	cvt.u32.u16	%r7374, %rs4781;
	cvt.s32.s8 	%r7375, %r7374;
	cvt.u32.u16	%r7376, %rs4780;
	cvt.s32.s8 	%r7377, %r7376;
	cvt.u32.u16	%r7378, %rs4779;
	cvt.s32.s8 	%r7379, %r7378;
	cvt.u32.u16	%r7380, %rs4778;
	cvt.s32.s8 	%r7381, %r7380;
	mad.lo.s32 	%r7382, %r56, %r7381, %r7373;
	mad.lo.s32 	%r7383, %r57, %r7379, %r7382;
	mad.lo.s32 	%r7384, %r58, %r7377, %r7383;
	mad.lo.s32 	%r7385, %r59, %r7375, %r7384;
	ld.const.v4.u8 	{%rs4786, %rs4787, %rs4788, %rs4789}, [matrix+2392];
	cvt.u32.u16	%r7386, %rs4789;
	cvt.s32.s8 	%r7387, %r7386;
	cvt.u32.u16	%r7388, %rs4788;
	cvt.s32.s8 	%r7389, %r7388;
	cvt.u32.u16	%r7390, %rs4787;
	cvt.s32.s8 	%r7391, %r7390;
	cvt.u32.u16	%r7392, %rs4786;
	cvt.s32.s8 	%r7393, %r7392;
	mad.lo.s32 	%r7394, %r61, %r7393, %r7385;
	mad.lo.s32 	%r7395, %r62, %r7391, %r7394;
	mad.lo.s32 	%r7396, %r64, %r7389, %r7395;
	mad.lo.s32 	%r7397, %r65, %r7387, %r7396;
	ld.const.v4.u8 	{%rs4794, %rs4795, %rs4796, %rs4797}, [matrix+2396];
	cvt.u32.u16	%r7398, %rs4797;
	cvt.s32.s8 	%r7399, %r7398;
	cvt.u32.u16	%r7400, %rs4796;
	cvt.s32.s8 	%r7401, %r7400;
	cvt.u32.u16	%r7402, %rs4795;
	cvt.s32.s8 	%r7403, %r7402;
	cvt.u32.u16	%r7404, %rs4794;
	cvt.s32.s8 	%r7405, %r7404;
	mad.lo.s32 	%r7406, %r67, %r7405, %r7397;
	mad.lo.s32 	%r7407, %r68, %r7403, %r7406;
	mad.lo.s32 	%r7408, %r69, %r7401, %r7407;
	mad.lo.s32 	%r7409, %r70, %r7399, %r7408;
	ld.const.v4.u8 	{%rs4802, %rs4803, %rs4804, %rs4805}, [matrix+2400];
	cvt.u32.u16	%r7410, %rs4805;
	cvt.s32.s8 	%r7411, %r7410;
	cvt.u32.u16	%r7412, %rs4804;
	cvt.s32.s8 	%r7413, %r7412;
	cvt.u32.u16	%r7414, %rs4803;
	cvt.s32.s8 	%r7415, %r7414;
	cvt.u32.u16	%r7416, %rs4802;
	cvt.s32.s8 	%r7417, %r7416;
	mad.lo.s32 	%r7418, %r222, %r7417, %r7409;
	mad.lo.s32 	%r7419, %r72, %r7415, %r7418;
	mad.lo.s32 	%r7420, %r73, %r7413, %r7419;
	mad.lo.s32 	%r7421, %r74, %r7411, %r7420;
	ld.const.v4.u8 	{%rs4810, %rs4811, %rs4812, %rs4813}, [matrix+2404];
	cvt.u32.u16	%r7422, %rs4813;
	cvt.s32.s8 	%r7423, %r7422;
	cvt.u32.u16	%r7424, %rs4812;
	cvt.s32.s8 	%r7425, %r7424;
	cvt.u32.u16	%r7426, %rs4811;
	cvt.s32.s8 	%r7427, %r7426;
	cvt.u32.u16	%r7428, %rs4810;
	cvt.s32.s8 	%r7429, %r7428;
	mad.lo.s32 	%r7430, %r75, %r7429, %r7421;
	mad.lo.s32 	%r7431, %r76, %r7427, %r7430;
	mad.lo.s32 	%r7432, %r77, %r7425, %r7431;
	mad.lo.s32 	%r7433, %r78, %r7423, %r7432;
	ld.const.v4.u8 	{%rs4818, %rs4819, %rs4820, %rs4821}, [matrix+2408];
	cvt.u32.u16	%r7434, %rs4821;
	cvt.s32.s8 	%r7435, %r7434;
	cvt.u32.u16	%r7436, %rs4820;
	cvt.s32.s8 	%r7437, %r7436;
	cvt.u32.u16	%r7438, %rs4819;
	cvt.s32.s8 	%r7439, %r7438;
	cvt.u32.u16	%r7440, %rs4818;
	cvt.s32.s8 	%r7441, %r7440;
	mad.lo.s32 	%r7442, %r80, %r7441, %r7433;
	mad.lo.s32 	%r7443, %r81, %r7439, %r7442;
	mad.lo.s32 	%r7444, %r83, %r7437, %r7443;
	mad.lo.s32 	%r7445, %r84, %r7435, %r7444;
	ld.const.v4.u8 	{%rs4826, %rs4827, %rs4828, %rs4829}, [matrix+2412];
	cvt.u32.u16	%r7446, %rs4829;
	cvt.s32.s8 	%r7447, %r7446;
	cvt.u32.u16	%r7448, %rs4828;
	cvt.s32.s8 	%r7449, %r7448;
	cvt.u32.u16	%r7450, %rs4827;
	cvt.s32.s8 	%r7451, %r7450;
	cvt.u32.u16	%r7452, %rs4826;
	cvt.s32.s8 	%r7453, %r7452;
	mad.lo.s32 	%r7454, %r86, %r7453, %r7445;
	mad.lo.s32 	%r7455, %r87, %r7451, %r7454;
	mad.lo.s32 	%r7456, %r88, %r7449, %r7455;
	mad.lo.s32 	%r7457, %r89, %r7447, %r7456;
	ld.const.v4.u8 	{%rs4834, %rs4835, %rs4836, %rs4837}, [matrix+2416];
	cvt.u32.u16	%r7458, %rs4837;
	cvt.s32.s8 	%r7459, %r7458;
	cvt.u32.u16	%r7460, %rs4836;
	cvt.s32.s8 	%r7461, %r7460;
	cvt.u32.u16	%r7462, %rs4835;
	cvt.s32.s8 	%r7463, %r7462;
	cvt.u32.u16	%r7464, %rs4834;
	cvt.s32.s8 	%r7465, %r7464;
	mad.lo.s32 	%r7466, %r271, %r7465, %r7457;
	mad.lo.s32 	%r7467, %r91, %r7463, %r7466;
	mad.lo.s32 	%r7468, %r93, %r7461, %r7467;
	mad.lo.s32 	%r7469, %r94, %r7459, %r7468;
	ld.const.v4.u8 	{%rs4842, %rs4843, %rs4844, %rs4845}, [matrix+2420];
	cvt.u32.u16	%r7470, %rs4845;
	cvt.s32.s8 	%r7471, %r7470;
	cvt.u32.u16	%r7472, %rs4844;
	cvt.s32.s8 	%r7473, %r7472;
	cvt.u32.u16	%r7474, %rs4843;
	cvt.s32.s8 	%r7475, %r7474;
	cvt.u32.u16	%r7476, %rs4842;
	cvt.s32.s8 	%r7477, %r7476;
	mad.lo.s32 	%r7478, %r96, %r7477, %r7469;
	mad.lo.s32 	%r7479, %r97, %r7475, %r7478;
	mad.lo.s32 	%r7480, %r99, %r7473, %r7479;
	mad.lo.s32 	%r7481, %r100, %r7471, %r7480;
	ld.const.v4.u8 	{%rs4850, %rs4851, %rs4852, %rs4853}, [matrix+2424];
	cvt.u32.u16	%r7482, %rs4853;
	cvt.s32.s8 	%r7483, %r7482;
	cvt.u32.u16	%r7484, %rs4852;
	cvt.s32.s8 	%r7485, %r7484;
	cvt.u32.u16	%r7486, %rs4851;
	cvt.s32.s8 	%r7487, %r7486;
	cvt.u32.u16	%r7488, %rs4850;
	cvt.s32.s8 	%r7489, %r7488;
	mad.lo.s32 	%r7490, %r103, %r7489, %r7481;
	mad.lo.s32 	%r7491, %r104, %r7487, %r7490;
	mad.lo.s32 	%r7492, %r107, %r7485, %r7491;
	mad.lo.s32 	%r7493, %r108, %r7483, %r7492;
	ld.const.v4.u8 	{%rs4858, %rs4859, %rs4860, %rs4861}, [matrix+2428];
	cvt.u32.u16	%r7494, %rs4861;
	cvt.s32.s8 	%r7495, %r7494;
	cvt.u32.u16	%r7496, %rs4860;
	cvt.s32.s8 	%r7497, %r7496;
	cvt.u32.u16	%r7498, %rs4859;
	cvt.s32.s8 	%r7499, %r7498;
	cvt.u32.u16	%r7500, %rs4858;
	cvt.s32.s8 	%r7501, %r7500;
	mad.lo.s32 	%r7502, %r111, %r7501, %r7493;
	mad.lo.s32 	%r7503, %r112, %r7499, %r7502;
	mad.lo.s32 	%r7504, %r114, %r7497, %r7503;
	mad.lo.s32 	%r7505, %r115, %r7495, %r7504;
	shr.u32 	%r7506, %r7313, 6;
	and.b32  	%r7507, %r7506, 240;
	shr.u32 	%r7508, %r7505, 10;
	or.b32  	%r7509, %r7508, %r7507;
	xor.b32  	%r7510, %r27, %r7509;
	cvt.u64.u32	%rd394, %r7510;
	ld.const.v4.u8 	{%rs4866, %rs4867, %rs4868, %rs4869}, [matrix+2432];
	cvt.u32.u16	%r7511, %rs4869;
	cvt.s32.s8 	%r7512, %r7511;
	cvt.u32.u16	%r7513, %rs4868;
	cvt.s32.s8 	%r7514, %r7513;
	cvt.u32.u16	%r7515, %rs4866;
	cvt.s32.s8 	%r7516, %r7515;
	cvt.u32.u16	%r7517, %rs4867;
	cvt.s32.s8 	%r7518, %r7517;
	mul.lo.s32 	%r7519, %r34, %r7518;
	mad.lo.s32 	%r7520, %r124, %r7516, %r7519;
	mad.lo.s32 	%r7521, %r35, %r7514, %r7520;
	mad.lo.s32 	%r7522, %r36, %r7512, %r7521;
	ld.const.v4.u8 	{%rs4874, %rs4875, %rs4876, %rs4877}, [matrix+2436];
	cvt.u32.u16	%r7523, %rs4877;
	cvt.s32.s8 	%r7524, %r7523;
	cvt.u32.u16	%r7525, %rs4876;
	cvt.s32.s8 	%r7526, %r7525;
	cvt.u32.u16	%r7527, %rs4875;
	cvt.s32.s8 	%r7528, %r7527;
	cvt.u32.u16	%r7529, %rs4874;
	cvt.s32.s8 	%r7530, %r7529;
	mad.lo.s32 	%r7531, %r37, %r7530, %r7522;
	mad.lo.s32 	%r7532, %r38, %r7528, %r7531;
	mad.lo.s32 	%r7533, %r39, %r7526, %r7532;
	mad.lo.s32 	%r7534, %r40, %r7524, %r7533;
	ld.const.v4.u8 	{%rs4882, %rs4883, %rs4884, %rs4885}, [matrix+2440];
	cvt.u32.u16	%r7535, %rs4885;
	cvt.s32.s8 	%r7536, %r7535;
	cvt.u32.u16	%r7537, %rs4884;
	cvt.s32.s8 	%r7538, %r7537;
	cvt.u32.u16	%r7539, %rs4883;
	cvt.s32.s8 	%r7540, %r7539;
	cvt.u32.u16	%r7541, %rs4882;
	cvt.s32.s8 	%r7542, %r7541;
	mad.lo.s32 	%r7543, %r42, %r7542, %r7534;
	mad.lo.s32 	%r7544, %r43, %r7540, %r7543;
	mad.lo.s32 	%r7545, %r45, %r7538, %r7544;
	mad.lo.s32 	%r7546, %r46, %r7536, %r7545;
	ld.const.v4.u8 	{%rs4890, %rs4891, %rs4892, %rs4893}, [matrix+2444];
	cvt.u32.u16	%r7547, %rs4893;
	cvt.s32.s8 	%r7548, %r7547;
	cvt.u32.u16	%r7549, %rs4892;
	cvt.s32.s8 	%r7550, %r7549;
	cvt.u32.u16	%r7551, %rs4891;
	cvt.s32.s8 	%r7552, %r7551;
	cvt.u32.u16	%r7553, %rs4890;
	cvt.s32.s8 	%r7554, %r7553;
	mad.lo.s32 	%r7555, %r48, %r7554, %r7546;
	mad.lo.s32 	%r7556, %r49, %r7552, %r7555;
	mad.lo.s32 	%r7557, %r50, %r7550, %r7556;
	mad.lo.s32 	%r7558, %r51, %r7548, %r7557;
	ld.const.v4.u8 	{%rs4898, %rs4899, %rs4900, %rs4901}, [matrix+2448];
	cvt.u32.u16	%r7559, %rs4901;
	cvt.s32.s8 	%r7560, %r7559;
	cvt.u32.u16	%r7561, %rs4900;
	cvt.s32.s8 	%r7562, %r7561;
	cvt.u32.u16	%r7563, %rs4899;
	cvt.s32.s8 	%r7564, %r7563;
	cvt.u32.u16	%r7565, %rs4898;
	cvt.s32.s8 	%r7566, %r7565;
	mad.lo.s32 	%r7567, %r173, %r7566, %r7558;
	mad.lo.s32 	%r7568, %r53, %r7564, %r7567;
	mad.lo.s32 	%r7569, %r54, %r7562, %r7568;
	mad.lo.s32 	%r7570, %r55, %r7560, %r7569;
	ld.const.v4.u8 	{%rs4906, %rs4907, %rs4908, %rs4909}, [matrix+2452];
	cvt.u32.u16	%r7571, %rs4909;
	cvt.s32.s8 	%r7572, %r7571;
	cvt.u32.u16	%r7573, %rs4908;
	cvt.s32.s8 	%r7574, %r7573;
	cvt.u32.u16	%r7575, %rs4907;
	cvt.s32.s8 	%r7576, %r7575;
	cvt.u32.u16	%r7577, %rs4906;
	cvt.s32.s8 	%r7578, %r7577;
	mad.lo.s32 	%r7579, %r56, %r7578, %r7570;
	mad.lo.s32 	%r7580, %r57, %r7576, %r7579;
	mad.lo.s32 	%r7581, %r58, %r7574, %r7580;
	mad.lo.s32 	%r7582, %r59, %r7572, %r7581;
	ld.const.v4.u8 	{%rs4914, %rs4915, %rs4916, %rs4917}, [matrix+2456];
	cvt.u32.u16	%r7583, %rs4917;
	cvt.s32.s8 	%r7584, %r7583;
	cvt.u32.u16	%r7585, %rs4916;
	cvt.s32.s8 	%r7586, %r7585;
	cvt.u32.u16	%r7587, %rs4915;
	cvt.s32.s8 	%r7588, %r7587;
	cvt.u32.u16	%r7589, %rs4914;
	cvt.s32.s8 	%r7590, %r7589;
	mad.lo.s32 	%r7591, %r61, %r7590, %r7582;
	mad.lo.s32 	%r7592, %r62, %r7588, %r7591;
	mad.lo.s32 	%r7593, %r64, %r7586, %r7592;
	mad.lo.s32 	%r7594, %r65, %r7584, %r7593;
	ld.const.v4.u8 	{%rs4922, %rs4923, %rs4924, %rs4925}, [matrix+2460];
	cvt.u32.u16	%r7595, %rs4925;
	cvt.s32.s8 	%r7596, %r7595;
	cvt.u32.u16	%r7597, %rs4924;
	cvt.s32.s8 	%r7598, %r7597;
	cvt.u32.u16	%r7599, %rs4923;
	cvt.s32.s8 	%r7600, %r7599;
	cvt.u32.u16	%r7601, %rs4922;
	cvt.s32.s8 	%r7602, %r7601;
	mad.lo.s32 	%r7603, %r67, %r7602, %r7594;
	mad.lo.s32 	%r7604, %r68, %r7600, %r7603;
	mad.lo.s32 	%r7605, %r69, %r7598, %r7604;
	mad.lo.s32 	%r7606, %r70, %r7596, %r7605;
	ld.const.v4.u8 	{%rs4930, %rs4931, %rs4932, %rs4933}, [matrix+2464];
	cvt.u32.u16	%r7607, %rs4933;
	cvt.s32.s8 	%r7608, %r7607;
	cvt.u32.u16	%r7609, %rs4932;
	cvt.s32.s8 	%r7610, %r7609;
	cvt.u32.u16	%r7611, %rs4931;
	cvt.s32.s8 	%r7612, %r7611;
	cvt.u32.u16	%r7613, %rs4930;
	cvt.s32.s8 	%r7614, %r7613;
	mad.lo.s32 	%r7615, %r222, %r7614, %r7606;
	mad.lo.s32 	%r7616, %r72, %r7612, %r7615;
	mad.lo.s32 	%r7617, %r73, %r7610, %r7616;
	mad.lo.s32 	%r7618, %r74, %r7608, %r7617;
	ld.const.v4.u8 	{%rs4938, %rs4939, %rs4940, %rs4941}, [matrix+2468];
	cvt.u32.u16	%r7619, %rs4941;
	cvt.s32.s8 	%r7620, %r7619;
	cvt.u32.u16	%r7621, %rs4940;
	cvt.s32.s8 	%r7622, %r7621;
	cvt.u32.u16	%r7623, %rs4939;
	cvt.s32.s8 	%r7624, %r7623;
	cvt.u32.u16	%r7625, %rs4938;
	cvt.s32.s8 	%r7626, %r7625;
	mad.lo.s32 	%r7627, %r75, %r7626, %r7618;
	mad.lo.s32 	%r7628, %r76, %r7624, %r7627;
	mad.lo.s32 	%r7629, %r77, %r7622, %r7628;
	mad.lo.s32 	%r7630, %r78, %r7620, %r7629;
	ld.const.v4.u8 	{%rs4946, %rs4947, %rs4948, %rs4949}, [matrix+2472];
	cvt.u32.u16	%r7631, %rs4949;
	cvt.s32.s8 	%r7632, %r7631;
	cvt.u32.u16	%r7633, %rs4948;
	cvt.s32.s8 	%r7634, %r7633;
	cvt.u32.u16	%r7635, %rs4947;
	cvt.s32.s8 	%r7636, %r7635;
	cvt.u32.u16	%r7637, %rs4946;
	cvt.s32.s8 	%r7638, %r7637;
	mad.lo.s32 	%r7639, %r80, %r7638, %r7630;
	mad.lo.s32 	%r7640, %r81, %r7636, %r7639;
	mad.lo.s32 	%r7641, %r83, %r7634, %r7640;
	mad.lo.s32 	%r7642, %r84, %r7632, %r7641;
	ld.const.v4.u8 	{%rs4954, %rs4955, %rs4956, %rs4957}, [matrix+2476];
	cvt.u32.u16	%r7643, %rs4957;
	cvt.s32.s8 	%r7644, %r7643;
	cvt.u32.u16	%r7645, %rs4956;
	cvt.s32.s8 	%r7646, %r7645;
	cvt.u32.u16	%r7647, %rs4955;
	cvt.s32.s8 	%r7648, %r7647;
	cvt.u32.u16	%r7649, %rs4954;
	cvt.s32.s8 	%r7650, %r7649;
	mad.lo.s32 	%r7651, %r86, %r7650, %r7642;
	mad.lo.s32 	%r7652, %r87, %r7648, %r7651;
	mad.lo.s32 	%r7653, %r88, %r7646, %r7652;
	mad.lo.s32 	%r7654, %r89, %r7644, %r7653;
	ld.const.v4.u8 	{%rs4962, %rs4963, %rs4964, %rs4965}, [matrix+2480];
	cvt.u32.u16	%r7655, %rs4965;
	cvt.s32.s8 	%r7656, %r7655;
	cvt.u32.u16	%r7657, %rs4964;
	cvt.s32.s8 	%r7658, %r7657;
	cvt.u32.u16	%r7659, %rs4963;
	cvt.s32.s8 	%r7660, %r7659;
	cvt.u32.u16	%r7661, %rs4962;
	cvt.s32.s8 	%r7662, %r7661;
	mad.lo.s32 	%r7663, %r271, %r7662, %r7654;
	mad.lo.s32 	%r7664, %r91, %r7660, %r7663;
	mad.lo.s32 	%r7665, %r93, %r7658, %r7664;
	mad.lo.s32 	%r7666, %r94, %r7656, %r7665;
	ld.const.v4.u8 	{%rs4970, %rs4971, %rs4972, %rs4973}, [matrix+2484];
	cvt.u32.u16	%r7667, %rs4973;
	cvt.s32.s8 	%r7668, %r7667;
	cvt.u32.u16	%r7669, %rs4972;
	cvt.s32.s8 	%r7670, %r7669;
	cvt.u32.u16	%r7671, %rs4971;
	cvt.s32.s8 	%r7672, %r7671;
	cvt.u32.u16	%r7673, %rs4970;
	cvt.s32.s8 	%r7674, %r7673;
	mad.lo.s32 	%r7675, %r96, %r7674, %r7666;
	mad.lo.s32 	%r7676, %r97, %r7672, %r7675;
	mad.lo.s32 	%r7677, %r99, %r7670, %r7676;
	mad.lo.s32 	%r7678, %r100, %r7668, %r7677;
	ld.const.v4.u8 	{%rs4978, %rs4979, %rs4980, %rs4981}, [matrix+2488];
	cvt.u32.u16	%r7679, %rs4981;
	cvt.s32.s8 	%r7680, %r7679;
	cvt.u32.u16	%r7681, %rs4980;
	cvt.s32.s8 	%r7682, %r7681;
	cvt.u32.u16	%r7683, %rs4979;
	cvt.s32.s8 	%r7684, %r7683;
	cvt.u32.u16	%r7685, %rs4978;
	cvt.s32.s8 	%r7686, %r7685;
	mad.lo.s32 	%r7687, %r103, %r7686, %r7678;
	mad.lo.s32 	%r7688, %r104, %r7684, %r7687;
	mad.lo.s32 	%r7689, %r107, %r7682, %r7688;
	mad.lo.s32 	%r7690, %r108, %r7680, %r7689;
	ld.const.v4.u8 	{%rs4986, %rs4987, %rs4988, %rs4989}, [matrix+2492];
	cvt.u32.u16	%r7691, %rs4989;
	cvt.s32.s8 	%r7692, %r7691;
	cvt.u32.u16	%r7693, %rs4988;
	cvt.s32.s8 	%r7694, %r7693;
	cvt.u32.u16	%r7695, %rs4987;
	cvt.s32.s8 	%r7696, %r7695;
	cvt.u32.u16	%r7697, %rs4986;
	cvt.s32.s8 	%r7698, %r7697;
	mad.lo.s32 	%r7699, %r111, %r7698, %r7690;
	mad.lo.s32 	%r7700, %r112, %r7696, %r7699;
	mad.lo.s32 	%r7701, %r114, %r7694, %r7700;
	mad.lo.s32 	%r7702, %r115, %r7692, %r7701;
	ld.const.v4.u8 	{%rs4994, %rs4995, %rs4996, %rs4997}, [matrix+2496];
	cvt.u32.u16	%r7703, %rs4997;
	cvt.s32.s8 	%r7704, %r7703;
	cvt.u32.u16	%r7705, %rs4996;
	cvt.s32.s8 	%r7706, %r7705;
	cvt.u32.u16	%r7707, %rs4994;
	cvt.s32.s8 	%r7708, %r7707;
	cvt.u32.u16	%r7709, %rs4995;
	cvt.s32.s8 	%r7710, %r7709;
	mul.lo.s32 	%r7711, %r34, %r7710;
	mad.lo.s32 	%r7712, %r124, %r7708, %r7711;
	mad.lo.s32 	%r7713, %r35, %r7706, %r7712;
	mad.lo.s32 	%r7714, %r36, %r7704, %r7713;
	ld.const.v4.u8 	{%rs5002, %rs5003, %rs5004, %rs5005}, [matrix+2500];
	cvt.u32.u16	%r7715, %rs5005;
	cvt.s32.s8 	%r7716, %r7715;
	cvt.u32.u16	%r7717, %rs5004;
	cvt.s32.s8 	%r7718, %r7717;
	cvt.u32.u16	%r7719, %rs5003;
	cvt.s32.s8 	%r7720, %r7719;
	cvt.u32.u16	%r7721, %rs5002;
	cvt.s32.s8 	%r7722, %r7721;
	mad.lo.s32 	%r7723, %r37, %r7722, %r7714;
	mad.lo.s32 	%r7724, %r38, %r7720, %r7723;
	mad.lo.s32 	%r7725, %r39, %r7718, %r7724;
	mad.lo.s32 	%r7726, %r40, %r7716, %r7725;
	ld.const.v4.u8 	{%rs5010, %rs5011, %rs5012, %rs5013}, [matrix+2504];
	cvt.u32.u16	%r7727, %rs5013;
	cvt.s32.s8 	%r7728, %r7727;
	cvt.u32.u16	%r7729, %rs5012;
	cvt.s32.s8 	%r7730, %r7729;
	cvt.u32.u16	%r7731, %rs5011;
	cvt.s32.s8 	%r7732, %r7731;
	cvt.u32.u16	%r7733, %rs5010;
	cvt.s32.s8 	%r7734, %r7733;
	mad.lo.s32 	%r7735, %r42, %r7734, %r7726;
	mad.lo.s32 	%r7736, %r43, %r7732, %r7735;
	mad.lo.s32 	%r7737, %r45, %r7730, %r7736;
	mad.lo.s32 	%r7738, %r46, %r7728, %r7737;
	ld.const.v4.u8 	{%rs5018, %rs5019, %rs5020, %rs5021}, [matrix+2508];
	cvt.u32.u16	%r7739, %rs5021;
	cvt.s32.s8 	%r7740, %r7739;
	cvt.u32.u16	%r7741, %rs5020;
	cvt.s32.s8 	%r7742, %r7741;
	cvt.u32.u16	%r7743, %rs5019;
	cvt.s32.s8 	%r7744, %r7743;
	cvt.u32.u16	%r7745, %rs5018;
	cvt.s32.s8 	%r7746, %r7745;
	mad.lo.s32 	%r7747, %r48, %r7746, %r7738;
	mad.lo.s32 	%r7748, %r49, %r7744, %r7747;
	mad.lo.s32 	%r7749, %r50, %r7742, %r7748;
	mad.lo.s32 	%r7750, %r51, %r7740, %r7749;
	ld.const.v4.u8 	{%rs5026, %rs5027, %rs5028, %rs5029}, [matrix+2512];
	cvt.u32.u16	%r7751, %rs5029;
	cvt.s32.s8 	%r7752, %r7751;
	cvt.u32.u16	%r7753, %rs5028;
	cvt.s32.s8 	%r7754, %r7753;
	cvt.u32.u16	%r7755, %rs5027;
	cvt.s32.s8 	%r7756, %r7755;
	cvt.u32.u16	%r7757, %rs5026;
	cvt.s32.s8 	%r7758, %r7757;
	mad.lo.s32 	%r7759, %r173, %r7758, %r7750;
	mad.lo.s32 	%r7760, %r53, %r7756, %r7759;
	mad.lo.s32 	%r7761, %r54, %r7754, %r7760;
	mad.lo.s32 	%r7762, %r55, %r7752, %r7761;
	ld.const.v4.u8 	{%rs5034, %rs5035, %rs5036, %rs5037}, [matrix+2516];
	cvt.u32.u16	%r7763, %rs5037;
	cvt.s32.s8 	%r7764, %r7763;
	cvt.u32.u16	%r7765, %rs5036;
	cvt.s32.s8 	%r7766, %r7765;
	cvt.u32.u16	%r7767, %rs5035;
	cvt.s32.s8 	%r7768, %r7767;
	cvt.u32.u16	%r7769, %rs5034;
	cvt.s32.s8 	%r7770, %r7769;
	mad.lo.s32 	%r7771, %r56, %r7770, %r7762;
	mad.lo.s32 	%r7772, %r57, %r7768, %r7771;
	mad.lo.s32 	%r7773, %r58, %r7766, %r7772;
	mad.lo.s32 	%r7774, %r59, %r7764, %r7773;
	ld.const.v4.u8 	{%rs5042, %rs5043, %rs5044, %rs5045}, [matrix+2520];
	cvt.u32.u16	%r7775, %rs5045;
	cvt.s32.s8 	%r7776, %r7775;
	cvt.u32.u16	%r7777, %rs5044;
	cvt.s32.s8 	%r7778, %r7777;
	cvt.u32.u16	%r7779, %rs5043;
	cvt.s32.s8 	%r7780, %r7779;
	cvt.u32.u16	%r7781, %rs5042;
	cvt.s32.s8 	%r7782, %r7781;
	mad.lo.s32 	%r7783, %r61, %r7782, %r7774;
	mad.lo.s32 	%r7784, %r62, %r7780, %r7783;
	mad.lo.s32 	%r7785, %r64, %r7778, %r7784;
	mad.lo.s32 	%r7786, %r65, %r7776, %r7785;
	ld.const.v4.u8 	{%rs5050, %rs5051, %rs5052, %rs5053}, [matrix+2524];
	cvt.u32.u16	%r7787, %rs5053;
	cvt.s32.s8 	%r7788, %r7787;
	cvt.u32.u16	%r7789, %rs5052;
	cvt.s32.s8 	%r7790, %r7789;
	cvt.u32.u16	%r7791, %rs5051;
	cvt.s32.s8 	%r7792, %r7791;
	cvt.u32.u16	%r7793, %rs5050;
	cvt.s32.s8 	%r7794, %r7793;
	mad.lo.s32 	%r7795, %r67, %r7794, %r7786;
	mad.lo.s32 	%r7796, %r68, %r7792, %r7795;
	mad.lo.s32 	%r7797, %r69, %r7790, %r7796;
	mad.lo.s32 	%r7798, %r70, %r7788, %r7797;
	ld.const.v4.u8 	{%rs5058, %rs5059, %rs5060, %rs5061}, [matrix+2528];
	cvt.u32.u16	%r7799, %rs5061;
	cvt.s32.s8 	%r7800, %r7799;
	cvt.u32.u16	%r7801, %rs5060;
	cvt.s32.s8 	%r7802, %r7801;
	cvt.u32.u16	%r7803, %rs5059;
	cvt.s32.s8 	%r7804, %r7803;
	cvt.u32.u16	%r7805, %rs5058;
	cvt.s32.s8 	%r7806, %r7805;
	mad.lo.s32 	%r7807, %r222, %r7806, %r7798;
	mad.lo.s32 	%r7808, %r72, %r7804, %r7807;
	mad.lo.s32 	%r7809, %r73, %r7802, %r7808;
	mad.lo.s32 	%r7810, %r74, %r7800, %r7809;
	ld.const.v4.u8 	{%rs5066, %rs5067, %rs5068, %rs5069}, [matrix+2532];
	cvt.u32.u16	%r7811, %rs5069;
	cvt.s32.s8 	%r7812, %r7811;
	cvt.u32.u16	%r7813, %rs5068;
	cvt.s32.s8 	%r7814, %r7813;
	cvt.u32.u16	%r7815, %rs5067;
	cvt.s32.s8 	%r7816, %r7815;
	cvt.u32.u16	%r7817, %rs5066;
	cvt.s32.s8 	%r7818, %r7817;
	mad.lo.s32 	%r7819, %r75, %r7818, %r7810;
	mad.lo.s32 	%r7820, %r76, %r7816, %r7819;
	mad.lo.s32 	%r7821, %r77, %r7814, %r7820;
	mad.lo.s32 	%r7822, %r78, %r7812, %r7821;
	ld.const.v4.u8 	{%rs5074, %rs5075, %rs5076, %rs5077}, [matrix+2536];
	cvt.u32.u16	%r7823, %rs5077;
	cvt.s32.s8 	%r7824, %r7823;
	cvt.u32.u16	%r7825, %rs5076;
	cvt.s32.s8 	%r7826, %r7825;
	cvt.u32.u16	%r7827, %rs5075;
	cvt.s32.s8 	%r7828, %r7827;
	cvt.u32.u16	%r7829, %rs5074;
	cvt.s32.s8 	%r7830, %r7829;
	mad.lo.s32 	%r7831, %r80, %r7830, %r7822;
	mad.lo.s32 	%r7832, %r81, %r7828, %r7831;
	mad.lo.s32 	%r7833, %r83, %r7826, %r7832;
	mad.lo.s32 	%r7834, %r84, %r7824, %r7833;
	ld.const.v4.u8 	{%rs5082, %rs5083, %rs5084, %rs5085}, [matrix+2540];
	cvt.u32.u16	%r7835, %rs5085;
	cvt.s32.s8 	%r7836, %r7835;
	cvt.u32.u16	%r7837, %rs5084;
	cvt.s32.s8 	%r7838, %r7837;
	cvt.u32.u16	%r7839, %rs5083;
	cvt.s32.s8 	%r7840, %r7839;
	cvt.u32.u16	%r7841, %rs5082;
	cvt.s32.s8 	%r7842, %r7841;
	mad.lo.s32 	%r7843, %r86, %r7842, %r7834;
	mad.lo.s32 	%r7844, %r87, %r7840, %r7843;
	mad.lo.s32 	%r7845, %r88, %r7838, %r7844;
	mad.lo.s32 	%r7846, %r89, %r7836, %r7845;
	ld.const.v4.u8 	{%rs5090, %rs5091, %rs5092, %rs5093}, [matrix+2544];
	cvt.u32.u16	%r7847, %rs5093;
	cvt.s32.s8 	%r7848, %r7847;
	cvt.u32.u16	%r7849, %rs5092;
	cvt.s32.s8 	%r7850, %r7849;
	cvt.u32.u16	%r7851, %rs5091;
	cvt.s32.s8 	%r7852, %r7851;
	cvt.u32.u16	%r7853, %rs5090;
	cvt.s32.s8 	%r7854, %r7853;
	mad.lo.s32 	%r7855, %r271, %r7854, %r7846;
	mad.lo.s32 	%r7856, %r91, %r7852, %r7855;
	mad.lo.s32 	%r7857, %r93, %r7850, %r7856;
	mad.lo.s32 	%r7858, %r94, %r7848, %r7857;
	ld.const.v4.u8 	{%rs5098, %rs5099, %rs5100, %rs5101}, [matrix+2548];
	cvt.u32.u16	%r7859, %rs5101;
	cvt.s32.s8 	%r7860, %r7859;
	cvt.u32.u16	%r7861, %rs5100;
	cvt.s32.s8 	%r7862, %r7861;
	cvt.u32.u16	%r7863, %rs5099;
	cvt.s32.s8 	%r7864, %r7863;
	cvt.u32.u16	%r7865, %rs5098;
	cvt.s32.s8 	%r7866, %r7865;
	mad.lo.s32 	%r7867, %r96, %r7866, %r7858;
	mad.lo.s32 	%r7868, %r97, %r7864, %r7867;
	mad.lo.s32 	%r7869, %r99, %r7862, %r7868;
	mad.lo.s32 	%r7870, %r100, %r7860, %r7869;
	ld.const.v4.u8 	{%rs5106, %rs5107, %rs5108, %rs5109}, [matrix+2552];
	cvt.u32.u16	%r7871, %rs5109;
	cvt.s32.s8 	%r7872, %r7871;
	cvt.u32.u16	%r7873, %rs5108;
	cvt.s32.s8 	%r7874, %r7873;
	cvt.u32.u16	%r7875, %rs5107;
	cvt.s32.s8 	%r7876, %r7875;
	cvt.u32.u16	%r7877, %rs5106;
	cvt.s32.s8 	%r7878, %r7877;
	mad.lo.s32 	%r7879, %r103, %r7878, %r7870;
	mad.lo.s32 	%r7880, %r104, %r7876, %r7879;
	mad.lo.s32 	%r7881, %r107, %r7874, %r7880;
	mad.lo.s32 	%r7882, %r108, %r7872, %r7881;
	ld.const.v4.u8 	{%rs5114, %rs5115, %rs5116, %rs5117}, [matrix+2556];
	cvt.u32.u16	%r7883, %rs5117;
	cvt.s32.s8 	%r7884, %r7883;
	cvt.u32.u16	%r7885, %rs5116;
	cvt.s32.s8 	%r7886, %r7885;
	cvt.u32.u16	%r7887, %rs5115;
	cvt.s32.s8 	%r7888, %r7887;
	cvt.u32.u16	%r7889, %rs5114;
	cvt.s32.s8 	%r7890, %r7889;
	mad.lo.s32 	%r7891, %r111, %r7890, %r7882;
	mad.lo.s32 	%r7892, %r112, %r7888, %r7891;
	mad.lo.s32 	%r7893, %r114, %r7886, %r7892;
	mad.lo.s32 	%r7894, %r115, %r7884, %r7893;
	shr.u32 	%r7895, %r7702, 6;
	and.b32  	%r7896, %r7895, 240;
	shr.u32 	%r7897, %r7894, 10;
	or.b32  	%r7898, %r7897, %r7896;
	xor.b32  	%r7899, %r28, %r7898;
	cvt.u64.u32	%rd395, %r7899;
	ld.const.v4.u8 	{%rs5122, %rs5123, %rs5124, %rs5125}, [matrix+2560];
	cvt.u32.u16	%r7900, %rs5125;
	cvt.s32.s8 	%r7901, %r7900;
	cvt.u32.u16	%r7902, %rs5124;
	cvt.s32.s8 	%r7903, %r7902;
	cvt.u32.u16	%r7904, %rs5122;
	cvt.s32.s8 	%r7905, %r7904;
	cvt.u32.u16	%r7906, %rs5123;
	cvt.s32.s8 	%r7907, %r7906;
	mul.lo.s32 	%r7908, %r34, %r7907;
	mad.lo.s32 	%r7909, %r124, %r7905, %r7908;
	mad.lo.s32 	%r7910, %r35, %r7903, %r7909;
	mad.lo.s32 	%r7911, %r36, %r7901, %r7910;
	ld.const.v4.u8 	{%rs5130, %rs5131, %rs5132, %rs5133}, [matrix+2564];
	cvt.u32.u16	%r7912, %rs5133;
	cvt.s32.s8 	%r7913, %r7912;
	cvt.u32.u16	%r7914, %rs5132;
	cvt.s32.s8 	%r7915, %r7914;
	cvt.u32.u16	%r7916, %rs5131;
	cvt.s32.s8 	%r7917, %r7916;
	cvt.u32.u16	%r7918, %rs5130;
	cvt.s32.s8 	%r7919, %r7918;
	mad.lo.s32 	%r7920, %r37, %r7919, %r7911;
	mad.lo.s32 	%r7921, %r38, %r7917, %r7920;
	mad.lo.s32 	%r7922, %r39, %r7915, %r7921;
	mad.lo.s32 	%r7923, %r40, %r7913, %r7922;
	ld.const.v4.u8 	{%rs5138, %rs5139, %rs5140, %rs5141}, [matrix+2568];
	cvt.u32.u16	%r7924, %rs5141;
	cvt.s32.s8 	%r7925, %r7924;
	cvt.u32.u16	%r7926, %rs5140;
	cvt.s32.s8 	%r7927, %r7926;
	cvt.u32.u16	%r7928, %rs5139;
	cvt.s32.s8 	%r7929, %r7928;
	cvt.u32.u16	%r7930, %rs5138;
	cvt.s32.s8 	%r7931, %r7930;
	mad.lo.s32 	%r7932, %r42, %r7931, %r7923;
	mad.lo.s32 	%r7933, %r43, %r7929, %r7932;
	mad.lo.s32 	%r7934, %r45, %r7927, %r7933;
	mad.lo.s32 	%r7935, %r46, %r7925, %r7934;
	ld.const.v4.u8 	{%rs5146, %rs5147, %rs5148, %rs5149}, [matrix+2572];
	cvt.u32.u16	%r7936, %rs5149;
	cvt.s32.s8 	%r7937, %r7936;
	cvt.u32.u16	%r7938, %rs5148;
	cvt.s32.s8 	%r7939, %r7938;
	cvt.u32.u16	%r7940, %rs5147;
	cvt.s32.s8 	%r7941, %r7940;
	cvt.u32.u16	%r7942, %rs5146;
	cvt.s32.s8 	%r7943, %r7942;
	mad.lo.s32 	%r7944, %r48, %r7943, %r7935;
	mad.lo.s32 	%r7945, %r49, %r7941, %r7944;
	mad.lo.s32 	%r7946, %r50, %r7939, %r7945;
	mad.lo.s32 	%r7947, %r51, %r7937, %r7946;
	ld.const.v4.u8 	{%rs5154, %rs5155, %rs5156, %rs5157}, [matrix+2576];
	cvt.u32.u16	%r7948, %rs5157;
	cvt.s32.s8 	%r7949, %r7948;
	cvt.u32.u16	%r7950, %rs5156;
	cvt.s32.s8 	%r7951, %r7950;
	cvt.u32.u16	%r7952, %rs5155;
	cvt.s32.s8 	%r7953, %r7952;
	cvt.u32.u16	%r7954, %rs5154;
	cvt.s32.s8 	%r7955, %r7954;
	mad.lo.s32 	%r7956, %r173, %r7955, %r7947;
	mad.lo.s32 	%r7957, %r53, %r7953, %r7956;
	mad.lo.s32 	%r7958, %r54, %r7951, %r7957;
	mad.lo.s32 	%r7959, %r55, %r7949, %r7958;
	ld.const.v4.u8 	{%rs5162, %rs5163, %rs5164, %rs5165}, [matrix+2580];
	cvt.u32.u16	%r7960, %rs5165;
	cvt.s32.s8 	%r7961, %r7960;
	cvt.u32.u16	%r7962, %rs5164;
	cvt.s32.s8 	%r7963, %r7962;
	cvt.u32.u16	%r7964, %rs5163;
	cvt.s32.s8 	%r7965, %r7964;
	cvt.u32.u16	%r7966, %rs5162;
	cvt.s32.s8 	%r7967, %r7966;
	mad.lo.s32 	%r7968, %r56, %r7967, %r7959;
	mad.lo.s32 	%r7969, %r57, %r7965, %r7968;
	mad.lo.s32 	%r7970, %r58, %r7963, %r7969;
	mad.lo.s32 	%r7971, %r59, %r7961, %r7970;
	ld.const.v4.u8 	{%rs5170, %rs5171, %rs5172, %rs5173}, [matrix+2584];
	cvt.u32.u16	%r7972, %rs5173;
	cvt.s32.s8 	%r7973, %r7972;
	cvt.u32.u16	%r7974, %rs5172;
	cvt.s32.s8 	%r7975, %r7974;
	cvt.u32.u16	%r7976, %rs5171;
	cvt.s32.s8 	%r7977, %r7976;
	cvt.u32.u16	%r7978, %rs5170;
	cvt.s32.s8 	%r7979, %r7978;
	mad.lo.s32 	%r7980, %r61, %r7979, %r7971;
	mad.lo.s32 	%r7981, %r62, %r7977, %r7980;
	mad.lo.s32 	%r7982, %r64, %r7975, %r7981;
	mad.lo.s32 	%r7983, %r65, %r7973, %r7982;
	ld.const.v4.u8 	{%rs5178, %rs5179, %rs5180, %rs5181}, [matrix+2588];
	cvt.u32.u16	%r7984, %rs5181;
	cvt.s32.s8 	%r7985, %r7984;
	cvt.u32.u16	%r7986, %rs5180;
	cvt.s32.s8 	%r7987, %r7986;
	cvt.u32.u16	%r7988, %rs5179;
	cvt.s32.s8 	%r7989, %r7988;
	cvt.u32.u16	%r7990, %rs5178;
	cvt.s32.s8 	%r7991, %r7990;
	mad.lo.s32 	%r7992, %r67, %r7991, %r7983;
	mad.lo.s32 	%r7993, %r68, %r7989, %r7992;
	mad.lo.s32 	%r7994, %r69, %r7987, %r7993;
	mad.lo.s32 	%r7995, %r70, %r7985, %r7994;
	ld.const.v4.u8 	{%rs5186, %rs5187, %rs5188, %rs5189}, [matrix+2592];
	cvt.u32.u16	%r7996, %rs5189;
	cvt.s32.s8 	%r7997, %r7996;
	cvt.u32.u16	%r7998, %rs5188;
	cvt.s32.s8 	%r7999, %r7998;
	cvt.u32.u16	%r8000, %rs5187;
	cvt.s32.s8 	%r8001, %r8000;
	cvt.u32.u16	%r8002, %rs5186;
	cvt.s32.s8 	%r8003, %r8002;
	mad.lo.s32 	%r8004, %r222, %r8003, %r7995;
	mad.lo.s32 	%r8005, %r72, %r8001, %r8004;
	mad.lo.s32 	%r8006, %r73, %r7999, %r8005;
	mad.lo.s32 	%r8007, %r74, %r7997, %r8006;
	ld.const.v4.u8 	{%rs5194, %rs5195, %rs5196, %rs5197}, [matrix+2596];
	cvt.u32.u16	%r8008, %rs5197;
	cvt.s32.s8 	%r8009, %r8008;
	cvt.u32.u16	%r8010, %rs5196;
	cvt.s32.s8 	%r8011, %r8010;
	cvt.u32.u16	%r8012, %rs5195;
	cvt.s32.s8 	%r8013, %r8012;
	cvt.u32.u16	%r8014, %rs5194;
	cvt.s32.s8 	%r8015, %r8014;
	mad.lo.s32 	%r8016, %r75, %r8015, %r8007;
	mad.lo.s32 	%r8017, %r76, %r8013, %r8016;
	mad.lo.s32 	%r8018, %r77, %r8011, %r8017;
	mad.lo.s32 	%r8019, %r78, %r8009, %r8018;
	ld.const.v4.u8 	{%rs5202, %rs5203, %rs5204, %rs5205}, [matrix+2600];
	cvt.u32.u16	%r8020, %rs5205;
	cvt.s32.s8 	%r8021, %r8020;
	cvt.u32.u16	%r8022, %rs5204;
	cvt.s32.s8 	%r8023, %r8022;
	cvt.u32.u16	%r8024, %rs5203;
	cvt.s32.s8 	%r8025, %r8024;
	cvt.u32.u16	%r8026, %rs5202;
	cvt.s32.s8 	%r8027, %r8026;
	mad.lo.s32 	%r8028, %r80, %r8027, %r8019;
	mad.lo.s32 	%r8029, %r81, %r8025, %r8028;
	mad.lo.s32 	%r8030, %r83, %r8023, %r8029;
	mad.lo.s32 	%r8031, %r84, %r8021, %r8030;
	ld.const.v4.u8 	{%rs5210, %rs5211, %rs5212, %rs5213}, [matrix+2604];
	cvt.u32.u16	%r8032, %rs5213;
	cvt.s32.s8 	%r8033, %r8032;
	cvt.u32.u16	%r8034, %rs5212;
	cvt.s32.s8 	%r8035, %r8034;
	cvt.u32.u16	%r8036, %rs5211;
	cvt.s32.s8 	%r8037, %r8036;
	cvt.u32.u16	%r8038, %rs5210;
	cvt.s32.s8 	%r8039, %r8038;
	mad.lo.s32 	%r8040, %r86, %r8039, %r8031;
	mad.lo.s32 	%r8041, %r87, %r8037, %r8040;
	mad.lo.s32 	%r8042, %r88, %r8035, %r8041;
	mad.lo.s32 	%r8043, %r89, %r8033, %r8042;
	ld.const.v4.u8 	{%rs5218, %rs5219, %rs5220, %rs5221}, [matrix+2608];
	cvt.u32.u16	%r8044, %rs5221;
	cvt.s32.s8 	%r8045, %r8044;
	cvt.u32.u16	%r8046, %rs5220;
	cvt.s32.s8 	%r8047, %r8046;
	cvt.u32.u16	%r8048, %rs5219;
	cvt.s32.s8 	%r8049, %r8048;
	cvt.u32.u16	%r8050, %rs5218;
	cvt.s32.s8 	%r8051, %r8050;
	mad.lo.s32 	%r8052, %r271, %r8051, %r8043;
	mad.lo.s32 	%r8053, %r91, %r8049, %r8052;
	mad.lo.s32 	%r8054, %r93, %r8047, %r8053;
	mad.lo.s32 	%r8055, %r94, %r8045, %r8054;
	ld.const.v4.u8 	{%rs5226, %rs5227, %rs5228, %rs5229}, [matrix+2612];
	cvt.u32.u16	%r8056, %rs5229;
	cvt.s32.s8 	%r8057, %r8056;
	cvt.u32.u16	%r8058, %rs5228;
	cvt.s32.s8 	%r8059, %r8058;
	cvt.u32.u16	%r8060, %rs5227;
	cvt.s32.s8 	%r8061, %r8060;
	cvt.u32.u16	%r8062, %rs5226;
	cvt.s32.s8 	%r8063, %r8062;
	mad.lo.s32 	%r8064, %r96, %r8063, %r8055;
	mad.lo.s32 	%r8065, %r97, %r8061, %r8064;
	mad.lo.s32 	%r8066, %r99, %r8059, %r8065;
	mad.lo.s32 	%r8067, %r100, %r8057, %r8066;
	ld.const.v4.u8 	{%rs5234, %rs5235, %rs5236, %rs5237}, [matrix+2616];
	cvt.u32.u16	%r8068, %rs5237;
	cvt.s32.s8 	%r8069, %r8068;
	cvt.u32.u16	%r8070, %rs5236;
	cvt.s32.s8 	%r8071, %r8070;
	cvt.u32.u16	%r8072, %rs5235;
	cvt.s32.s8 	%r8073, %r8072;
	cvt.u32.u16	%r8074, %rs5234;
	cvt.s32.s8 	%r8075, %r8074;
	mad.lo.s32 	%r8076, %r103, %r8075, %r8067;
	mad.lo.s32 	%r8077, %r104, %r8073, %r8076;
	mad.lo.s32 	%r8078, %r107, %r8071, %r8077;
	mad.lo.s32 	%r8079, %r108, %r8069, %r8078;
	ld.const.v4.u8 	{%rs5242, %rs5243, %rs5244, %rs5245}, [matrix+2620];
	cvt.u32.u16	%r8080, %rs5245;
	cvt.s32.s8 	%r8081, %r8080;
	cvt.u32.u16	%r8082, %rs5244;
	cvt.s32.s8 	%r8083, %r8082;
	cvt.u32.u16	%r8084, %rs5243;
	cvt.s32.s8 	%r8085, %r8084;
	cvt.u32.u16	%r8086, %rs5242;
	cvt.s32.s8 	%r8087, %r8086;
	mad.lo.s32 	%r8088, %r111, %r8087, %r8079;
	mad.lo.s32 	%r8089, %r112, %r8085, %r8088;
	mad.lo.s32 	%r8090, %r114, %r8083, %r8089;
	mad.lo.s32 	%r8091, %r115, %r8081, %r8090;
	ld.const.v4.u8 	{%rs5250, %rs5251, %rs5252, %rs5253}, [matrix+2624];
	cvt.u32.u16	%r8092, %rs5253;
	cvt.s32.s8 	%r8093, %r8092;
	cvt.u32.u16	%r8094, %rs5252;
	cvt.s32.s8 	%r8095, %r8094;
	cvt.u32.u16	%r8096, %rs5250;
	cvt.s32.s8 	%r8097, %r8096;
	cvt.u32.u16	%r8098, %rs5251;
	cvt.s32.s8 	%r8099, %r8098;
	mul.lo.s32 	%r8100, %r34, %r8099;
	mad.lo.s32 	%r8101, %r124, %r8097, %r8100;
	mad.lo.s32 	%r8102, %r35, %r8095, %r8101;
	mad.lo.s32 	%r8103, %r36, %r8093, %r8102;
	ld.const.v4.u8 	{%rs5258, %rs5259, %rs5260, %rs5261}, [matrix+2628];
	cvt.u32.u16	%r8104, %rs5261;
	cvt.s32.s8 	%r8105, %r8104;
	cvt.u32.u16	%r8106, %rs5260;
	cvt.s32.s8 	%r8107, %r8106;
	cvt.u32.u16	%r8108, %rs5259;
	cvt.s32.s8 	%r8109, %r8108;
	cvt.u32.u16	%r8110, %rs5258;
	cvt.s32.s8 	%r8111, %r8110;
	mad.lo.s32 	%r8112, %r37, %r8111, %r8103;
	mad.lo.s32 	%r8113, %r38, %r8109, %r8112;
	mad.lo.s32 	%r8114, %r39, %r8107, %r8113;
	mad.lo.s32 	%r8115, %r40, %r8105, %r8114;
	ld.const.v4.u8 	{%rs5266, %rs5267, %rs5268, %rs5269}, [matrix+2632];
	cvt.u32.u16	%r8116, %rs5269;
	cvt.s32.s8 	%r8117, %r8116;
	cvt.u32.u16	%r8118, %rs5268;
	cvt.s32.s8 	%r8119, %r8118;
	cvt.u32.u16	%r8120, %rs5267;
	cvt.s32.s8 	%r8121, %r8120;
	cvt.u32.u16	%r8122, %rs5266;
	cvt.s32.s8 	%r8123, %r8122;
	mad.lo.s32 	%r8124, %r42, %r8123, %r8115;
	mad.lo.s32 	%r8125, %r43, %r8121, %r8124;
	mad.lo.s32 	%r8126, %r45, %r8119, %r8125;
	mad.lo.s32 	%r8127, %r46, %r8117, %r8126;
	ld.const.v4.u8 	{%rs5274, %rs5275, %rs5276, %rs5277}, [matrix+2636];
	cvt.u32.u16	%r8128, %rs5277;
	cvt.s32.s8 	%r8129, %r8128;
	cvt.u32.u16	%r8130, %rs5276;
	cvt.s32.s8 	%r8131, %r8130;
	cvt.u32.u16	%r8132, %rs5275;
	cvt.s32.s8 	%r8133, %r8132;
	cvt.u32.u16	%r8134, %rs5274;
	cvt.s32.s8 	%r8135, %r8134;
	mad.lo.s32 	%r8136, %r48, %r8135, %r8127;
	mad.lo.s32 	%r8137, %r49, %r8133, %r8136;
	mad.lo.s32 	%r8138, %r50, %r8131, %r8137;
	mad.lo.s32 	%r8139, %r51, %r8129, %r8138;
	ld.const.v4.u8 	{%rs5282, %rs5283, %rs5284, %rs5285}, [matrix+2640];
	cvt.u32.u16	%r8140, %rs5285;
	cvt.s32.s8 	%r8141, %r8140;
	cvt.u32.u16	%r8142, %rs5284;
	cvt.s32.s8 	%r8143, %r8142;
	cvt.u32.u16	%r8144, %rs5283;
	cvt.s32.s8 	%r8145, %r8144;
	cvt.u32.u16	%r8146, %rs5282;
	cvt.s32.s8 	%r8147, %r8146;
	mad.lo.s32 	%r8148, %r173, %r8147, %r8139;
	mad.lo.s32 	%r8149, %r53, %r8145, %r8148;
	mad.lo.s32 	%r8150, %r54, %r8143, %r8149;
	mad.lo.s32 	%r8151, %r55, %r8141, %r8150;
	ld.const.v4.u8 	{%rs5290, %rs5291, %rs5292, %rs5293}, [matrix+2644];
	cvt.u32.u16	%r8152, %rs5293;
	cvt.s32.s8 	%r8153, %r8152;
	cvt.u32.u16	%r8154, %rs5292;
	cvt.s32.s8 	%r8155, %r8154;
	cvt.u32.u16	%r8156, %rs5291;
	cvt.s32.s8 	%r8157, %r8156;
	cvt.u32.u16	%r8158, %rs5290;
	cvt.s32.s8 	%r8159, %r8158;
	mad.lo.s32 	%r8160, %r56, %r8159, %r8151;
	mad.lo.s32 	%r8161, %r57, %r8157, %r8160;
	mad.lo.s32 	%r8162, %r58, %r8155, %r8161;
	mad.lo.s32 	%r8163, %r59, %r8153, %r8162;
	ld.const.v4.u8 	{%rs5298, %rs5299, %rs5300, %rs5301}, [matrix+2648];
	cvt.u32.u16	%r8164, %rs5301;
	cvt.s32.s8 	%r8165, %r8164;
	cvt.u32.u16	%r8166, %rs5300;
	cvt.s32.s8 	%r8167, %r8166;
	cvt.u32.u16	%r8168, %rs5299;
	cvt.s32.s8 	%r8169, %r8168;
	cvt.u32.u16	%r8170, %rs5298;
	cvt.s32.s8 	%r8171, %r8170;
	mad.lo.s32 	%r8172, %r61, %r8171, %r8163;
	mad.lo.s32 	%r8173, %r62, %r8169, %r8172;
	mad.lo.s32 	%r8174, %r64, %r8167, %r8173;
	mad.lo.s32 	%r8175, %r65, %r8165, %r8174;
	ld.const.v4.u8 	{%rs5306, %rs5307, %rs5308, %rs5309}, [matrix+2652];
	cvt.u32.u16	%r8176, %rs5309;
	cvt.s32.s8 	%r8177, %r8176;
	cvt.u32.u16	%r8178, %rs5308;
	cvt.s32.s8 	%r8179, %r8178;
	cvt.u32.u16	%r8180, %rs5307;
	cvt.s32.s8 	%r8181, %r8180;
	cvt.u32.u16	%r8182, %rs5306;
	cvt.s32.s8 	%r8183, %r8182;
	mad.lo.s32 	%r8184, %r67, %r8183, %r8175;
	mad.lo.s32 	%r8185, %r68, %r8181, %r8184;
	mad.lo.s32 	%r8186, %r69, %r8179, %r8185;
	mad.lo.s32 	%r8187, %r70, %r8177, %r8186;
	ld.const.v4.u8 	{%rs5314, %rs5315, %rs5316, %rs5317}, [matrix+2656];
	cvt.u32.u16	%r8188, %rs5317;
	cvt.s32.s8 	%r8189, %r8188;
	cvt.u32.u16	%r8190, %rs5316;
	cvt.s32.s8 	%r8191, %r8190;
	cvt.u32.u16	%r8192, %rs5315;
	cvt.s32.s8 	%r8193, %r8192;
	cvt.u32.u16	%r8194, %rs5314;
	cvt.s32.s8 	%r8195, %r8194;
	mad.lo.s32 	%r8196, %r222, %r8195, %r8187;
	mad.lo.s32 	%r8197, %r72, %r8193, %r8196;
	mad.lo.s32 	%r8198, %r73, %r8191, %r8197;
	mad.lo.s32 	%r8199, %r74, %r8189, %r8198;
	ld.const.v4.u8 	{%rs5322, %rs5323, %rs5324, %rs5325}, [matrix+2660];
	cvt.u32.u16	%r8200, %rs5325;
	cvt.s32.s8 	%r8201, %r8200;
	cvt.u32.u16	%r8202, %rs5324;
	cvt.s32.s8 	%r8203, %r8202;
	cvt.u32.u16	%r8204, %rs5323;
	cvt.s32.s8 	%r8205, %r8204;
	cvt.u32.u16	%r8206, %rs5322;
	cvt.s32.s8 	%r8207, %r8206;
	mad.lo.s32 	%r8208, %r75, %r8207, %r8199;
	mad.lo.s32 	%r8209, %r76, %r8205, %r8208;
	mad.lo.s32 	%r8210, %r77, %r8203, %r8209;
	mad.lo.s32 	%r8211, %r78, %r8201, %r8210;
	ld.const.v4.u8 	{%rs5330, %rs5331, %rs5332, %rs5333}, [matrix+2664];
	cvt.u32.u16	%r8212, %rs5333;
	cvt.s32.s8 	%r8213, %r8212;
	cvt.u32.u16	%r8214, %rs5332;
	cvt.s32.s8 	%r8215, %r8214;
	cvt.u32.u16	%r8216, %rs5331;
	cvt.s32.s8 	%r8217, %r8216;
	cvt.u32.u16	%r8218, %rs5330;
	cvt.s32.s8 	%r8219, %r8218;
	mad.lo.s32 	%r8220, %r80, %r8219, %r8211;
	mad.lo.s32 	%r8221, %r81, %r8217, %r8220;
	mad.lo.s32 	%r8222, %r83, %r8215, %r8221;
	mad.lo.s32 	%r8223, %r84, %r8213, %r8222;
	ld.const.v4.u8 	{%rs5338, %rs5339, %rs5340, %rs5341}, [matrix+2668];
	cvt.u32.u16	%r8224, %rs5341;
	cvt.s32.s8 	%r8225, %r8224;
	cvt.u32.u16	%r8226, %rs5340;
	cvt.s32.s8 	%r8227, %r8226;
	cvt.u32.u16	%r8228, %rs5339;
	cvt.s32.s8 	%r8229, %r8228;
	cvt.u32.u16	%r8230, %rs5338;
	cvt.s32.s8 	%r8231, %r8230;
	mad.lo.s32 	%r8232, %r86, %r8231, %r8223;
	mad.lo.s32 	%r8233, %r87, %r8229, %r8232;
	mad.lo.s32 	%r8234, %r88, %r8227, %r8233;
	mad.lo.s32 	%r8235, %r89, %r8225, %r8234;
	ld.const.v4.u8 	{%rs5346, %rs5347, %rs5348, %rs5349}, [matrix+2672];
	cvt.u32.u16	%r8236, %rs5349;
	cvt.s32.s8 	%r8237, %r8236;
	cvt.u32.u16	%r8238, %rs5348;
	cvt.s32.s8 	%r8239, %r8238;
	cvt.u32.u16	%r8240, %rs5347;
	cvt.s32.s8 	%r8241, %r8240;
	cvt.u32.u16	%r8242, %rs5346;
	cvt.s32.s8 	%r8243, %r8242;
	mad.lo.s32 	%r8244, %r271, %r8243, %r8235;
	mad.lo.s32 	%r8245, %r91, %r8241, %r8244;
	mad.lo.s32 	%r8246, %r93, %r8239, %r8245;
	mad.lo.s32 	%r8247, %r94, %r8237, %r8246;
	ld.const.v4.u8 	{%rs5354, %rs5355, %rs5356, %rs5357}, [matrix+2676];
	cvt.u32.u16	%r8248, %rs5357;
	cvt.s32.s8 	%r8249, %r8248;
	cvt.u32.u16	%r8250, %rs5356;
	cvt.s32.s8 	%r8251, %r8250;
	cvt.u32.u16	%r8252, %rs5355;
	cvt.s32.s8 	%r8253, %r8252;
	cvt.u32.u16	%r8254, %rs5354;
	cvt.s32.s8 	%r8255, %r8254;
	mad.lo.s32 	%r8256, %r96, %r8255, %r8247;
	mad.lo.s32 	%r8257, %r97, %r8253, %r8256;
	mad.lo.s32 	%r8258, %r99, %r8251, %r8257;
	mad.lo.s32 	%r8259, %r100, %r8249, %r8258;
	ld.const.v4.u8 	{%rs5362, %rs5363, %rs5364, %rs5365}, [matrix+2680];
	cvt.u32.u16	%r8260, %rs5365;
	cvt.s32.s8 	%r8261, %r8260;
	cvt.u32.u16	%r8262, %rs5364;
	cvt.s32.s8 	%r8263, %r8262;
	cvt.u32.u16	%r8264, %rs5363;
	cvt.s32.s8 	%r8265, %r8264;
	cvt.u32.u16	%r8266, %rs5362;
	cvt.s32.s8 	%r8267, %r8266;
	mad.lo.s32 	%r8268, %r103, %r8267, %r8259;
	mad.lo.s32 	%r8269, %r104, %r8265, %r8268;
	mad.lo.s32 	%r8270, %r107, %r8263, %r8269;
	mad.lo.s32 	%r8271, %r108, %r8261, %r8270;
	ld.const.v4.u8 	{%rs5370, %rs5371, %rs5372, %rs5373}, [matrix+2684];
	cvt.u32.u16	%r8272, %rs5373;
	cvt.s32.s8 	%r8273, %r8272;
	cvt.u32.u16	%r8274, %rs5372;
	cvt.s32.s8 	%r8275, %r8274;
	cvt.u32.u16	%r8276, %rs5371;
	cvt.s32.s8 	%r8277, %r8276;
	cvt.u32.u16	%r8278, %rs5370;
	cvt.s32.s8 	%r8279, %r8278;
	mad.lo.s32 	%r8280, %r111, %r8279, %r8271;
	mad.lo.s32 	%r8281, %r112, %r8277, %r8280;
	mad.lo.s32 	%r8282, %r114, %r8275, %r8281;
	mad.lo.s32 	%r8283, %r115, %r8273, %r8282;
	shr.u32 	%r8284, %r8091, 6;
	and.b32  	%r8285, %r8284, 240;
	shr.u32 	%r8286, %r8283, 10;
	or.b32  	%r8287, %r8286, %r8285;
	xor.b32  	%r8288, %r29, %r8287;
	cvt.u64.u32	%rd396, %r8288;
	ld.const.v4.u8 	{%rs5378, %rs5379, %rs5380, %rs5381}, [matrix+2688];
	cvt.u32.u16	%r8289, %rs5381;
	cvt.s32.s8 	%r8290, %r8289;
	cvt.u32.u16	%r8291, %rs5380;
	cvt.s32.s8 	%r8292, %r8291;
	cvt.u32.u16	%r8293, %rs5378;
	cvt.s32.s8 	%r8294, %r8293;
	cvt.u32.u16	%r8295, %rs5379;
	cvt.s32.s8 	%r8296, %r8295;
	mul.lo.s32 	%r8297, %r34, %r8296;
	mad.lo.s32 	%r8298, %r124, %r8294, %r8297;
	mad.lo.s32 	%r8299, %r35, %r8292, %r8298;
	mad.lo.s32 	%r8300, %r36, %r8290, %r8299;
	ld.const.v4.u8 	{%rs5386, %rs5387, %rs5388, %rs5389}, [matrix+2692];
	cvt.u32.u16	%r8301, %rs5389;
	cvt.s32.s8 	%r8302, %r8301;
	cvt.u32.u16	%r8303, %rs5388;
	cvt.s32.s8 	%r8304, %r8303;
	cvt.u32.u16	%r8305, %rs5387;
	cvt.s32.s8 	%r8306, %r8305;
	cvt.u32.u16	%r8307, %rs5386;
	cvt.s32.s8 	%r8308, %r8307;
	mad.lo.s32 	%r8309, %r37, %r8308, %r8300;
	mad.lo.s32 	%r8310, %r38, %r8306, %r8309;
	mad.lo.s32 	%r8311, %r39, %r8304, %r8310;
	mad.lo.s32 	%r8312, %r40, %r8302, %r8311;
	ld.const.v4.u8 	{%rs5394, %rs5395, %rs5396, %rs5397}, [matrix+2696];
	cvt.u32.u16	%r8313, %rs5397;
	cvt.s32.s8 	%r8314, %r8313;
	cvt.u32.u16	%r8315, %rs5396;
	cvt.s32.s8 	%r8316, %r8315;
	cvt.u32.u16	%r8317, %rs5395;
	cvt.s32.s8 	%r8318, %r8317;
	cvt.u32.u16	%r8319, %rs5394;
	cvt.s32.s8 	%r8320, %r8319;
	mad.lo.s32 	%r8321, %r42, %r8320, %r8312;
	mad.lo.s32 	%r8322, %r43, %r8318, %r8321;
	mad.lo.s32 	%r8323, %r45, %r8316, %r8322;
	mad.lo.s32 	%r8324, %r46, %r8314, %r8323;
	ld.const.v4.u8 	{%rs5402, %rs5403, %rs5404, %rs5405}, [matrix+2700];
	cvt.u32.u16	%r8325, %rs5405;
	cvt.s32.s8 	%r8326, %r8325;
	cvt.u32.u16	%r8327, %rs5404;
	cvt.s32.s8 	%r8328, %r8327;
	cvt.u32.u16	%r8329, %rs5403;
	cvt.s32.s8 	%r8330, %r8329;
	cvt.u32.u16	%r8331, %rs5402;
	cvt.s32.s8 	%r8332, %r8331;
	mad.lo.s32 	%r8333, %r48, %r8332, %r8324;
	mad.lo.s32 	%r8334, %r49, %r8330, %r8333;
	mad.lo.s32 	%r8335, %r50, %r8328, %r8334;
	mad.lo.s32 	%r8336, %r51, %r8326, %r8335;
	ld.const.v4.u8 	{%rs5410, %rs5411, %rs5412, %rs5413}, [matrix+2704];
	cvt.u32.u16	%r8337, %rs5413;
	cvt.s32.s8 	%r8338, %r8337;
	cvt.u32.u16	%r8339, %rs5412;
	cvt.s32.s8 	%r8340, %r8339;
	cvt.u32.u16	%r8341, %rs5411;
	cvt.s32.s8 	%r8342, %r8341;
	cvt.u32.u16	%r8343, %rs5410;
	cvt.s32.s8 	%r8344, %r8343;
	mad.lo.s32 	%r8345, %r173, %r8344, %r8336;
	mad.lo.s32 	%r8346, %r53, %r8342, %r8345;
	mad.lo.s32 	%r8347, %r54, %r8340, %r8346;
	mad.lo.s32 	%r8348, %r55, %r8338, %r8347;
	ld.const.v4.u8 	{%rs5418, %rs5419, %rs5420, %rs5421}, [matrix+2708];
	cvt.u32.u16	%r8349, %rs5421;
	cvt.s32.s8 	%r8350, %r8349;
	cvt.u32.u16	%r8351, %rs5420;
	cvt.s32.s8 	%r8352, %r8351;
	cvt.u32.u16	%r8353, %rs5419;
	cvt.s32.s8 	%r8354, %r8353;
	cvt.u32.u16	%r8355, %rs5418;
	cvt.s32.s8 	%r8356, %r8355;
	mad.lo.s32 	%r8357, %r56, %r8356, %r8348;
	mad.lo.s32 	%r8358, %r57, %r8354, %r8357;
	mad.lo.s32 	%r8359, %r58, %r8352, %r8358;
	mad.lo.s32 	%r8360, %r59, %r8350, %r8359;
	ld.const.v4.u8 	{%rs5426, %rs5427, %rs5428, %rs5429}, [matrix+2712];
	cvt.u32.u16	%r8361, %rs5429;
	cvt.s32.s8 	%r8362, %r8361;
	cvt.u32.u16	%r8363, %rs5428;
	cvt.s32.s8 	%r8364, %r8363;
	cvt.u32.u16	%r8365, %rs5427;
	cvt.s32.s8 	%r8366, %r8365;
	cvt.u32.u16	%r8367, %rs5426;
	cvt.s32.s8 	%r8368, %r8367;
	mad.lo.s32 	%r8369, %r61, %r8368, %r8360;
	mad.lo.s32 	%r8370, %r62, %r8366, %r8369;
	mad.lo.s32 	%r8371, %r64, %r8364, %r8370;
	mad.lo.s32 	%r8372, %r65, %r8362, %r8371;
	ld.const.v4.u8 	{%rs5434, %rs5435, %rs5436, %rs5437}, [matrix+2716];
	cvt.u32.u16	%r8373, %rs5437;
	cvt.s32.s8 	%r8374, %r8373;
	cvt.u32.u16	%r8375, %rs5436;
	cvt.s32.s8 	%r8376, %r8375;
	cvt.u32.u16	%r8377, %rs5435;
	cvt.s32.s8 	%r8378, %r8377;
	cvt.u32.u16	%r8379, %rs5434;
	cvt.s32.s8 	%r8380, %r8379;
	mad.lo.s32 	%r8381, %r67, %r8380, %r8372;
	mad.lo.s32 	%r8382, %r68, %r8378, %r8381;
	mad.lo.s32 	%r8383, %r69, %r8376, %r8382;
	mad.lo.s32 	%r8384, %r70, %r8374, %r8383;
	ld.const.v4.u8 	{%rs5442, %rs5443, %rs5444, %rs5445}, [matrix+2720];
	cvt.u32.u16	%r8385, %rs5445;
	cvt.s32.s8 	%r8386, %r8385;
	cvt.u32.u16	%r8387, %rs5444;
	cvt.s32.s8 	%r8388, %r8387;
	cvt.u32.u16	%r8389, %rs5443;
	cvt.s32.s8 	%r8390, %r8389;
	cvt.u32.u16	%r8391, %rs5442;
	cvt.s32.s8 	%r8392, %r8391;
	mad.lo.s32 	%r8393, %r222, %r8392, %r8384;
	mad.lo.s32 	%r8394, %r72, %r8390, %r8393;
	mad.lo.s32 	%r8395, %r73, %r8388, %r8394;
	mad.lo.s32 	%r8396, %r74, %r8386, %r8395;
	ld.const.v4.u8 	{%rs5450, %rs5451, %rs5452, %rs5453}, [matrix+2724];
	cvt.u32.u16	%r8397, %rs5453;
	cvt.s32.s8 	%r8398, %r8397;
	cvt.u32.u16	%r8399, %rs5452;
	cvt.s32.s8 	%r8400, %r8399;
	cvt.u32.u16	%r8401, %rs5451;
	cvt.s32.s8 	%r8402, %r8401;
	cvt.u32.u16	%r8403, %rs5450;
	cvt.s32.s8 	%r8404, %r8403;
	mad.lo.s32 	%r8405, %r75, %r8404, %r8396;
	mad.lo.s32 	%r8406, %r76, %r8402, %r8405;
	mad.lo.s32 	%r8407, %r77, %r8400, %r8406;
	mad.lo.s32 	%r8408, %r78, %r8398, %r8407;
	ld.const.v4.u8 	{%rs5458, %rs5459, %rs5460, %rs5461}, [matrix+2728];
	cvt.u32.u16	%r8409, %rs5461;
	cvt.s32.s8 	%r8410, %r8409;
	cvt.u32.u16	%r8411, %rs5460;
	cvt.s32.s8 	%r8412, %r8411;
	cvt.u32.u16	%r8413, %rs5459;
	cvt.s32.s8 	%r8414, %r8413;
	cvt.u32.u16	%r8415, %rs5458;
	cvt.s32.s8 	%r8416, %r8415;
	mad.lo.s32 	%r8417, %r80, %r8416, %r8408;
	mad.lo.s32 	%r8418, %r81, %r8414, %r8417;
	mad.lo.s32 	%r8419, %r83, %r8412, %r8418;
	mad.lo.s32 	%r8420, %r84, %r8410, %r8419;
	ld.const.v4.u8 	{%rs5466, %rs5467, %rs5468, %rs5469}, [matrix+2732];
	cvt.u32.u16	%r8421, %rs5469;
	cvt.s32.s8 	%r8422, %r8421;
	cvt.u32.u16	%r8423, %rs5468;
	cvt.s32.s8 	%r8424, %r8423;
	cvt.u32.u16	%r8425, %rs5467;
	cvt.s32.s8 	%r8426, %r8425;
	cvt.u32.u16	%r8427, %rs5466;
	cvt.s32.s8 	%r8428, %r8427;
	mad.lo.s32 	%r8429, %r86, %r8428, %r8420;
	mad.lo.s32 	%r8430, %r87, %r8426, %r8429;
	mad.lo.s32 	%r8431, %r88, %r8424, %r8430;
	mad.lo.s32 	%r8432, %r89, %r8422, %r8431;
	ld.const.v4.u8 	{%rs5474, %rs5475, %rs5476, %rs5477}, [matrix+2736];
	cvt.u32.u16	%r8433, %rs5477;
	cvt.s32.s8 	%r8434, %r8433;
	cvt.u32.u16	%r8435, %rs5476;
	cvt.s32.s8 	%r8436, %r8435;
	cvt.u32.u16	%r8437, %rs5475;
	cvt.s32.s8 	%r8438, %r8437;
	cvt.u32.u16	%r8439, %rs5474;
	cvt.s32.s8 	%r8440, %r8439;
	mad.lo.s32 	%r8441, %r271, %r8440, %r8432;
	mad.lo.s32 	%r8442, %r91, %r8438, %r8441;
	mad.lo.s32 	%r8443, %r93, %r8436, %r8442;
	mad.lo.s32 	%r8444, %r94, %r8434, %r8443;
	ld.const.v4.u8 	{%rs5482, %rs5483, %rs5484, %rs5485}, [matrix+2740];
	cvt.u32.u16	%r8445, %rs5485;
	cvt.s32.s8 	%r8446, %r8445;
	cvt.u32.u16	%r8447, %rs5484;
	cvt.s32.s8 	%r8448, %r8447;
	cvt.u32.u16	%r8449, %rs5483;
	cvt.s32.s8 	%r8450, %r8449;
	cvt.u32.u16	%r8451, %rs5482;
	cvt.s32.s8 	%r8452, %r8451;
	mad.lo.s32 	%r8453, %r96, %r8452, %r8444;
	mad.lo.s32 	%r8454, %r97, %r8450, %r8453;
	mad.lo.s32 	%r8455, %r99, %r8448, %r8454;
	mad.lo.s32 	%r8456, %r100, %r8446, %r8455;
	ld.const.v4.u8 	{%rs5490, %rs5491, %rs5492, %rs5493}, [matrix+2744];
	cvt.u32.u16	%r8457, %rs5493;
	cvt.s32.s8 	%r8458, %r8457;
	cvt.u32.u16	%r8459, %rs5492;
	cvt.s32.s8 	%r8460, %r8459;
	cvt.u32.u16	%r8461, %rs5491;
	cvt.s32.s8 	%r8462, %r8461;
	cvt.u32.u16	%r8463, %rs5490;
	cvt.s32.s8 	%r8464, %r8463;
	mad.lo.s32 	%r8465, %r103, %r8464, %r8456;
	mad.lo.s32 	%r8466, %r104, %r8462, %r8465;
	mad.lo.s32 	%r8467, %r107, %r8460, %r8466;
	mad.lo.s32 	%r8468, %r108, %r8458, %r8467;
	ld.const.v4.u8 	{%rs5498, %rs5499, %rs5500, %rs5501}, [matrix+2748];
	cvt.u32.u16	%r8469, %rs5501;
	cvt.s32.s8 	%r8470, %r8469;
	cvt.u32.u16	%r8471, %rs5500;
	cvt.s32.s8 	%r8472, %r8471;
	cvt.u32.u16	%r8473, %rs5499;
	cvt.s32.s8 	%r8474, %r8473;
	cvt.u32.u16	%r8475, %rs5498;
	cvt.s32.s8 	%r8476, %r8475;
	mad.lo.s32 	%r8477, %r111, %r8476, %r8468;
	mad.lo.s32 	%r8478, %r112, %r8474, %r8477;
	mad.lo.s32 	%r8479, %r114, %r8472, %r8478;
	mad.lo.s32 	%r8480, %r115, %r8470, %r8479;
	ld.const.v4.u8 	{%rs5506, %rs5507, %rs5508, %rs5509}, [matrix+2752];
	cvt.u32.u16	%r8481, %rs5509;
	cvt.s32.s8 	%r8482, %r8481;
	cvt.u32.u16	%r8483, %rs5508;
	cvt.s32.s8 	%r8484, %r8483;
	cvt.u32.u16	%r8485, %rs5506;
	cvt.s32.s8 	%r8486, %r8485;
	cvt.u32.u16	%r8487, %rs5507;
	cvt.s32.s8 	%r8488, %r8487;
	mul.lo.s32 	%r8489, %r34, %r8488;
	mad.lo.s32 	%r8490, %r124, %r8486, %r8489;
	mad.lo.s32 	%r8491, %r35, %r8484, %r8490;
	mad.lo.s32 	%r8492, %r36, %r8482, %r8491;
	ld.const.v4.u8 	{%rs5514, %rs5515, %rs5516, %rs5517}, [matrix+2756];
	cvt.u32.u16	%r8493, %rs5517;
	cvt.s32.s8 	%r8494, %r8493;
	cvt.u32.u16	%r8495, %rs5516;
	cvt.s32.s8 	%r8496, %r8495;
	cvt.u32.u16	%r8497, %rs5515;
	cvt.s32.s8 	%r8498, %r8497;
	cvt.u32.u16	%r8499, %rs5514;
	cvt.s32.s8 	%r8500, %r8499;
	mad.lo.s32 	%r8501, %r37, %r8500, %r8492;
	mad.lo.s32 	%r8502, %r38, %r8498, %r8501;
	mad.lo.s32 	%r8503, %r39, %r8496, %r8502;
	mad.lo.s32 	%r8504, %r40, %r8494, %r8503;
	ld.const.v4.u8 	{%rs5522, %rs5523, %rs5524, %rs5525}, [matrix+2760];
	cvt.u32.u16	%r8505, %rs5525;
	cvt.s32.s8 	%r8506, %r8505;
	cvt.u32.u16	%r8507, %rs5524;
	cvt.s32.s8 	%r8508, %r8507;
	cvt.u32.u16	%r8509, %rs5523;
	cvt.s32.s8 	%r8510, %r8509;
	cvt.u32.u16	%r8511, %rs5522;
	cvt.s32.s8 	%r8512, %r8511;
	mad.lo.s32 	%r8513, %r42, %r8512, %r8504;
	mad.lo.s32 	%r8514, %r43, %r8510, %r8513;
	mad.lo.s32 	%r8515, %r45, %r8508, %r8514;
	mad.lo.s32 	%r8516, %r46, %r8506, %r8515;
	ld.const.v4.u8 	{%rs5530, %rs5531, %rs5532, %rs5533}, [matrix+2764];
	cvt.u32.u16	%r8517, %rs5533;
	cvt.s32.s8 	%r8518, %r8517;
	cvt.u32.u16	%r8519, %rs5532;
	cvt.s32.s8 	%r8520, %r8519;
	cvt.u32.u16	%r8521, %rs5531;
	cvt.s32.s8 	%r8522, %r8521;
	cvt.u32.u16	%r8523, %rs5530;
	cvt.s32.s8 	%r8524, %r8523;
	mad.lo.s32 	%r8525, %r48, %r8524, %r8516;
	mad.lo.s32 	%r8526, %r49, %r8522, %r8525;
	mad.lo.s32 	%r8527, %r50, %r8520, %r8526;
	mad.lo.s32 	%r8528, %r51, %r8518, %r8527;
	ld.const.v4.u8 	{%rs5538, %rs5539, %rs5540, %rs5541}, [matrix+2768];
	cvt.u32.u16	%r8529, %rs5541;
	cvt.s32.s8 	%r8530, %r8529;
	cvt.u32.u16	%r8531, %rs5540;
	cvt.s32.s8 	%r8532, %r8531;
	cvt.u32.u16	%r8533, %rs5539;
	cvt.s32.s8 	%r8534, %r8533;
	cvt.u32.u16	%r8535, %rs5538;
	cvt.s32.s8 	%r8536, %r8535;
	mad.lo.s32 	%r8537, %r173, %r8536, %r8528;
	mad.lo.s32 	%r8538, %r53, %r8534, %r8537;
	mad.lo.s32 	%r8539, %r54, %r8532, %r8538;
	mad.lo.s32 	%r8540, %r55, %r8530, %r8539;
	ld.const.v4.u8 	{%rs5546, %rs5547, %rs5548, %rs5549}, [matrix+2772];
	cvt.u32.u16	%r8541, %rs5549;
	cvt.s32.s8 	%r8542, %r8541;
	cvt.u32.u16	%r8543, %rs5548;
	cvt.s32.s8 	%r8544, %r8543;
	cvt.u32.u16	%r8545, %rs5547;
	cvt.s32.s8 	%r8546, %r8545;
	cvt.u32.u16	%r8547, %rs5546;
	cvt.s32.s8 	%r8548, %r8547;
	mad.lo.s32 	%r8549, %r56, %r8548, %r8540;
	mad.lo.s32 	%r8550, %r57, %r8546, %r8549;
	mad.lo.s32 	%r8551, %r58, %r8544, %r8550;
	mad.lo.s32 	%r8552, %r59, %r8542, %r8551;
	ld.const.v4.u8 	{%rs5554, %rs5555, %rs5556, %rs5557}, [matrix+2776];
	cvt.u32.u16	%r8553, %rs5557;
	cvt.s32.s8 	%r8554, %r8553;
	cvt.u32.u16	%r8555, %rs5556;
	cvt.s32.s8 	%r8556, %r8555;
	cvt.u32.u16	%r8557, %rs5555;
	cvt.s32.s8 	%r8558, %r8557;
	cvt.u32.u16	%r8559, %rs5554;
	cvt.s32.s8 	%r8560, %r8559;
	mad.lo.s32 	%r8561, %r61, %r8560, %r8552;
	mad.lo.s32 	%r8562, %r62, %r8558, %r8561;
	mad.lo.s32 	%r8563, %r64, %r8556, %r8562;
	mad.lo.s32 	%r8564, %r65, %r8554, %r8563;
	ld.const.v4.u8 	{%rs5562, %rs5563, %rs5564, %rs5565}, [matrix+2780];
	cvt.u32.u16	%r8565, %rs5565;
	cvt.s32.s8 	%r8566, %r8565;
	cvt.u32.u16	%r8567, %rs5564;
	cvt.s32.s8 	%r8568, %r8567;
	cvt.u32.u16	%r8569, %rs5563;
	cvt.s32.s8 	%r8570, %r8569;
	cvt.u32.u16	%r8571, %rs5562;
	cvt.s32.s8 	%r8572, %r8571;
	mad.lo.s32 	%r8573, %r67, %r8572, %r8564;
	mad.lo.s32 	%r8574, %r68, %r8570, %r8573;
	mad.lo.s32 	%r8575, %r69, %r8568, %r8574;
	mad.lo.s32 	%r8576, %r70, %r8566, %r8575;
	ld.const.v4.u8 	{%rs5570, %rs5571, %rs5572, %rs5573}, [matrix+2784];
	cvt.u32.u16	%r8577, %rs5573;
	cvt.s32.s8 	%r8578, %r8577;
	cvt.u32.u16	%r8579, %rs5572;
	cvt.s32.s8 	%r8580, %r8579;
	cvt.u32.u16	%r8581, %rs5571;
	cvt.s32.s8 	%r8582, %r8581;
	cvt.u32.u16	%r8583, %rs5570;
	cvt.s32.s8 	%r8584, %r8583;
	mad.lo.s32 	%r8585, %r222, %r8584, %r8576;
	mad.lo.s32 	%r8586, %r72, %r8582, %r8585;
	mad.lo.s32 	%r8587, %r73, %r8580, %r8586;
	mad.lo.s32 	%r8588, %r74, %r8578, %r8587;
	ld.const.v4.u8 	{%rs5578, %rs5579, %rs5580, %rs5581}, [matrix+2788];
	cvt.u32.u16	%r8589, %rs5581;
	cvt.s32.s8 	%r8590, %r8589;
	cvt.u32.u16	%r8591, %rs5580;
	cvt.s32.s8 	%r8592, %r8591;
	cvt.u32.u16	%r8593, %rs5579;
	cvt.s32.s8 	%r8594, %r8593;
	cvt.u32.u16	%r8595, %rs5578;
	cvt.s32.s8 	%r8596, %r8595;
	mad.lo.s32 	%r8597, %r75, %r8596, %r8588;
	mad.lo.s32 	%r8598, %r76, %r8594, %r8597;
	mad.lo.s32 	%r8599, %r77, %r8592, %r8598;
	mad.lo.s32 	%r8600, %r78, %r8590, %r8599;
	ld.const.v4.u8 	{%rs5586, %rs5587, %rs5588, %rs5589}, [matrix+2792];
	cvt.u32.u16	%r8601, %rs5589;
	cvt.s32.s8 	%r8602, %r8601;
	cvt.u32.u16	%r8603, %rs5588;
	cvt.s32.s8 	%r8604, %r8603;
	cvt.u32.u16	%r8605, %rs5587;
	cvt.s32.s8 	%r8606, %r8605;
	cvt.u32.u16	%r8607, %rs5586;
	cvt.s32.s8 	%r8608, %r8607;
	mad.lo.s32 	%r8609, %r80, %r8608, %r8600;
	mad.lo.s32 	%r8610, %r81, %r8606, %r8609;
	mad.lo.s32 	%r8611, %r83, %r8604, %r8610;
	mad.lo.s32 	%r8612, %r84, %r8602, %r8611;
	ld.const.v4.u8 	{%rs5594, %rs5595, %rs5596, %rs5597}, [matrix+2796];
	cvt.u32.u16	%r8613, %rs5597;
	cvt.s32.s8 	%r8614, %r8613;
	cvt.u32.u16	%r8615, %rs5596;
	cvt.s32.s8 	%r8616, %r8615;
	cvt.u32.u16	%r8617, %rs5595;
	cvt.s32.s8 	%r8618, %r8617;
	cvt.u32.u16	%r8619, %rs5594;
	cvt.s32.s8 	%r8620, %r8619;
	mad.lo.s32 	%r8621, %r86, %r8620, %r8612;
	mad.lo.s32 	%r8622, %r87, %r8618, %r8621;
	mad.lo.s32 	%r8623, %r88, %r8616, %r8622;
	mad.lo.s32 	%r8624, %r89, %r8614, %r8623;
	ld.const.v4.u8 	{%rs5602, %rs5603, %rs5604, %rs5605}, [matrix+2800];
	cvt.u32.u16	%r8625, %rs5605;
	cvt.s32.s8 	%r8626, %r8625;
	cvt.u32.u16	%r8627, %rs5604;
	cvt.s32.s8 	%r8628, %r8627;
	cvt.u32.u16	%r8629, %rs5603;
	cvt.s32.s8 	%r8630, %r8629;
	cvt.u32.u16	%r8631, %rs5602;
	cvt.s32.s8 	%r8632, %r8631;
	mad.lo.s32 	%r8633, %r271, %r8632, %r8624;
	mad.lo.s32 	%r8634, %r91, %r8630, %r8633;
	mad.lo.s32 	%r8635, %r93, %r8628, %r8634;
	mad.lo.s32 	%r8636, %r94, %r8626, %r8635;
	ld.const.v4.u8 	{%rs5610, %rs5611, %rs5612, %rs5613}, [matrix+2804];
	cvt.u32.u16	%r8637, %rs5613;
	cvt.s32.s8 	%r8638, %r8637;
	cvt.u32.u16	%r8639, %rs5612;
	cvt.s32.s8 	%r8640, %r8639;
	cvt.u32.u16	%r8641, %rs5611;
	cvt.s32.s8 	%r8642, %r8641;
	cvt.u32.u16	%r8643, %rs5610;
	cvt.s32.s8 	%r8644, %r8643;
	mad.lo.s32 	%r8645, %r96, %r8644, %r8636;
	mad.lo.s32 	%r8646, %r97, %r8642, %r8645;
	mad.lo.s32 	%r8647, %r99, %r8640, %r8646;
	mad.lo.s32 	%r8648, %r100, %r8638, %r8647;
	ld.const.v4.u8 	{%rs5618, %rs5619, %rs5620, %rs5621}, [matrix+2808];
	cvt.u32.u16	%r8649, %rs5621;
	cvt.s32.s8 	%r8650, %r8649;
	cvt.u32.u16	%r8651, %rs5620;
	cvt.s32.s8 	%r8652, %r8651;
	cvt.u32.u16	%r8653, %rs5619;
	cvt.s32.s8 	%r8654, %r8653;
	cvt.u32.u16	%r8655, %rs5618;
	cvt.s32.s8 	%r8656, %r8655;
	mad.lo.s32 	%r8657, %r103, %r8656, %r8648;
	mad.lo.s32 	%r8658, %r104, %r8654, %r8657;
	mad.lo.s32 	%r8659, %r107, %r8652, %r8658;
	mad.lo.s32 	%r8660, %r108, %r8650, %r8659;
	ld.const.v4.u8 	{%rs5626, %rs5627, %rs5628, %rs5629}, [matrix+2812];
	cvt.u32.u16	%r8661, %rs5629;
	cvt.s32.s8 	%r8662, %r8661;
	cvt.u32.u16	%r8663, %rs5628;
	cvt.s32.s8 	%r8664, %r8663;
	cvt.u32.u16	%r8665, %rs5627;
	cvt.s32.s8 	%r8666, %r8665;
	cvt.u32.u16	%r8667, %rs5626;
	cvt.s32.s8 	%r8668, %r8667;
	mad.lo.s32 	%r8669, %r111, %r8668, %r8660;
	mad.lo.s32 	%r8670, %r112, %r8666, %r8669;
	mad.lo.s32 	%r8671, %r114, %r8664, %r8670;
	mad.lo.s32 	%r8672, %r115, %r8662, %r8671;
	shr.u32 	%r8673, %r8480, 6;
	and.b32  	%r8674, %r8673, 240;
	shr.u32 	%r8675, %r8672, 10;
	or.b32  	%r8676, %r8675, %r8674;
	xor.b32  	%r8677, %r30, %r8676;
	cvt.u64.u32	%rd397, %r8677;
	ld.const.v4.u8 	{%rs5634, %rs5635, %rs5636, %rs5637}, [matrix+2816];
	cvt.u32.u16	%r8678, %rs5637;
	cvt.s32.s8 	%r8679, %r8678;
	cvt.u32.u16	%r8680, %rs5636;
	cvt.s32.s8 	%r8681, %r8680;
	cvt.u32.u16	%r8682, %rs5634;
	cvt.s32.s8 	%r8683, %r8682;
	cvt.u32.u16	%r8684, %rs5635;
	cvt.s32.s8 	%r8685, %r8684;
	mul.lo.s32 	%r8686, %r34, %r8685;
	mad.lo.s32 	%r8687, %r124, %r8683, %r8686;
	mad.lo.s32 	%r8688, %r35, %r8681, %r8687;
	mad.lo.s32 	%r8689, %r36, %r8679, %r8688;
	ld.const.v4.u8 	{%rs5642, %rs5643, %rs5644, %rs5645}, [matrix+2820];
	cvt.u32.u16	%r8690, %rs5645;
	cvt.s32.s8 	%r8691, %r8690;
	cvt.u32.u16	%r8692, %rs5644;
	cvt.s32.s8 	%r8693, %r8692;
	cvt.u32.u16	%r8694, %rs5643;
	cvt.s32.s8 	%r8695, %r8694;
	cvt.u32.u16	%r8696, %rs5642;
	cvt.s32.s8 	%r8697, %r8696;
	mad.lo.s32 	%r8698, %r37, %r8697, %r8689;
	mad.lo.s32 	%r8699, %r38, %r8695, %r8698;
	mad.lo.s32 	%r8700, %r39, %r8693, %r8699;
	mad.lo.s32 	%r8701, %r40, %r8691, %r8700;
	ld.const.v4.u8 	{%rs5650, %rs5651, %rs5652, %rs5653}, [matrix+2824];
	cvt.u32.u16	%r8702, %rs5653;
	cvt.s32.s8 	%r8703, %r8702;
	cvt.u32.u16	%r8704, %rs5652;
	cvt.s32.s8 	%r8705, %r8704;
	cvt.u32.u16	%r8706, %rs5651;
	cvt.s32.s8 	%r8707, %r8706;
	cvt.u32.u16	%r8708, %rs5650;
	cvt.s32.s8 	%r8709, %r8708;
	mad.lo.s32 	%r8710, %r42, %r8709, %r8701;
	mad.lo.s32 	%r8711, %r43, %r8707, %r8710;
	mad.lo.s32 	%r8712, %r45, %r8705, %r8711;
	mad.lo.s32 	%r8713, %r46, %r8703, %r8712;
	ld.const.v4.u8 	{%rs5658, %rs5659, %rs5660, %rs5661}, [matrix+2828];
	cvt.u32.u16	%r8714, %rs5661;
	cvt.s32.s8 	%r8715, %r8714;
	cvt.u32.u16	%r8716, %rs5660;
	cvt.s32.s8 	%r8717, %r8716;
	cvt.u32.u16	%r8718, %rs5659;
	cvt.s32.s8 	%r8719, %r8718;
	cvt.u32.u16	%r8720, %rs5658;
	cvt.s32.s8 	%r8721, %r8720;
	mad.lo.s32 	%r8722, %r48, %r8721, %r8713;
	mad.lo.s32 	%r8723, %r49, %r8719, %r8722;
	mad.lo.s32 	%r8724, %r50, %r8717, %r8723;
	mad.lo.s32 	%r8725, %r51, %r8715, %r8724;
	ld.const.v4.u8 	{%rs5666, %rs5667, %rs5668, %rs5669}, [matrix+2832];
	cvt.u32.u16	%r8726, %rs5669;
	cvt.s32.s8 	%r8727, %r8726;
	cvt.u32.u16	%r8728, %rs5668;
	cvt.s32.s8 	%r8729, %r8728;
	cvt.u32.u16	%r8730, %rs5667;
	cvt.s32.s8 	%r8731, %r8730;
	cvt.u32.u16	%r8732, %rs5666;
	cvt.s32.s8 	%r8733, %r8732;
	mad.lo.s32 	%r8734, %r173, %r8733, %r8725;
	mad.lo.s32 	%r8735, %r53, %r8731, %r8734;
	mad.lo.s32 	%r8736, %r54, %r8729, %r8735;
	mad.lo.s32 	%r8737, %r55, %r8727, %r8736;
	ld.const.v4.u8 	{%rs5674, %rs5675, %rs5676, %rs5677}, [matrix+2836];
	cvt.u32.u16	%r8738, %rs5677;
	cvt.s32.s8 	%r8739, %r8738;
	cvt.u32.u16	%r8740, %rs5676;
	cvt.s32.s8 	%r8741, %r8740;
	cvt.u32.u16	%r8742, %rs5675;
	cvt.s32.s8 	%r8743, %r8742;
	cvt.u32.u16	%r8744, %rs5674;
	cvt.s32.s8 	%r8745, %r8744;
	mad.lo.s32 	%r8746, %r56, %r8745, %r8737;
	mad.lo.s32 	%r8747, %r57, %r8743, %r8746;
	mad.lo.s32 	%r8748, %r58, %r8741, %r8747;
	mad.lo.s32 	%r8749, %r59, %r8739, %r8748;
	ld.const.v4.u8 	{%rs5682, %rs5683, %rs5684, %rs5685}, [matrix+2840];
	cvt.u32.u16	%r8750, %rs5685;
	cvt.s32.s8 	%r8751, %r8750;
	cvt.u32.u16	%r8752, %rs5684;
	cvt.s32.s8 	%r8753, %r8752;
	cvt.u32.u16	%r8754, %rs5683;
	cvt.s32.s8 	%r8755, %r8754;
	cvt.u32.u16	%r8756, %rs5682;
	cvt.s32.s8 	%r8757, %r8756;
	mad.lo.s32 	%r8758, %r61, %r8757, %r8749;
	mad.lo.s32 	%r8759, %r62, %r8755, %r8758;
	mad.lo.s32 	%r8760, %r64, %r8753, %r8759;
	mad.lo.s32 	%r8761, %r65, %r8751, %r8760;
	ld.const.v4.u8 	{%rs5690, %rs5691, %rs5692, %rs5693}, [matrix+2844];
	cvt.u32.u16	%r8762, %rs5693;
	cvt.s32.s8 	%r8763, %r8762;
	cvt.u32.u16	%r8764, %rs5692;
	cvt.s32.s8 	%r8765, %r8764;
	cvt.u32.u16	%r8766, %rs5691;
	cvt.s32.s8 	%r8767, %r8766;
	cvt.u32.u16	%r8768, %rs5690;
	cvt.s32.s8 	%r8769, %r8768;
	mad.lo.s32 	%r8770, %r67, %r8769, %r8761;
	mad.lo.s32 	%r8771, %r68, %r8767, %r8770;
	mad.lo.s32 	%r8772, %r69, %r8765, %r8771;
	mad.lo.s32 	%r8773, %r70, %r8763, %r8772;
	ld.const.v4.u8 	{%rs5698, %rs5699, %rs5700, %rs5701}, [matrix+2848];
	cvt.u32.u16	%r8774, %rs5701;
	cvt.s32.s8 	%r8775, %r8774;
	cvt.u32.u16	%r8776, %rs5700;
	cvt.s32.s8 	%r8777, %r8776;
	cvt.u32.u16	%r8778, %rs5699;
	cvt.s32.s8 	%r8779, %r8778;
	cvt.u32.u16	%r8780, %rs5698;
	cvt.s32.s8 	%r8781, %r8780;
	mad.lo.s32 	%r8782, %r222, %r8781, %r8773;
	mad.lo.s32 	%r8783, %r72, %r8779, %r8782;
	mad.lo.s32 	%r8784, %r73, %r8777, %r8783;
	mad.lo.s32 	%r8785, %r74, %r8775, %r8784;
	ld.const.v4.u8 	{%rs5706, %rs5707, %rs5708, %rs5709}, [matrix+2852];
	cvt.u32.u16	%r8786, %rs5709;
	cvt.s32.s8 	%r8787, %r8786;
	cvt.u32.u16	%r8788, %rs5708;
	cvt.s32.s8 	%r8789, %r8788;
	cvt.u32.u16	%r8790, %rs5707;
	cvt.s32.s8 	%r8791, %r8790;
	cvt.u32.u16	%r8792, %rs5706;
	cvt.s32.s8 	%r8793, %r8792;
	mad.lo.s32 	%r8794, %r75, %r8793, %r8785;
	mad.lo.s32 	%r8795, %r76, %r8791, %r8794;
	mad.lo.s32 	%r8796, %r77, %r8789, %r8795;
	mad.lo.s32 	%r8797, %r78, %r8787, %r8796;
	ld.const.v4.u8 	{%rs5714, %rs5715, %rs5716, %rs5717}, [matrix+2856];
	cvt.u32.u16	%r8798, %rs5717;
	cvt.s32.s8 	%r8799, %r8798;
	cvt.u32.u16	%r8800, %rs5716;
	cvt.s32.s8 	%r8801, %r8800;
	cvt.u32.u16	%r8802, %rs5715;
	cvt.s32.s8 	%r8803, %r8802;
	cvt.u32.u16	%r8804, %rs5714;
	cvt.s32.s8 	%r8805, %r8804;
	mad.lo.s32 	%r8806, %r80, %r8805, %r8797;
	mad.lo.s32 	%r8807, %r81, %r8803, %r8806;
	mad.lo.s32 	%r8808, %r83, %r8801, %r8807;
	mad.lo.s32 	%r8809, %r84, %r8799, %r8808;
	ld.const.v4.u8 	{%rs5722, %rs5723, %rs5724, %rs5725}, [matrix+2860];
	cvt.u32.u16	%r8810, %rs5725;
	cvt.s32.s8 	%r8811, %r8810;
	cvt.u32.u16	%r8812, %rs5724;
	cvt.s32.s8 	%r8813, %r8812;
	cvt.u32.u16	%r8814, %rs5723;
	cvt.s32.s8 	%r8815, %r8814;
	cvt.u32.u16	%r8816, %rs5722;
	cvt.s32.s8 	%r8817, %r8816;
	mad.lo.s32 	%r8818, %r86, %r8817, %r8809;
	mad.lo.s32 	%r8819, %r87, %r8815, %r8818;
	mad.lo.s32 	%r8820, %r88, %r8813, %r8819;
	mad.lo.s32 	%r8821, %r89, %r8811, %r8820;
	ld.const.v4.u8 	{%rs5730, %rs5731, %rs5732, %rs5733}, [matrix+2864];
	cvt.u32.u16	%r8822, %rs5733;
	cvt.s32.s8 	%r8823, %r8822;
	cvt.u32.u16	%r8824, %rs5732;
	cvt.s32.s8 	%r8825, %r8824;
	cvt.u32.u16	%r8826, %rs5731;
	cvt.s32.s8 	%r8827, %r8826;
	cvt.u32.u16	%r8828, %rs5730;
	cvt.s32.s8 	%r8829, %r8828;
	mad.lo.s32 	%r8830, %r271, %r8829, %r8821;
	mad.lo.s32 	%r8831, %r91, %r8827, %r8830;
	mad.lo.s32 	%r8832, %r93, %r8825, %r8831;
	mad.lo.s32 	%r8833, %r94, %r8823, %r8832;
	ld.const.v4.u8 	{%rs5738, %rs5739, %rs5740, %rs5741}, [matrix+2868];
	cvt.u32.u16	%r8834, %rs5741;
	cvt.s32.s8 	%r8835, %r8834;
	cvt.u32.u16	%r8836, %rs5740;
	cvt.s32.s8 	%r8837, %r8836;
	cvt.u32.u16	%r8838, %rs5739;
	cvt.s32.s8 	%r8839, %r8838;
	cvt.u32.u16	%r8840, %rs5738;
	cvt.s32.s8 	%r8841, %r8840;
	mad.lo.s32 	%r8842, %r96, %r8841, %r8833;
	mad.lo.s32 	%r8843, %r97, %r8839, %r8842;
	mad.lo.s32 	%r8844, %r99, %r8837, %r8843;
	mad.lo.s32 	%r8845, %r100, %r8835, %r8844;
	ld.const.v4.u8 	{%rs5746, %rs5747, %rs5748, %rs5749}, [matrix+2872];
	cvt.u32.u16	%r8846, %rs5749;
	cvt.s32.s8 	%r8847, %r8846;
	cvt.u32.u16	%r8848, %rs5748;
	cvt.s32.s8 	%r8849, %r8848;
	cvt.u32.u16	%r8850, %rs5747;
	cvt.s32.s8 	%r8851, %r8850;
	cvt.u32.u16	%r8852, %rs5746;
	cvt.s32.s8 	%r8853, %r8852;
	mad.lo.s32 	%r8854, %r103, %r8853, %r8845;
	mad.lo.s32 	%r8855, %r104, %r8851, %r8854;
	mad.lo.s32 	%r8856, %r107, %r8849, %r8855;
	mad.lo.s32 	%r8857, %r108, %r8847, %r8856;
	ld.const.v4.u8 	{%rs5754, %rs5755, %rs5756, %rs5757}, [matrix+2876];
	cvt.u32.u16	%r8858, %rs5757;
	cvt.s32.s8 	%r8859, %r8858;
	cvt.u32.u16	%r8860, %rs5756;
	cvt.s32.s8 	%r8861, %r8860;
	cvt.u32.u16	%r8862, %rs5755;
	cvt.s32.s8 	%r8863, %r8862;
	cvt.u32.u16	%r8864, %rs5754;
	cvt.s32.s8 	%r8865, %r8864;
	mad.lo.s32 	%r8866, %r111, %r8865, %r8857;
	mad.lo.s32 	%r8867, %r112, %r8863, %r8866;
	mad.lo.s32 	%r8868, %r114, %r8861, %r8867;
	mad.lo.s32 	%r8869, %r115, %r8859, %r8868;
	ld.const.v4.u8 	{%rs5762, %rs5763, %rs5764, %rs5765}, [matrix+2880];
	cvt.u32.u16	%r8870, %rs5765;
	cvt.s32.s8 	%r8871, %r8870;
	cvt.u32.u16	%r8872, %rs5764;
	cvt.s32.s8 	%r8873, %r8872;
	cvt.u32.u16	%r8874, %rs5762;
	cvt.s32.s8 	%r8875, %r8874;
	cvt.u32.u16	%r8876, %rs5763;
	cvt.s32.s8 	%r8877, %r8876;
	mul.lo.s32 	%r8878, %r34, %r8877;
	mad.lo.s32 	%r8879, %r124, %r8875, %r8878;
	mad.lo.s32 	%r8880, %r35, %r8873, %r8879;
	mad.lo.s32 	%r8881, %r36, %r8871, %r8880;
	ld.const.v4.u8 	{%rs5770, %rs5771, %rs5772, %rs5773}, [matrix+2884];
	cvt.u32.u16	%r8882, %rs5773;
	cvt.s32.s8 	%r8883, %r8882;
	cvt.u32.u16	%r8884, %rs5772;
	cvt.s32.s8 	%r8885, %r8884;
	cvt.u32.u16	%r8886, %rs5771;
	cvt.s32.s8 	%r8887, %r8886;
	cvt.u32.u16	%r8888, %rs5770;
	cvt.s32.s8 	%r8889, %r8888;
	mad.lo.s32 	%r8890, %r37, %r8889, %r8881;
	mad.lo.s32 	%r8891, %r38, %r8887, %r8890;
	mad.lo.s32 	%r8892, %r39, %r8885, %r8891;
	mad.lo.s32 	%r8893, %r40, %r8883, %r8892;
	ld.const.v4.u8 	{%rs5778, %rs5779, %rs5780, %rs5781}, [matrix+2888];
	cvt.u32.u16	%r8894, %rs5781;
	cvt.s32.s8 	%r8895, %r8894;
	cvt.u32.u16	%r8896, %rs5780;
	cvt.s32.s8 	%r8897, %r8896;
	cvt.u32.u16	%r8898, %rs5779;
	cvt.s32.s8 	%r8899, %r8898;
	cvt.u32.u16	%r8900, %rs5778;
	cvt.s32.s8 	%r8901, %r8900;
	mad.lo.s32 	%r8902, %r42, %r8901, %r8893;
	mad.lo.s32 	%r8903, %r43, %r8899, %r8902;
	mad.lo.s32 	%r8904, %r45, %r8897, %r8903;
	mad.lo.s32 	%r8905, %r46, %r8895, %r8904;
	ld.const.v4.u8 	{%rs5786, %rs5787, %rs5788, %rs5789}, [matrix+2892];
	cvt.u32.u16	%r8906, %rs5789;
	cvt.s32.s8 	%r8907, %r8906;
	cvt.u32.u16	%r8908, %rs5788;
	cvt.s32.s8 	%r8909, %r8908;
	cvt.u32.u16	%r8910, %rs5787;
	cvt.s32.s8 	%r8911, %r8910;
	cvt.u32.u16	%r8912, %rs5786;
	cvt.s32.s8 	%r8913, %r8912;
	mad.lo.s32 	%r8914, %r48, %r8913, %r8905;
	mad.lo.s32 	%r8915, %r49, %r8911, %r8914;
	mad.lo.s32 	%r8916, %r50, %r8909, %r8915;
	mad.lo.s32 	%r8917, %r51, %r8907, %r8916;
	ld.const.v4.u8 	{%rs5794, %rs5795, %rs5796, %rs5797}, [matrix+2896];
	cvt.u32.u16	%r8918, %rs5797;
	cvt.s32.s8 	%r8919, %r8918;
	cvt.u32.u16	%r8920, %rs5796;
	cvt.s32.s8 	%r8921, %r8920;
	cvt.u32.u16	%r8922, %rs5795;
	cvt.s32.s8 	%r8923, %r8922;
	cvt.u32.u16	%r8924, %rs5794;
	cvt.s32.s8 	%r8925, %r8924;
	mad.lo.s32 	%r8926, %r173, %r8925, %r8917;
	mad.lo.s32 	%r8927, %r53, %r8923, %r8926;
	mad.lo.s32 	%r8928, %r54, %r8921, %r8927;
	mad.lo.s32 	%r8929, %r55, %r8919, %r8928;
	ld.const.v4.u8 	{%rs5802, %rs5803, %rs5804, %rs5805}, [matrix+2900];
	cvt.u32.u16	%r8930, %rs5805;
	cvt.s32.s8 	%r8931, %r8930;
	cvt.u32.u16	%r8932, %rs5804;
	cvt.s32.s8 	%r8933, %r8932;
	cvt.u32.u16	%r8934, %rs5803;
	cvt.s32.s8 	%r8935, %r8934;
	cvt.u32.u16	%r8936, %rs5802;
	cvt.s32.s8 	%r8937, %r8936;
	mad.lo.s32 	%r8938, %r56, %r8937, %r8929;
	mad.lo.s32 	%r8939, %r57, %r8935, %r8938;
	mad.lo.s32 	%r8940, %r58, %r8933, %r8939;
	mad.lo.s32 	%r8941, %r59, %r8931, %r8940;
	ld.const.v4.u8 	{%rs5810, %rs5811, %rs5812, %rs5813}, [matrix+2904];
	cvt.u32.u16	%r8942, %rs5813;
	cvt.s32.s8 	%r8943, %r8942;
	cvt.u32.u16	%r8944, %rs5812;
	cvt.s32.s8 	%r8945, %r8944;
	cvt.u32.u16	%r8946, %rs5811;
	cvt.s32.s8 	%r8947, %r8946;
	cvt.u32.u16	%r8948, %rs5810;
	cvt.s32.s8 	%r8949, %r8948;
	mad.lo.s32 	%r8950, %r61, %r8949, %r8941;
	mad.lo.s32 	%r8951, %r62, %r8947, %r8950;
	mad.lo.s32 	%r8952, %r64, %r8945, %r8951;
	mad.lo.s32 	%r8953, %r65, %r8943, %r8952;
	ld.const.v4.u8 	{%rs5818, %rs5819, %rs5820, %rs5821}, [matrix+2908];
	cvt.u32.u16	%r8954, %rs5821;
	cvt.s32.s8 	%r8955, %r8954;
	cvt.u32.u16	%r8956, %rs5820;
	cvt.s32.s8 	%r8957, %r8956;
	cvt.u32.u16	%r8958, %rs5819;
	cvt.s32.s8 	%r8959, %r8958;
	cvt.u32.u16	%r8960, %rs5818;
	cvt.s32.s8 	%r8961, %r8960;
	mad.lo.s32 	%r8962, %r67, %r8961, %r8953;
	mad.lo.s32 	%r8963, %r68, %r8959, %r8962;
	mad.lo.s32 	%r8964, %r69, %r8957, %r8963;
	mad.lo.s32 	%r8965, %r70, %r8955, %r8964;
	ld.const.v4.u8 	{%rs5826, %rs5827, %rs5828, %rs5829}, [matrix+2912];
	cvt.u32.u16	%r8966, %rs5829;
	cvt.s32.s8 	%r8967, %r8966;
	cvt.u32.u16	%r8968, %rs5828;
	cvt.s32.s8 	%r8969, %r8968;
	cvt.u32.u16	%r8970, %rs5827;
	cvt.s32.s8 	%r8971, %r8970;
	cvt.u32.u16	%r8972, %rs5826;
	cvt.s32.s8 	%r8973, %r8972;
	mad.lo.s32 	%r8974, %r222, %r8973, %r8965;
	mad.lo.s32 	%r8975, %r72, %r8971, %r8974;
	mad.lo.s32 	%r8976, %r73, %r8969, %r8975;
	mad.lo.s32 	%r8977, %r74, %r8967, %r8976;
	ld.const.v4.u8 	{%rs5834, %rs5835, %rs5836, %rs5837}, [matrix+2916];
	cvt.u32.u16	%r8978, %rs5837;
	cvt.s32.s8 	%r8979, %r8978;
	cvt.u32.u16	%r8980, %rs5836;
	cvt.s32.s8 	%r8981, %r8980;
	cvt.u32.u16	%r8982, %rs5835;
	cvt.s32.s8 	%r8983, %r8982;
	cvt.u32.u16	%r8984, %rs5834;
	cvt.s32.s8 	%r8985, %r8984;
	mad.lo.s32 	%r8986, %r75, %r8985, %r8977;
	mad.lo.s32 	%r8987, %r76, %r8983, %r8986;
	mad.lo.s32 	%r8988, %r77, %r8981, %r8987;
	mad.lo.s32 	%r8989, %r78, %r8979, %r8988;
	ld.const.v4.u8 	{%rs5842, %rs5843, %rs5844, %rs5845}, [matrix+2920];
	cvt.u32.u16	%r8990, %rs5845;
	cvt.s32.s8 	%r8991, %r8990;
	cvt.u32.u16	%r8992, %rs5844;
	cvt.s32.s8 	%r8993, %r8992;
	cvt.u32.u16	%r8994, %rs5843;
	cvt.s32.s8 	%r8995, %r8994;
	cvt.u32.u16	%r8996, %rs5842;
	cvt.s32.s8 	%r8997, %r8996;
	mad.lo.s32 	%r8998, %r80, %r8997, %r8989;
	mad.lo.s32 	%r8999, %r81, %r8995, %r8998;
	mad.lo.s32 	%r9000, %r83, %r8993, %r8999;
	mad.lo.s32 	%r9001, %r84, %r8991, %r9000;
	ld.const.v4.u8 	{%rs5850, %rs5851, %rs5852, %rs5853}, [matrix+2924];
	cvt.u32.u16	%r9002, %rs5853;
	cvt.s32.s8 	%r9003, %r9002;
	cvt.u32.u16	%r9004, %rs5852;
	cvt.s32.s8 	%r9005, %r9004;
	cvt.u32.u16	%r9006, %rs5851;
	cvt.s32.s8 	%r9007, %r9006;
	cvt.u32.u16	%r9008, %rs5850;
	cvt.s32.s8 	%r9009, %r9008;
	mad.lo.s32 	%r9010, %r86, %r9009, %r9001;
	mad.lo.s32 	%r9011, %r87, %r9007, %r9010;
	mad.lo.s32 	%r9012, %r88, %r9005, %r9011;
	mad.lo.s32 	%r9013, %r89, %r9003, %r9012;
	ld.const.v4.u8 	{%rs5858, %rs5859, %rs5860, %rs5861}, [matrix+2928];
	cvt.u32.u16	%r9014, %rs5861;
	cvt.s32.s8 	%r9015, %r9014;
	cvt.u32.u16	%r9016, %rs5860;
	cvt.s32.s8 	%r9017, %r9016;
	cvt.u32.u16	%r9018, %rs5859;
	cvt.s32.s8 	%r9019, %r9018;
	cvt.u32.u16	%r9020, %rs5858;
	cvt.s32.s8 	%r9021, %r9020;
	mad.lo.s32 	%r9022, %r271, %r9021, %r9013;
	mad.lo.s32 	%r9023, %r91, %r9019, %r9022;
	mad.lo.s32 	%r9024, %r93, %r9017, %r9023;
	mad.lo.s32 	%r9025, %r94, %r9015, %r9024;
	ld.const.v4.u8 	{%rs5866, %rs5867, %rs5868, %rs5869}, [matrix+2932];
	cvt.u32.u16	%r9026, %rs5869;
	cvt.s32.s8 	%r9027, %r9026;
	cvt.u32.u16	%r9028, %rs5868;
	cvt.s32.s8 	%r9029, %r9028;
	cvt.u32.u16	%r9030, %rs5867;
	cvt.s32.s8 	%r9031, %r9030;
	cvt.u32.u16	%r9032, %rs5866;
	cvt.s32.s8 	%r9033, %r9032;
	mad.lo.s32 	%r9034, %r96, %r9033, %r9025;
	mad.lo.s32 	%r9035, %r97, %r9031, %r9034;
	mad.lo.s32 	%r9036, %r99, %r9029, %r9035;
	mad.lo.s32 	%r9037, %r100, %r9027, %r9036;
	ld.const.v4.u8 	{%rs5874, %rs5875, %rs5876, %rs5877}, [matrix+2936];
	cvt.u32.u16	%r9038, %rs5877;
	cvt.s32.s8 	%r9039, %r9038;
	cvt.u32.u16	%r9040, %rs5876;
	cvt.s32.s8 	%r9041, %r9040;
	cvt.u32.u16	%r9042, %rs5875;
	cvt.s32.s8 	%r9043, %r9042;
	cvt.u32.u16	%r9044, %rs5874;
	cvt.s32.s8 	%r9045, %r9044;
	mad.lo.s32 	%r9046, %r103, %r9045, %r9037;
	mad.lo.s32 	%r9047, %r104, %r9043, %r9046;
	mad.lo.s32 	%r9048, %r107, %r9041, %r9047;
	mad.lo.s32 	%r9049, %r108, %r9039, %r9048;
	ld.const.v4.u8 	{%rs5882, %rs5883, %rs5884, %rs5885}, [matrix+2940];
	cvt.u32.u16	%r9050, %rs5885;
	cvt.s32.s8 	%r9051, %r9050;
	cvt.u32.u16	%r9052, %rs5884;
	cvt.s32.s8 	%r9053, %r9052;
	cvt.u32.u16	%r9054, %rs5883;
	cvt.s32.s8 	%r9055, %r9054;
	cvt.u32.u16	%r9056, %rs5882;
	cvt.s32.s8 	%r9057, %r9056;
	mad.lo.s32 	%r9058, %r111, %r9057, %r9049;
	mad.lo.s32 	%r9059, %r112, %r9055, %r9058;
	mad.lo.s32 	%r9060, %r114, %r9053, %r9059;
	mad.lo.s32 	%r9061, %r115, %r9051, %r9060;
	shr.u32 	%r9062, %r8869, 6;
	and.b32  	%r9063, %r9062, 240;
	shr.u32 	%r9064, %r9061, 10;
	or.b32  	%r9065, %r9064, %r9063;
	xor.b32  	%r9066, %r31, %r9065;
	cvt.u64.u32	%rd398, %r9066;
	ld.const.v4.u8 	{%rs5890, %rs5891, %rs5892, %rs5893}, [matrix+2944];
	cvt.u32.u16	%r9067, %rs5893;
	cvt.s32.s8 	%r9068, %r9067;
	cvt.u32.u16	%r9069, %rs5892;
	cvt.s32.s8 	%r9070, %r9069;
	cvt.u32.u16	%r9071, %rs5890;
	cvt.s32.s8 	%r9072, %r9071;
	cvt.u32.u16	%r9073, %rs5891;
	cvt.s32.s8 	%r9074, %r9073;
	mul.lo.s32 	%r9075, %r34, %r9074;
	mad.lo.s32 	%r9076, %r124, %r9072, %r9075;
	mad.lo.s32 	%r9077, %r35, %r9070, %r9076;
	mad.lo.s32 	%r9078, %r36, %r9068, %r9077;
	ld.const.v4.u8 	{%rs5898, %rs5899, %rs5900, %rs5901}, [matrix+2948];
	cvt.u32.u16	%r9079, %rs5901;
	cvt.s32.s8 	%r9080, %r9079;
	cvt.u32.u16	%r9081, %rs5900;
	cvt.s32.s8 	%r9082, %r9081;
	cvt.u32.u16	%r9083, %rs5899;
	cvt.s32.s8 	%r9084, %r9083;
	cvt.u32.u16	%r9085, %rs5898;
	cvt.s32.s8 	%r9086, %r9085;
	mad.lo.s32 	%r9087, %r37, %r9086, %r9078;
	mad.lo.s32 	%r9088, %r38, %r9084, %r9087;
	mad.lo.s32 	%r9089, %r39, %r9082, %r9088;
	mad.lo.s32 	%r9090, %r40, %r9080, %r9089;
	ld.const.v4.u8 	{%rs5906, %rs5907, %rs5908, %rs5909}, [matrix+2952];
	cvt.u32.u16	%r9091, %rs5909;
	cvt.s32.s8 	%r9092, %r9091;
	cvt.u32.u16	%r9093, %rs5908;
	cvt.s32.s8 	%r9094, %r9093;
	cvt.u32.u16	%r9095, %rs5907;
	cvt.s32.s8 	%r9096, %r9095;
	cvt.u32.u16	%r9097, %rs5906;
	cvt.s32.s8 	%r9098, %r9097;
	mad.lo.s32 	%r9099, %r42, %r9098, %r9090;
	mad.lo.s32 	%r9100, %r43, %r9096, %r9099;
	mad.lo.s32 	%r9101, %r45, %r9094, %r9100;
	mad.lo.s32 	%r9102, %r46, %r9092, %r9101;
	ld.const.v4.u8 	{%rs5914, %rs5915, %rs5916, %rs5917}, [matrix+2956];
	cvt.u32.u16	%r9103, %rs5917;
	cvt.s32.s8 	%r9104, %r9103;
	cvt.u32.u16	%r9105, %rs5916;
	cvt.s32.s8 	%r9106, %r9105;
	cvt.u32.u16	%r9107, %rs5915;
	cvt.s32.s8 	%r9108, %r9107;
	cvt.u32.u16	%r9109, %rs5914;
	cvt.s32.s8 	%r9110, %r9109;
	mad.lo.s32 	%r9111, %r48, %r9110, %r9102;
	mad.lo.s32 	%r9112, %r49, %r9108, %r9111;
	mad.lo.s32 	%r9113, %r50, %r9106, %r9112;
	mad.lo.s32 	%r9114, %r51, %r9104, %r9113;
	ld.const.v4.u8 	{%rs5922, %rs5923, %rs5924, %rs5925}, [matrix+2960];
	cvt.u32.u16	%r9115, %rs5925;
	cvt.s32.s8 	%r9116, %r9115;
	cvt.u32.u16	%r9117, %rs5924;
	cvt.s32.s8 	%r9118, %r9117;
	cvt.u32.u16	%r9119, %rs5923;
	cvt.s32.s8 	%r9120, %r9119;
	cvt.u32.u16	%r9121, %rs5922;
	cvt.s32.s8 	%r9122, %r9121;
	mad.lo.s32 	%r9123, %r173, %r9122, %r9114;
	mad.lo.s32 	%r9124, %r53, %r9120, %r9123;
	mad.lo.s32 	%r9125, %r54, %r9118, %r9124;
	mad.lo.s32 	%r9126, %r55, %r9116, %r9125;
	ld.const.v4.u8 	{%rs5930, %rs5931, %rs5932, %rs5933}, [matrix+2964];
	cvt.u32.u16	%r9127, %rs5933;
	cvt.s32.s8 	%r9128, %r9127;
	cvt.u32.u16	%r9129, %rs5932;
	cvt.s32.s8 	%r9130, %r9129;
	cvt.u32.u16	%r9131, %rs5931;
	cvt.s32.s8 	%r9132, %r9131;
	cvt.u32.u16	%r9133, %rs5930;
	cvt.s32.s8 	%r9134, %r9133;
	mad.lo.s32 	%r9135, %r56, %r9134, %r9126;
	mad.lo.s32 	%r9136, %r57, %r9132, %r9135;
	mad.lo.s32 	%r9137, %r58, %r9130, %r9136;
	mad.lo.s32 	%r9138, %r59, %r9128, %r9137;
	ld.const.v4.u8 	{%rs5938, %rs5939, %rs5940, %rs5941}, [matrix+2968];
	cvt.u32.u16	%r9139, %rs5941;
	cvt.s32.s8 	%r9140, %r9139;
	cvt.u32.u16	%r9141, %rs5940;
	cvt.s32.s8 	%r9142, %r9141;
	cvt.u32.u16	%r9143, %rs5939;
	cvt.s32.s8 	%r9144, %r9143;
	cvt.u32.u16	%r9145, %rs5938;
	cvt.s32.s8 	%r9146, %r9145;
	mad.lo.s32 	%r9147, %r61, %r9146, %r9138;
	mad.lo.s32 	%r9148, %r62, %r9144, %r9147;
	mad.lo.s32 	%r9149, %r64, %r9142, %r9148;
	mad.lo.s32 	%r9150, %r65, %r9140, %r9149;
	ld.const.v4.u8 	{%rs5946, %rs5947, %rs5948, %rs5949}, [matrix+2972];
	cvt.u32.u16	%r9151, %rs5949;
	cvt.s32.s8 	%r9152, %r9151;
	cvt.u32.u16	%r9153, %rs5948;
	cvt.s32.s8 	%r9154, %r9153;
	cvt.u32.u16	%r9155, %rs5947;
	cvt.s32.s8 	%r9156, %r9155;
	cvt.u32.u16	%r9157, %rs5946;
	cvt.s32.s8 	%r9158, %r9157;
	mad.lo.s32 	%r9159, %r67, %r9158, %r9150;
	mad.lo.s32 	%r9160, %r68, %r9156, %r9159;
	mad.lo.s32 	%r9161, %r69, %r9154, %r9160;
	mad.lo.s32 	%r9162, %r70, %r9152, %r9161;
	ld.const.v4.u8 	{%rs5954, %rs5955, %rs5956, %rs5957}, [matrix+2976];
	cvt.u32.u16	%r9163, %rs5957;
	cvt.s32.s8 	%r9164, %r9163;
	cvt.u32.u16	%r9165, %rs5956;
	cvt.s32.s8 	%r9166, %r9165;
	cvt.u32.u16	%r9167, %rs5955;
	cvt.s32.s8 	%r9168, %r9167;
	cvt.u32.u16	%r9169, %rs5954;
	cvt.s32.s8 	%r9170, %r9169;
	mad.lo.s32 	%r9171, %r222, %r9170, %r9162;
	mad.lo.s32 	%r9172, %r72, %r9168, %r9171;
	mad.lo.s32 	%r9173, %r73, %r9166, %r9172;
	mad.lo.s32 	%r9174, %r74, %r9164, %r9173;
	ld.const.v4.u8 	{%rs5962, %rs5963, %rs5964, %rs5965}, [matrix+2980];
	cvt.u32.u16	%r9175, %rs5965;
	cvt.s32.s8 	%r9176, %r9175;
	cvt.u32.u16	%r9177, %rs5964;
	cvt.s32.s8 	%r9178, %r9177;
	cvt.u32.u16	%r9179, %rs5963;
	cvt.s32.s8 	%r9180, %r9179;
	cvt.u32.u16	%r9181, %rs5962;
	cvt.s32.s8 	%r9182, %r9181;
	mad.lo.s32 	%r9183, %r75, %r9182, %r9174;
	mad.lo.s32 	%r9184, %r76, %r9180, %r9183;
	mad.lo.s32 	%r9185, %r77, %r9178, %r9184;
	mad.lo.s32 	%r9186, %r78, %r9176, %r9185;
	ld.const.v4.u8 	{%rs5970, %rs5971, %rs5972, %rs5973}, [matrix+2984];
	cvt.u32.u16	%r9187, %rs5973;
	cvt.s32.s8 	%r9188, %r9187;
	cvt.u32.u16	%r9189, %rs5972;
	cvt.s32.s8 	%r9190, %r9189;
	cvt.u32.u16	%r9191, %rs5971;
	cvt.s32.s8 	%r9192, %r9191;
	cvt.u32.u16	%r9193, %rs5970;
	cvt.s32.s8 	%r9194, %r9193;
	mad.lo.s32 	%r9195, %r80, %r9194, %r9186;
	mad.lo.s32 	%r9196, %r81, %r9192, %r9195;
	mad.lo.s32 	%r9197, %r83, %r9190, %r9196;
	mad.lo.s32 	%r9198, %r84, %r9188, %r9197;
	ld.const.v4.u8 	{%rs5978, %rs5979, %rs5980, %rs5981}, [matrix+2988];
	cvt.u32.u16	%r9199, %rs5981;
	cvt.s32.s8 	%r9200, %r9199;
	cvt.u32.u16	%r9201, %rs5980;
	cvt.s32.s8 	%r9202, %r9201;
	cvt.u32.u16	%r9203, %rs5979;
	cvt.s32.s8 	%r9204, %r9203;
	cvt.u32.u16	%r9205, %rs5978;
	cvt.s32.s8 	%r9206, %r9205;
	mad.lo.s32 	%r9207, %r86, %r9206, %r9198;
	mad.lo.s32 	%r9208, %r87, %r9204, %r9207;
	mad.lo.s32 	%r9209, %r88, %r9202, %r9208;
	mad.lo.s32 	%r9210, %r89, %r9200, %r9209;
	ld.const.v4.u8 	{%rs5986, %rs5987, %rs5988, %rs5989}, [matrix+2992];
	cvt.u32.u16	%r9211, %rs5989;
	cvt.s32.s8 	%r9212, %r9211;
	cvt.u32.u16	%r9213, %rs5988;
	cvt.s32.s8 	%r9214, %r9213;
	cvt.u32.u16	%r9215, %rs5987;
	cvt.s32.s8 	%r9216, %r9215;
	cvt.u32.u16	%r9217, %rs5986;
	cvt.s32.s8 	%r9218, %r9217;
	mad.lo.s32 	%r9219, %r271, %r9218, %r9210;
	mad.lo.s32 	%r9220, %r91, %r9216, %r9219;
	mad.lo.s32 	%r9221, %r93, %r9214, %r9220;
	mad.lo.s32 	%r9222, %r94, %r9212, %r9221;
	ld.const.v4.u8 	{%rs5994, %rs5995, %rs5996, %rs5997}, [matrix+2996];
	cvt.u32.u16	%r9223, %rs5997;
	cvt.s32.s8 	%r9224, %r9223;
	cvt.u32.u16	%r9225, %rs5996;
	cvt.s32.s8 	%r9226, %r9225;
	cvt.u32.u16	%r9227, %rs5995;
	cvt.s32.s8 	%r9228, %r9227;
	cvt.u32.u16	%r9229, %rs5994;
	cvt.s32.s8 	%r9230, %r9229;
	mad.lo.s32 	%r9231, %r96, %r9230, %r9222;
	mad.lo.s32 	%r9232, %r97, %r9228, %r9231;
	mad.lo.s32 	%r9233, %r99, %r9226, %r9232;
	mad.lo.s32 	%r9234, %r100, %r9224, %r9233;
	ld.const.v4.u8 	{%rs6002, %rs6003, %rs6004, %rs6005}, [matrix+3000];
	cvt.u32.u16	%r9235, %rs6005;
	cvt.s32.s8 	%r9236, %r9235;
	cvt.u32.u16	%r9237, %rs6004;
	cvt.s32.s8 	%r9238, %r9237;
	cvt.u32.u16	%r9239, %rs6003;
	cvt.s32.s8 	%r9240, %r9239;
	cvt.u32.u16	%r9241, %rs6002;
	cvt.s32.s8 	%r9242, %r9241;
	mad.lo.s32 	%r9243, %r103, %r9242, %r9234;
	mad.lo.s32 	%r9244, %r104, %r9240, %r9243;
	mad.lo.s32 	%r9245, %r107, %r9238, %r9244;
	mad.lo.s32 	%r9246, %r108, %r9236, %r9245;
	ld.const.v4.u8 	{%rs6010, %rs6011, %rs6012, %rs6013}, [matrix+3004];
	cvt.u32.u16	%r9247, %rs6013;
	cvt.s32.s8 	%r9248, %r9247;
	cvt.u32.u16	%r9249, %rs6012;
	cvt.s32.s8 	%r9250, %r9249;
	cvt.u32.u16	%r9251, %rs6011;
	cvt.s32.s8 	%r9252, %r9251;
	cvt.u32.u16	%r9253, %rs6010;
	cvt.s32.s8 	%r9254, %r9253;
	mad.lo.s32 	%r9255, %r111, %r9254, %r9246;
	mad.lo.s32 	%r9256, %r112, %r9252, %r9255;
	mad.lo.s32 	%r9257, %r114, %r9250, %r9256;
	mad.lo.s32 	%r9258, %r115, %r9248, %r9257;
	ld.const.v4.u8 	{%rs6018, %rs6019, %rs6020, %rs6021}, [matrix+3008];
	cvt.u32.u16	%r9259, %rs6021;
	cvt.s32.s8 	%r9260, %r9259;
	cvt.u32.u16	%r9261, %rs6020;
	cvt.s32.s8 	%r9262, %r9261;
	cvt.u32.u16	%r9263, %rs6018;
	cvt.s32.s8 	%r9264, %r9263;
	cvt.u32.u16	%r9265, %rs6019;
	cvt.s32.s8 	%r9266, %r9265;
	mul.lo.s32 	%r9267, %r34, %r9266;
	mad.lo.s32 	%r9268, %r124, %r9264, %r9267;
	mad.lo.s32 	%r9269, %r35, %r9262, %r9268;
	mad.lo.s32 	%r9270, %r36, %r9260, %r9269;
	ld.const.v4.u8 	{%rs6026, %rs6027, %rs6028, %rs6029}, [matrix+3012];
	cvt.u32.u16	%r9271, %rs6029;
	cvt.s32.s8 	%r9272, %r9271;
	cvt.u32.u16	%r9273, %rs6028;
	cvt.s32.s8 	%r9274, %r9273;
	cvt.u32.u16	%r9275, %rs6027;
	cvt.s32.s8 	%r9276, %r9275;
	cvt.u32.u16	%r9277, %rs6026;
	cvt.s32.s8 	%r9278, %r9277;
	mad.lo.s32 	%r9279, %r37, %r9278, %r9270;
	mad.lo.s32 	%r9280, %r38, %r9276, %r9279;
	mad.lo.s32 	%r9281, %r39, %r9274, %r9280;
	mad.lo.s32 	%r9282, %r40, %r9272, %r9281;
	ld.const.v4.u8 	{%rs6034, %rs6035, %rs6036, %rs6037}, [matrix+3016];
	cvt.u32.u16	%r9283, %rs6037;
	cvt.s32.s8 	%r9284, %r9283;
	cvt.u32.u16	%r9285, %rs6036;
	cvt.s32.s8 	%r9286, %r9285;
	cvt.u32.u16	%r9287, %rs6035;
	cvt.s32.s8 	%r9288, %r9287;
	cvt.u32.u16	%r9289, %rs6034;
	cvt.s32.s8 	%r9290, %r9289;
	mad.lo.s32 	%r9291, %r42, %r9290, %r9282;
	mad.lo.s32 	%r9292, %r43, %r9288, %r9291;
	mad.lo.s32 	%r9293, %r45, %r9286, %r9292;
	mad.lo.s32 	%r9294, %r46, %r9284, %r9293;
	ld.const.v4.u8 	{%rs6042, %rs6043, %rs6044, %rs6045}, [matrix+3020];
	cvt.u32.u16	%r9295, %rs6045;
	cvt.s32.s8 	%r9296, %r9295;
	cvt.u32.u16	%r9297, %rs6044;
	cvt.s32.s8 	%r9298, %r9297;
	cvt.u32.u16	%r9299, %rs6043;
	cvt.s32.s8 	%r9300, %r9299;
	cvt.u32.u16	%r9301, %rs6042;
	cvt.s32.s8 	%r9302, %r9301;
	mad.lo.s32 	%r9303, %r48, %r9302, %r9294;
	mad.lo.s32 	%r9304, %r49, %r9300, %r9303;
	mad.lo.s32 	%r9305, %r50, %r9298, %r9304;
	mad.lo.s32 	%r9306, %r51, %r9296, %r9305;
	ld.const.v4.u8 	{%rs6050, %rs6051, %rs6052, %rs6053}, [matrix+3024];
	cvt.u32.u16	%r9307, %rs6053;
	cvt.s32.s8 	%r9308, %r9307;
	cvt.u32.u16	%r9309, %rs6052;
	cvt.s32.s8 	%r9310, %r9309;
	cvt.u32.u16	%r9311, %rs6051;
	cvt.s32.s8 	%r9312, %r9311;
	cvt.u32.u16	%r9313, %rs6050;
	cvt.s32.s8 	%r9314, %r9313;
	mad.lo.s32 	%r9315, %r173, %r9314, %r9306;
	mad.lo.s32 	%r9316, %r53, %r9312, %r9315;
	mad.lo.s32 	%r9317, %r54, %r9310, %r9316;
	mad.lo.s32 	%r9318, %r55, %r9308, %r9317;
	ld.const.v4.u8 	{%rs6058, %rs6059, %rs6060, %rs6061}, [matrix+3028];
	cvt.u32.u16	%r9319, %rs6061;
	cvt.s32.s8 	%r9320, %r9319;
	cvt.u32.u16	%r9321, %rs6060;
	cvt.s32.s8 	%r9322, %r9321;
	cvt.u32.u16	%r9323, %rs6059;
	cvt.s32.s8 	%r9324, %r9323;
	cvt.u32.u16	%r9325, %rs6058;
	cvt.s32.s8 	%r9326, %r9325;
	mad.lo.s32 	%r9327, %r56, %r9326, %r9318;
	mad.lo.s32 	%r9328, %r57, %r9324, %r9327;
	mad.lo.s32 	%r9329, %r58, %r9322, %r9328;
	mad.lo.s32 	%r9330, %r59, %r9320, %r9329;
	ld.const.v4.u8 	{%rs6066, %rs6067, %rs6068, %rs6069}, [matrix+3032];
	cvt.u32.u16	%r9331, %rs6069;
	cvt.s32.s8 	%r9332, %r9331;
	cvt.u32.u16	%r9333, %rs6068;
	cvt.s32.s8 	%r9334, %r9333;
	cvt.u32.u16	%r9335, %rs6067;
	cvt.s32.s8 	%r9336, %r9335;
	cvt.u32.u16	%r9337, %rs6066;
	cvt.s32.s8 	%r9338, %r9337;
	mad.lo.s32 	%r9339, %r61, %r9338, %r9330;
	mad.lo.s32 	%r9340, %r62, %r9336, %r9339;
	mad.lo.s32 	%r9341, %r64, %r9334, %r9340;
	mad.lo.s32 	%r9342, %r65, %r9332, %r9341;
	ld.const.v4.u8 	{%rs6074, %rs6075, %rs6076, %rs6077}, [matrix+3036];
	cvt.u32.u16	%r9343, %rs6077;
	cvt.s32.s8 	%r9344, %r9343;
	cvt.u32.u16	%r9345, %rs6076;
	cvt.s32.s8 	%r9346, %r9345;
	cvt.u32.u16	%r9347, %rs6075;
	cvt.s32.s8 	%r9348, %r9347;
	cvt.u32.u16	%r9349, %rs6074;
	cvt.s32.s8 	%r9350, %r9349;
	mad.lo.s32 	%r9351, %r67, %r9350, %r9342;
	mad.lo.s32 	%r9352, %r68, %r9348, %r9351;
	mad.lo.s32 	%r9353, %r69, %r9346, %r9352;
	mad.lo.s32 	%r9354, %r70, %r9344, %r9353;
	ld.const.v4.u8 	{%rs6082, %rs6083, %rs6084, %rs6085}, [matrix+3040];
	cvt.u32.u16	%r9355, %rs6085;
	cvt.s32.s8 	%r9356, %r9355;
	cvt.u32.u16	%r9357, %rs6084;
	cvt.s32.s8 	%r9358, %r9357;
	cvt.u32.u16	%r9359, %rs6083;
	cvt.s32.s8 	%r9360, %r9359;
	cvt.u32.u16	%r9361, %rs6082;
	cvt.s32.s8 	%r9362, %r9361;
	mad.lo.s32 	%r9363, %r222, %r9362, %r9354;
	mad.lo.s32 	%r9364, %r72, %r9360, %r9363;
	mad.lo.s32 	%r9365, %r73, %r9358, %r9364;
	mad.lo.s32 	%r9366, %r74, %r9356, %r9365;
	ld.const.v4.u8 	{%rs6090, %rs6091, %rs6092, %rs6093}, [matrix+3044];
	cvt.u32.u16	%r9367, %rs6093;
	cvt.s32.s8 	%r9368, %r9367;
	cvt.u32.u16	%r9369, %rs6092;
	cvt.s32.s8 	%r9370, %r9369;
	cvt.u32.u16	%r9371, %rs6091;
	cvt.s32.s8 	%r9372, %r9371;
	cvt.u32.u16	%r9373, %rs6090;
	cvt.s32.s8 	%r9374, %r9373;
	mad.lo.s32 	%r9375, %r75, %r9374, %r9366;
	mad.lo.s32 	%r9376, %r76, %r9372, %r9375;
	mad.lo.s32 	%r9377, %r77, %r9370, %r9376;
	mad.lo.s32 	%r9378, %r78, %r9368, %r9377;
	ld.const.v4.u8 	{%rs6098, %rs6099, %rs6100, %rs6101}, [matrix+3048];
	cvt.u32.u16	%r9379, %rs6101;
	cvt.s32.s8 	%r9380, %r9379;
	cvt.u32.u16	%r9381, %rs6100;
	cvt.s32.s8 	%r9382, %r9381;
	cvt.u32.u16	%r9383, %rs6099;
	cvt.s32.s8 	%r9384, %r9383;
	cvt.u32.u16	%r9385, %rs6098;
	cvt.s32.s8 	%r9386, %r9385;
	mad.lo.s32 	%r9387, %r80, %r9386, %r9378;
	mad.lo.s32 	%r9388, %r81, %r9384, %r9387;
	mad.lo.s32 	%r9389, %r83, %r9382, %r9388;
	mad.lo.s32 	%r9390, %r84, %r9380, %r9389;
	ld.const.v4.u8 	{%rs6106, %rs6107, %rs6108, %rs6109}, [matrix+3052];
	cvt.u32.u16	%r9391, %rs6109;
	cvt.s32.s8 	%r9392, %r9391;
	cvt.u32.u16	%r9393, %rs6108;
	cvt.s32.s8 	%r9394, %r9393;
	cvt.u32.u16	%r9395, %rs6107;
	cvt.s32.s8 	%r9396, %r9395;
	cvt.u32.u16	%r9397, %rs6106;
	cvt.s32.s8 	%r9398, %r9397;
	mad.lo.s32 	%r9399, %r86, %r9398, %r9390;
	mad.lo.s32 	%r9400, %r87, %r9396, %r9399;
	mad.lo.s32 	%r9401, %r88, %r9394, %r9400;
	mad.lo.s32 	%r9402, %r89, %r9392, %r9401;
	ld.const.v4.u8 	{%rs6114, %rs6115, %rs6116, %rs6117}, [matrix+3056];
	cvt.u32.u16	%r9403, %rs6117;
	cvt.s32.s8 	%r9404, %r9403;
	cvt.u32.u16	%r9405, %rs6116;
	cvt.s32.s8 	%r9406, %r9405;
	cvt.u32.u16	%r9407, %rs6115;
	cvt.s32.s8 	%r9408, %r9407;
	cvt.u32.u16	%r9409, %rs6114;
	cvt.s32.s8 	%r9410, %r9409;
	mad.lo.s32 	%r9411, %r271, %r9410, %r9402;
	mad.lo.s32 	%r9412, %r91, %r9408, %r9411;
	mad.lo.s32 	%r9413, %r93, %r9406, %r9412;
	mad.lo.s32 	%r9414, %r94, %r9404, %r9413;
	ld.const.v4.u8 	{%rs6122, %rs6123, %rs6124, %rs6125}, [matrix+3060];
	cvt.u32.u16	%r9415, %rs6125;
	cvt.s32.s8 	%r9416, %r9415;
	cvt.u32.u16	%r9417, %rs6124;
	cvt.s32.s8 	%r9418, %r9417;
	cvt.u32.u16	%r9419, %rs6123;
	cvt.s32.s8 	%r9420, %r9419;
	cvt.u32.u16	%r9421, %rs6122;
	cvt.s32.s8 	%r9422, %r9421;
	mad.lo.s32 	%r9423, %r96, %r9422, %r9414;
	mad.lo.s32 	%r9424, %r97, %r9420, %r9423;
	mad.lo.s32 	%r9425, %r99, %r9418, %r9424;
	mad.lo.s32 	%r9426, %r100, %r9416, %r9425;
	ld.const.v4.u8 	{%rs6130, %rs6131, %rs6132, %rs6133}, [matrix+3064];
	cvt.u32.u16	%r9427, %rs6133;
	cvt.s32.s8 	%r9428, %r9427;
	cvt.u32.u16	%r9429, %rs6132;
	cvt.s32.s8 	%r9430, %r9429;
	cvt.u32.u16	%r9431, %rs6131;
	cvt.s32.s8 	%r9432, %r9431;
	cvt.u32.u16	%r9433, %rs6130;
	cvt.s32.s8 	%r9434, %r9433;
	mad.lo.s32 	%r9435, %r103, %r9434, %r9426;
	mad.lo.s32 	%r9436, %r104, %r9432, %r9435;
	mad.lo.s32 	%r9437, %r107, %r9430, %r9436;
	mad.lo.s32 	%r9438, %r108, %r9428, %r9437;
	ld.const.v4.u8 	{%rs6138, %rs6139, %rs6140, %rs6141}, [matrix+3068];
	cvt.u32.u16	%r9439, %rs6141;
	cvt.s32.s8 	%r9440, %r9439;
	cvt.u32.u16	%r9441, %rs6140;
	cvt.s32.s8 	%r9442, %r9441;
	cvt.u32.u16	%r9443, %rs6139;
	cvt.s32.s8 	%r9444, %r9443;
	cvt.u32.u16	%r9445, %rs6138;
	cvt.s32.s8 	%r9446, %r9445;
	mad.lo.s32 	%r9447, %r111, %r9446, %r9438;
	mad.lo.s32 	%r9448, %r112, %r9444, %r9447;
	mad.lo.s32 	%r9449, %r114, %r9442, %r9448;
	mad.lo.s32 	%r9450, %r115, %r9440, %r9449;
	shr.u32 	%r9451, %r9258, 6;
	and.b32  	%r9452, %r9451, 240;
	shr.u32 	%r9453, %r9450, 10;
	or.b32  	%r9454, %r9453, %r9452;
	xor.b32  	%r9455, %r32, %r9454;
	ld.const.v4.u8 	{%rs6146, %rs6147, %rs6148, %rs6149}, [matrix+3072];
	cvt.u32.u16	%r9456, %rs6149;
	cvt.s32.s8 	%r9457, %r9456;
	cvt.u32.u16	%r9458, %rs6148;
	cvt.s32.s8 	%r9459, %r9458;
	cvt.u32.u16	%r9460, %rs6146;
	cvt.s32.s8 	%r9461, %r9460;
	cvt.u32.u16	%r9462, %rs6147;
	cvt.s32.s8 	%r9463, %r9462;
	mul.lo.s32 	%r9464, %r34, %r9463;
	mad.lo.s32 	%r9465, %r124, %r9461, %r9464;
	mad.lo.s32 	%r9466, %r35, %r9459, %r9465;
	mad.lo.s32 	%r9467, %r36, %r9457, %r9466;
	ld.const.v4.u8 	{%rs6154, %rs6155, %rs6156, %rs6157}, [matrix+3076];
	cvt.u32.u16	%r9468, %rs6157;
	cvt.s32.s8 	%r9469, %r9468;
	cvt.u32.u16	%r9470, %rs6156;
	cvt.s32.s8 	%r9471, %r9470;
	cvt.u32.u16	%r9472, %rs6155;
	cvt.s32.s8 	%r9473, %r9472;
	cvt.u32.u16	%r9474, %rs6154;
	cvt.s32.s8 	%r9475, %r9474;
	mad.lo.s32 	%r9476, %r37, %r9475, %r9467;
	mad.lo.s32 	%r9477, %r38, %r9473, %r9476;
	mad.lo.s32 	%r9478, %r39, %r9471, %r9477;
	mad.lo.s32 	%r9479, %r40, %r9469, %r9478;
	ld.const.v4.u8 	{%rs6162, %rs6163, %rs6164, %rs6165}, [matrix+3080];
	cvt.u32.u16	%r9480, %rs6165;
	cvt.s32.s8 	%r9481, %r9480;
	cvt.u32.u16	%r9482, %rs6164;
	cvt.s32.s8 	%r9483, %r9482;
	cvt.u32.u16	%r9484, %rs6163;
	cvt.s32.s8 	%r9485, %r9484;
	cvt.u32.u16	%r9486, %rs6162;
	cvt.s32.s8 	%r9487, %r9486;
	mad.lo.s32 	%r9488, %r42, %r9487, %r9479;
	mad.lo.s32 	%r9489, %r43, %r9485, %r9488;
	mad.lo.s32 	%r9490, %r45, %r9483, %r9489;
	mad.lo.s32 	%r9491, %r46, %r9481, %r9490;
	ld.const.v4.u8 	{%rs6170, %rs6171, %rs6172, %rs6173}, [matrix+3084];
	cvt.u32.u16	%r9492, %rs6173;
	cvt.s32.s8 	%r9493, %r9492;
	cvt.u32.u16	%r9494, %rs6172;
	cvt.s32.s8 	%r9495, %r9494;
	cvt.u32.u16	%r9496, %rs6171;
	cvt.s32.s8 	%r9497, %r9496;
	cvt.u32.u16	%r9498, %rs6170;
	cvt.s32.s8 	%r9499, %r9498;
	mad.lo.s32 	%r9500, %r48, %r9499, %r9491;
	mad.lo.s32 	%r9501, %r49, %r9497, %r9500;
	mad.lo.s32 	%r9502, %r50, %r9495, %r9501;
	mad.lo.s32 	%r9503, %r51, %r9493, %r9502;
	ld.const.v4.u8 	{%rs6178, %rs6179, %rs6180, %rs6181}, [matrix+3088];
	cvt.u32.u16	%r9504, %rs6181;
	cvt.s32.s8 	%r9505, %r9504;
	cvt.u32.u16	%r9506, %rs6180;
	cvt.s32.s8 	%r9507, %r9506;
	cvt.u32.u16	%r9508, %rs6179;
	cvt.s32.s8 	%r9509, %r9508;
	cvt.u32.u16	%r9510, %rs6178;
	cvt.s32.s8 	%r9511, %r9510;
	mad.lo.s32 	%r9512, %r173, %r9511, %r9503;
	mad.lo.s32 	%r9513, %r53, %r9509, %r9512;
	mad.lo.s32 	%r9514, %r54, %r9507, %r9513;
	mad.lo.s32 	%r9515, %r55, %r9505, %r9514;
	ld.const.v4.u8 	{%rs6186, %rs6187, %rs6188, %rs6189}, [matrix+3092];
	cvt.u32.u16	%r9516, %rs6189;
	cvt.s32.s8 	%r9517, %r9516;
	cvt.u32.u16	%r9518, %rs6188;
	cvt.s32.s8 	%r9519, %r9518;
	cvt.u32.u16	%r9520, %rs6187;
	cvt.s32.s8 	%r9521, %r9520;
	cvt.u32.u16	%r9522, %rs6186;
	cvt.s32.s8 	%r9523, %r9522;
	mad.lo.s32 	%r9524, %r56, %r9523, %r9515;
	mad.lo.s32 	%r9525, %r57, %r9521, %r9524;
	mad.lo.s32 	%r9526, %r58, %r9519, %r9525;
	mad.lo.s32 	%r9527, %r59, %r9517, %r9526;
	ld.const.v4.u8 	{%rs6194, %rs6195, %rs6196, %rs6197}, [matrix+3096];
	cvt.u32.u16	%r9528, %rs6197;
	cvt.s32.s8 	%r9529, %r9528;
	cvt.u32.u16	%r9530, %rs6196;
	cvt.s32.s8 	%r9531, %r9530;
	cvt.u32.u16	%r9532, %rs6195;
	cvt.s32.s8 	%r9533, %r9532;
	cvt.u32.u16	%r9534, %rs6194;
	cvt.s32.s8 	%r9535, %r9534;
	mad.lo.s32 	%r9536, %r61, %r9535, %r9527;
	mad.lo.s32 	%r9537, %r62, %r9533, %r9536;
	mad.lo.s32 	%r9538, %r64, %r9531, %r9537;
	mad.lo.s32 	%r9539, %r65, %r9529, %r9538;
	ld.const.v4.u8 	{%rs6202, %rs6203, %rs6204, %rs6205}, [matrix+3100];
	cvt.u32.u16	%r9540, %rs6205;
	cvt.s32.s8 	%r9541, %r9540;
	cvt.u32.u16	%r9542, %rs6204;
	cvt.s32.s8 	%r9543, %r9542;
	cvt.u32.u16	%r9544, %rs6203;
	cvt.s32.s8 	%r9545, %r9544;
	cvt.u32.u16	%r9546, %rs6202;
	cvt.s32.s8 	%r9547, %r9546;
	mad.lo.s32 	%r9548, %r67, %r9547, %r9539;
	mad.lo.s32 	%r9549, %r68, %r9545, %r9548;
	mad.lo.s32 	%r9550, %r69, %r9543, %r9549;
	mad.lo.s32 	%r9551, %r70, %r9541, %r9550;
	ld.const.v4.u8 	{%rs6210, %rs6211, %rs6212, %rs6213}, [matrix+3104];
	cvt.u32.u16	%r9552, %rs6213;
	cvt.s32.s8 	%r9553, %r9552;
	cvt.u32.u16	%r9554, %rs6212;
	cvt.s32.s8 	%r9555, %r9554;
	cvt.u32.u16	%r9556, %rs6211;
	cvt.s32.s8 	%r9557, %r9556;
	cvt.u32.u16	%r9558, %rs6210;
	cvt.s32.s8 	%r9559, %r9558;
	mad.lo.s32 	%r9560, %r222, %r9559, %r9551;
	mad.lo.s32 	%r9561, %r72, %r9557, %r9560;
	mad.lo.s32 	%r9562, %r73, %r9555, %r9561;
	mad.lo.s32 	%r9563, %r74, %r9553, %r9562;
	ld.const.v4.u8 	{%rs6218, %rs6219, %rs6220, %rs6221}, [matrix+3108];
	cvt.u32.u16	%r9564, %rs6221;
	cvt.s32.s8 	%r9565, %r9564;
	cvt.u32.u16	%r9566, %rs6220;
	cvt.s32.s8 	%r9567, %r9566;
	cvt.u32.u16	%r9568, %rs6219;
	cvt.s32.s8 	%r9569, %r9568;
	cvt.u32.u16	%r9570, %rs6218;
	cvt.s32.s8 	%r9571, %r9570;
	mad.lo.s32 	%r9572, %r75, %r9571, %r9563;
	mad.lo.s32 	%r9573, %r76, %r9569, %r9572;
	mad.lo.s32 	%r9574, %r77, %r9567, %r9573;
	mad.lo.s32 	%r9575, %r78, %r9565, %r9574;
	ld.const.v4.u8 	{%rs6226, %rs6227, %rs6228, %rs6229}, [matrix+3112];
	cvt.u32.u16	%r9576, %rs6229;
	cvt.s32.s8 	%r9577, %r9576;
	cvt.u32.u16	%r9578, %rs6228;
	cvt.s32.s8 	%r9579, %r9578;
	cvt.u32.u16	%r9580, %rs6227;
	cvt.s32.s8 	%r9581, %r9580;
	cvt.u32.u16	%r9582, %rs6226;
	cvt.s32.s8 	%r9583, %r9582;
	mad.lo.s32 	%r9584, %r80, %r9583, %r9575;
	mad.lo.s32 	%r9585, %r81, %r9581, %r9584;
	mad.lo.s32 	%r9586, %r83, %r9579, %r9585;
	mad.lo.s32 	%r9587, %r84, %r9577, %r9586;
	ld.const.v4.u8 	{%rs6234, %rs6235, %rs6236, %rs6237}, [matrix+3116];
	cvt.u32.u16	%r9588, %rs6237;
	cvt.s32.s8 	%r9589, %r9588;
	cvt.u32.u16	%r9590, %rs6236;
	cvt.s32.s8 	%r9591, %r9590;
	cvt.u32.u16	%r9592, %rs6235;
	cvt.s32.s8 	%r9593, %r9592;
	cvt.u32.u16	%r9594, %rs6234;
	cvt.s32.s8 	%r9595, %r9594;
	mad.lo.s32 	%r9596, %r86, %r9595, %r9587;
	mad.lo.s32 	%r9597, %r87, %r9593, %r9596;
	mad.lo.s32 	%r9598, %r88, %r9591, %r9597;
	mad.lo.s32 	%r9599, %r89, %r9589, %r9598;
	ld.const.v4.u8 	{%rs6242, %rs6243, %rs6244, %rs6245}, [matrix+3120];
	cvt.u32.u16	%r9600, %rs6245;
	cvt.s32.s8 	%r9601, %r9600;
	cvt.u32.u16	%r9602, %rs6244;
	cvt.s32.s8 	%r9603, %r9602;
	cvt.u32.u16	%r9604, %rs6243;
	cvt.s32.s8 	%r9605, %r9604;
	cvt.u32.u16	%r9606, %rs6242;
	cvt.s32.s8 	%r9607, %r9606;
	mad.lo.s32 	%r9608, %r271, %r9607, %r9599;
	mad.lo.s32 	%r9609, %r91, %r9605, %r9608;
	mad.lo.s32 	%r9610, %r93, %r9603, %r9609;
	mad.lo.s32 	%r9611, %r94, %r9601, %r9610;
	ld.const.v4.u8 	{%rs6250, %rs6251, %rs6252, %rs6253}, [matrix+3124];
	cvt.u32.u16	%r9612, %rs6253;
	cvt.s32.s8 	%r9613, %r9612;
	cvt.u32.u16	%r9614, %rs6252;
	cvt.s32.s8 	%r9615, %r9614;
	cvt.u32.u16	%r9616, %rs6251;
	cvt.s32.s8 	%r9617, %r9616;
	cvt.u32.u16	%r9618, %rs6250;
	cvt.s32.s8 	%r9619, %r9618;
	mad.lo.s32 	%r9620, %r96, %r9619, %r9611;
	mad.lo.s32 	%r9621, %r97, %r9617, %r9620;
	mad.lo.s32 	%r9622, %r99, %r9615, %r9621;
	mad.lo.s32 	%r9623, %r100, %r9613, %r9622;
	ld.const.v4.u8 	{%rs6258, %rs6259, %rs6260, %rs6261}, [matrix+3128];
	cvt.u32.u16	%r9624, %rs6261;
	cvt.s32.s8 	%r9625, %r9624;
	cvt.u32.u16	%r9626, %rs6260;
	cvt.s32.s8 	%r9627, %r9626;
	cvt.u32.u16	%r9628, %rs6259;
	cvt.s32.s8 	%r9629, %r9628;
	cvt.u32.u16	%r9630, %rs6258;
	cvt.s32.s8 	%r9631, %r9630;
	mad.lo.s32 	%r9632, %r103, %r9631, %r9623;
	mad.lo.s32 	%r9633, %r104, %r9629, %r9632;
	mad.lo.s32 	%r9634, %r107, %r9627, %r9633;
	mad.lo.s32 	%r9635, %r108, %r9625, %r9634;
	ld.const.v4.u8 	{%rs6266, %rs6267, %rs6268, %rs6269}, [matrix+3132];
	cvt.u32.u16	%r9636, %rs6269;
	cvt.s32.s8 	%r9637, %r9636;
	cvt.u32.u16	%r9638, %rs6268;
	cvt.s32.s8 	%r9639, %r9638;
	cvt.u32.u16	%r9640, %rs6267;
	cvt.s32.s8 	%r9641, %r9640;
	cvt.u32.u16	%r9642, %rs6266;
	cvt.s32.s8 	%r9643, %r9642;
	mad.lo.s32 	%r9644, %r111, %r9643, %r9635;
	mad.lo.s32 	%r9645, %r112, %r9641, %r9644;
	mad.lo.s32 	%r9646, %r114, %r9639, %r9645;
	mad.lo.s32 	%r9647, %r115, %r9637, %r9646;
	ld.const.v4.u8 	{%rs6274, %rs6275, %rs6276, %rs6277}, [matrix+3136];
	cvt.u32.u16	%r9648, %rs6277;
	cvt.s32.s8 	%r9649, %r9648;
	cvt.u32.u16	%r9650, %rs6276;
	cvt.s32.s8 	%r9651, %r9650;
	cvt.u32.u16	%r9652, %rs6274;
	cvt.s32.s8 	%r9653, %r9652;
	cvt.u32.u16	%r9654, %rs6275;
	cvt.s32.s8 	%r9655, %r9654;
	mul.lo.s32 	%r9656, %r34, %r9655;
	mad.lo.s32 	%r9657, %r124, %r9653, %r9656;
	mad.lo.s32 	%r9658, %r35, %r9651, %r9657;
	mad.lo.s32 	%r9659, %r36, %r9649, %r9658;
	ld.const.v4.u8 	{%rs6282, %rs6283, %rs6284, %rs6285}, [matrix+3140];
	cvt.u32.u16	%r9660, %rs6285;
	cvt.s32.s8 	%r9661, %r9660;
	cvt.u32.u16	%r9662, %rs6284;
	cvt.s32.s8 	%r9663, %r9662;
	cvt.u32.u16	%r9664, %rs6283;
	cvt.s32.s8 	%r9665, %r9664;
	cvt.u32.u16	%r9666, %rs6282;
	cvt.s32.s8 	%r9667, %r9666;
	mad.lo.s32 	%r9668, %r37, %r9667, %r9659;
	mad.lo.s32 	%r9669, %r38, %r9665, %r9668;
	mad.lo.s32 	%r9670, %r39, %r9663, %r9669;
	mad.lo.s32 	%r9671, %r40, %r9661, %r9670;
	ld.const.v4.u8 	{%rs6290, %rs6291, %rs6292, %rs6293}, [matrix+3144];
	cvt.u32.u16	%r9672, %rs6293;
	cvt.s32.s8 	%r9673, %r9672;
	cvt.u32.u16	%r9674, %rs6292;
	cvt.s32.s8 	%r9675, %r9674;
	cvt.u32.u16	%r9676, %rs6291;
	cvt.s32.s8 	%r9677, %r9676;
	cvt.u32.u16	%r9678, %rs6290;
	cvt.s32.s8 	%r9679, %r9678;
	mad.lo.s32 	%r9680, %r42, %r9679, %r9671;
	mad.lo.s32 	%r9681, %r43, %r9677, %r9680;
	mad.lo.s32 	%r9682, %r45, %r9675, %r9681;
	mad.lo.s32 	%r9683, %r46, %r9673, %r9682;
	ld.const.v4.u8 	{%rs6298, %rs6299, %rs6300, %rs6301}, [matrix+3148];
	cvt.u32.u16	%r9684, %rs6301;
	cvt.s32.s8 	%r9685, %r9684;
	cvt.u32.u16	%r9686, %rs6300;
	cvt.s32.s8 	%r9687, %r9686;
	cvt.u32.u16	%r9688, %rs6299;
	cvt.s32.s8 	%r9689, %r9688;
	cvt.u32.u16	%r9690, %rs6298;
	cvt.s32.s8 	%r9691, %r9690;
	mad.lo.s32 	%r9692, %r48, %r9691, %r9683;
	mad.lo.s32 	%r9693, %r49, %r9689, %r9692;
	mad.lo.s32 	%r9694, %r50, %r9687, %r9693;
	mad.lo.s32 	%r9695, %r51, %r9685, %r9694;
	ld.const.v4.u8 	{%rs6306, %rs6307, %rs6308, %rs6309}, [matrix+3152];
	cvt.u32.u16	%r9696, %rs6309;
	cvt.s32.s8 	%r9697, %r9696;
	cvt.u32.u16	%r9698, %rs6308;
	cvt.s32.s8 	%r9699, %r9698;
	cvt.u32.u16	%r9700, %rs6307;
	cvt.s32.s8 	%r9701, %r9700;
	cvt.u32.u16	%r9702, %rs6306;
	cvt.s32.s8 	%r9703, %r9702;
	mad.lo.s32 	%r9704, %r173, %r9703, %r9695;
	mad.lo.s32 	%r9705, %r53, %r9701, %r9704;
	mad.lo.s32 	%r9706, %r54, %r9699, %r9705;
	mad.lo.s32 	%r9707, %r55, %r9697, %r9706;
	ld.const.v4.u8 	{%rs6314, %rs6315, %rs6316, %rs6317}, [matrix+3156];
	cvt.u32.u16	%r9708, %rs6317;
	cvt.s32.s8 	%r9709, %r9708;
	cvt.u32.u16	%r9710, %rs6316;
	cvt.s32.s8 	%r9711, %r9710;
	cvt.u32.u16	%r9712, %rs6315;
	cvt.s32.s8 	%r9713, %r9712;
	cvt.u32.u16	%r9714, %rs6314;
	cvt.s32.s8 	%r9715, %r9714;
	mad.lo.s32 	%r9716, %r56, %r9715, %r9707;
	mad.lo.s32 	%r9717, %r57, %r9713, %r9716;
	mad.lo.s32 	%r9718, %r58, %r9711, %r9717;
	mad.lo.s32 	%r9719, %r59, %r9709, %r9718;
	ld.const.v4.u8 	{%rs6322, %rs6323, %rs6324, %rs6325}, [matrix+3160];
	cvt.u32.u16	%r9720, %rs6325;
	cvt.s32.s8 	%r9721, %r9720;
	cvt.u32.u16	%r9722, %rs6324;
	cvt.s32.s8 	%r9723, %r9722;
	cvt.u32.u16	%r9724, %rs6323;
	cvt.s32.s8 	%r9725, %r9724;
	cvt.u32.u16	%r9726, %rs6322;
	cvt.s32.s8 	%r9727, %r9726;
	mad.lo.s32 	%r9728, %r61, %r9727, %r9719;
	mad.lo.s32 	%r9729, %r62, %r9725, %r9728;
	mad.lo.s32 	%r9730, %r64, %r9723, %r9729;
	mad.lo.s32 	%r9731, %r65, %r9721, %r9730;
	ld.const.v4.u8 	{%rs6330, %rs6331, %rs6332, %rs6333}, [matrix+3164];
	cvt.u32.u16	%r9732, %rs6333;
	cvt.s32.s8 	%r9733, %r9732;
	cvt.u32.u16	%r9734, %rs6332;
	cvt.s32.s8 	%r9735, %r9734;
	cvt.u32.u16	%r9736, %rs6331;
	cvt.s32.s8 	%r9737, %r9736;
	cvt.u32.u16	%r9738, %rs6330;
	cvt.s32.s8 	%r9739, %r9738;
	mad.lo.s32 	%r9740, %r67, %r9739, %r9731;
	mad.lo.s32 	%r9741, %r68, %r9737, %r9740;
	mad.lo.s32 	%r9742, %r69, %r9735, %r9741;
	mad.lo.s32 	%r9743, %r70, %r9733, %r9742;
	ld.const.v4.u8 	{%rs6338, %rs6339, %rs6340, %rs6341}, [matrix+3168];
	cvt.u32.u16	%r9744, %rs6341;
	cvt.s32.s8 	%r9745, %r9744;
	cvt.u32.u16	%r9746, %rs6340;
	cvt.s32.s8 	%r9747, %r9746;
	cvt.u32.u16	%r9748, %rs6339;
	cvt.s32.s8 	%r9749, %r9748;
	cvt.u32.u16	%r9750, %rs6338;
	cvt.s32.s8 	%r9751, %r9750;
	mad.lo.s32 	%r9752, %r222, %r9751, %r9743;
	mad.lo.s32 	%r9753, %r72, %r9749, %r9752;
	mad.lo.s32 	%r9754, %r73, %r9747, %r9753;
	mad.lo.s32 	%r9755, %r74, %r9745, %r9754;
	ld.const.v4.u8 	{%rs6346, %rs6347, %rs6348, %rs6349}, [matrix+3172];
	cvt.u32.u16	%r9756, %rs6349;
	cvt.s32.s8 	%r9757, %r9756;
	cvt.u32.u16	%r9758, %rs6348;
	cvt.s32.s8 	%r9759, %r9758;
	cvt.u32.u16	%r9760, %rs6347;
	cvt.s32.s8 	%r9761, %r9760;
	cvt.u32.u16	%r9762, %rs6346;
	cvt.s32.s8 	%r9763, %r9762;
	mad.lo.s32 	%r9764, %r75, %r9763, %r9755;
	mad.lo.s32 	%r9765, %r76, %r9761, %r9764;
	mad.lo.s32 	%r9766, %r77, %r9759, %r9765;
	mad.lo.s32 	%r9767, %r78, %r9757, %r9766;
	ld.const.v4.u8 	{%rs6354, %rs6355, %rs6356, %rs6357}, [matrix+3176];
	cvt.u32.u16	%r9768, %rs6357;
	cvt.s32.s8 	%r9769, %r9768;
	cvt.u32.u16	%r9770, %rs6356;
	cvt.s32.s8 	%r9771, %r9770;
	cvt.u32.u16	%r9772, %rs6355;
	cvt.s32.s8 	%r9773, %r9772;
	cvt.u32.u16	%r9774, %rs6354;
	cvt.s32.s8 	%r9775, %r9774;
	mad.lo.s32 	%r9776, %r80, %r9775, %r9767;
	mad.lo.s32 	%r9777, %r81, %r9773, %r9776;
	mad.lo.s32 	%r9778, %r83, %r9771, %r9777;
	mad.lo.s32 	%r9779, %r84, %r9769, %r9778;
	ld.const.v4.u8 	{%rs6362, %rs6363, %rs6364, %rs6365}, [matrix+3180];
	cvt.u32.u16	%r9780, %rs6365;
	cvt.s32.s8 	%r9781, %r9780;
	cvt.u32.u16	%r9782, %rs6364;
	cvt.s32.s8 	%r9783, %r9782;
	cvt.u32.u16	%r9784, %rs6363;
	cvt.s32.s8 	%r9785, %r9784;
	cvt.u32.u16	%r9786, %rs6362;
	cvt.s32.s8 	%r9787, %r9786;
	mad.lo.s32 	%r9788, %r86, %r9787, %r9779;
	mad.lo.s32 	%r9789, %r87, %r9785, %r9788;
	mad.lo.s32 	%r9790, %r88, %r9783, %r9789;
	mad.lo.s32 	%r9791, %r89, %r9781, %r9790;
	ld.const.v4.u8 	{%rs6370, %rs6371, %rs6372, %rs6373}, [matrix+3184];
	cvt.u32.u16	%r9792, %rs6373;
	cvt.s32.s8 	%r9793, %r9792;
	cvt.u32.u16	%r9794, %rs6372;
	cvt.s32.s8 	%r9795, %r9794;
	cvt.u32.u16	%r9796, %rs6371;
	cvt.s32.s8 	%r9797, %r9796;
	cvt.u32.u16	%r9798, %rs6370;
	cvt.s32.s8 	%r9799, %r9798;
	mad.lo.s32 	%r9800, %r271, %r9799, %r9791;
	mad.lo.s32 	%r9801, %r91, %r9797, %r9800;
	mad.lo.s32 	%r9802, %r93, %r9795, %r9801;
	mad.lo.s32 	%r9803, %r94, %r9793, %r9802;
	ld.const.v4.u8 	{%rs6378, %rs6379, %rs6380, %rs6381}, [matrix+3188];
	cvt.u32.u16	%r9804, %rs6381;
	cvt.s32.s8 	%r9805, %r9804;
	cvt.u32.u16	%r9806, %rs6380;
	cvt.s32.s8 	%r9807, %r9806;
	cvt.u32.u16	%r9808, %rs6379;
	cvt.s32.s8 	%r9809, %r9808;
	cvt.u32.u16	%r9810, %rs6378;
	cvt.s32.s8 	%r9811, %r9810;
	mad.lo.s32 	%r9812, %r96, %r9811, %r9803;
	mad.lo.s32 	%r9813, %r97, %r9809, %r9812;
	mad.lo.s32 	%r9814, %r99, %r9807, %r9813;
	mad.lo.s32 	%r9815, %r100, %r9805, %r9814;
	ld.const.v4.u8 	{%rs6386, %rs6387, %rs6388, %rs6389}, [matrix+3192];
	cvt.u32.u16	%r9816, %rs6389;
	cvt.s32.s8 	%r9817, %r9816;
	cvt.u32.u16	%r9818, %rs6388;
	cvt.s32.s8 	%r9819, %r9818;
	cvt.u32.u16	%r9820, %rs6387;
	cvt.s32.s8 	%r9821, %r9820;
	cvt.u32.u16	%r9822, %rs6386;
	cvt.s32.s8 	%r9823, %r9822;
	mad.lo.s32 	%r9824, %r103, %r9823, %r9815;
	mad.lo.s32 	%r9825, %r104, %r9821, %r9824;
	mad.lo.s32 	%r9826, %r107, %r9819, %r9825;
	mad.lo.s32 	%r9827, %r108, %r9817, %r9826;
	ld.const.v4.u8 	{%rs6394, %rs6395, %rs6396, %rs6397}, [matrix+3196];
	cvt.u32.u16	%r9828, %rs6397;
	cvt.s32.s8 	%r9829, %r9828;
	cvt.u32.u16	%r9830, %rs6396;
	cvt.s32.s8 	%r9831, %r9830;
	cvt.u32.u16	%r9832, %rs6395;
	cvt.s32.s8 	%r9833, %r9832;
	cvt.u32.u16	%r9834, %rs6394;
	cvt.s32.s8 	%r9835, %r9834;
	mad.lo.s32 	%r9836, %r111, %r9835, %r9827;
	mad.lo.s32 	%r9837, %r112, %r9833, %r9836;
	mad.lo.s32 	%r9838, %r114, %r9831, %r9837;
	mad.lo.s32 	%r9839, %r115, %r9829, %r9838;
	shr.u32 	%r9840, %r9647, 6;
	and.b32  	%r9841, %r9840, 240;
	shr.u32 	%r9842, %r9839, 10;
	or.b32  	%r9843, %r9842, %r9841;
	xor.b32  	%r9844, %r90, %r9843;
	ld.const.v4.u8 	{%rs6402, %rs6403, %rs6404, %rs6405}, [matrix+3200];
	cvt.u32.u16	%r9845, %rs6405;
	cvt.s32.s8 	%r9846, %r9845;
	cvt.u32.u16	%r9847, %rs6404;
	cvt.s32.s8 	%r9848, %r9847;
	cvt.u32.u16	%r9849, %rs6402;
	cvt.s32.s8 	%r9850, %r9849;
	cvt.u32.u16	%r9851, %rs6403;
	cvt.s32.s8 	%r9852, %r9851;
	mul.lo.s32 	%r9853, %r34, %r9852;
	mad.lo.s32 	%r9854, %r124, %r9850, %r9853;
	mad.lo.s32 	%r9855, %r35, %r9848, %r9854;
	mad.lo.s32 	%r9856, %r36, %r9846, %r9855;
	ld.const.v4.u8 	{%rs6410, %rs6411, %rs6412, %rs6413}, [matrix+3204];
	cvt.u32.u16	%r9857, %rs6413;
	cvt.s32.s8 	%r9858, %r9857;
	cvt.u32.u16	%r9859, %rs6412;
	cvt.s32.s8 	%r9860, %r9859;
	cvt.u32.u16	%r9861, %rs6411;
	cvt.s32.s8 	%r9862, %r9861;
	cvt.u32.u16	%r9863, %rs6410;
	cvt.s32.s8 	%r9864, %r9863;
	mad.lo.s32 	%r9865, %r37, %r9864, %r9856;
	mad.lo.s32 	%r9866, %r38, %r9862, %r9865;
	mad.lo.s32 	%r9867, %r39, %r9860, %r9866;
	mad.lo.s32 	%r9868, %r40, %r9858, %r9867;
	ld.const.v4.u8 	{%rs6418, %rs6419, %rs6420, %rs6421}, [matrix+3208];
	cvt.u32.u16	%r9869, %rs6421;
	cvt.s32.s8 	%r9870, %r9869;
	cvt.u32.u16	%r9871, %rs6420;
	cvt.s32.s8 	%r9872, %r9871;
	cvt.u32.u16	%r9873, %rs6419;
	cvt.s32.s8 	%r9874, %r9873;
	cvt.u32.u16	%r9875, %rs6418;
	cvt.s32.s8 	%r9876, %r9875;
	mad.lo.s32 	%r9877, %r42, %r9876, %r9868;
	mad.lo.s32 	%r9878, %r43, %r9874, %r9877;
	mad.lo.s32 	%r9879, %r45, %r9872, %r9878;
	mad.lo.s32 	%r9880, %r46, %r9870, %r9879;
	ld.const.v4.u8 	{%rs6426, %rs6427, %rs6428, %rs6429}, [matrix+3212];
	cvt.u32.u16	%r9881, %rs6429;
	cvt.s32.s8 	%r9882, %r9881;
	cvt.u32.u16	%r9883, %rs6428;
	cvt.s32.s8 	%r9884, %r9883;
	cvt.u32.u16	%r9885, %rs6427;
	cvt.s32.s8 	%r9886, %r9885;
	cvt.u32.u16	%r9887, %rs6426;
	cvt.s32.s8 	%r9888, %r9887;
	mad.lo.s32 	%r9889, %r48, %r9888, %r9880;
	mad.lo.s32 	%r9890, %r49, %r9886, %r9889;
	mad.lo.s32 	%r9891, %r50, %r9884, %r9890;
	mad.lo.s32 	%r9892, %r51, %r9882, %r9891;
	ld.const.v4.u8 	{%rs6434, %rs6435, %rs6436, %rs6437}, [matrix+3216];
	cvt.u32.u16	%r9893, %rs6437;
	cvt.s32.s8 	%r9894, %r9893;
	cvt.u32.u16	%r9895, %rs6436;
	cvt.s32.s8 	%r9896, %r9895;
	cvt.u32.u16	%r9897, %rs6435;
	cvt.s32.s8 	%r9898, %r9897;
	cvt.u32.u16	%r9899, %rs6434;
	cvt.s32.s8 	%r9900, %r9899;
	mad.lo.s32 	%r9901, %r173, %r9900, %r9892;
	mad.lo.s32 	%r9902, %r53, %r9898, %r9901;
	mad.lo.s32 	%r9903, %r54, %r9896, %r9902;
	mad.lo.s32 	%r9904, %r55, %r9894, %r9903;
	ld.const.v4.u8 	{%rs6442, %rs6443, %rs6444, %rs6445}, [matrix+3220];
	cvt.u32.u16	%r9905, %rs6445;
	cvt.s32.s8 	%r9906, %r9905;
	cvt.u32.u16	%r9907, %rs6444;
	cvt.s32.s8 	%r9908, %r9907;
	cvt.u32.u16	%r9909, %rs6443;
	cvt.s32.s8 	%r9910, %r9909;
	cvt.u32.u16	%r9911, %rs6442;
	cvt.s32.s8 	%r9912, %r9911;
	mad.lo.s32 	%r9913, %r56, %r9912, %r9904;
	mad.lo.s32 	%r9914, %r57, %r9910, %r9913;
	mad.lo.s32 	%r9915, %r58, %r9908, %r9914;
	mad.lo.s32 	%r9916, %r59, %r9906, %r9915;
	ld.const.v4.u8 	{%rs6450, %rs6451, %rs6452, %rs6453}, [matrix+3224];
	cvt.u32.u16	%r9917, %rs6453;
	cvt.s32.s8 	%r9918, %r9917;
	cvt.u32.u16	%r9919, %rs6452;
	cvt.s32.s8 	%r9920, %r9919;
	cvt.u32.u16	%r9921, %rs6451;
	cvt.s32.s8 	%r9922, %r9921;
	cvt.u32.u16	%r9923, %rs6450;
	cvt.s32.s8 	%r9924, %r9923;
	mad.lo.s32 	%r9925, %r61, %r9924, %r9916;
	mad.lo.s32 	%r9926, %r62, %r9922, %r9925;
	mad.lo.s32 	%r9927, %r64, %r9920, %r9926;
	mad.lo.s32 	%r9928, %r65, %r9918, %r9927;
	ld.const.v4.u8 	{%rs6458, %rs6459, %rs6460, %rs6461}, [matrix+3228];
	cvt.u32.u16	%r9929, %rs6461;
	cvt.s32.s8 	%r9930, %r9929;
	cvt.u32.u16	%r9931, %rs6460;
	cvt.s32.s8 	%r9932, %r9931;
	cvt.u32.u16	%r9933, %rs6459;
	cvt.s32.s8 	%r9934, %r9933;
	cvt.u32.u16	%r9935, %rs6458;
	cvt.s32.s8 	%r9936, %r9935;
	mad.lo.s32 	%r9937, %r67, %r9936, %r9928;
	mad.lo.s32 	%r9938, %r68, %r9934, %r9937;
	mad.lo.s32 	%r9939, %r69, %r9932, %r9938;
	mad.lo.s32 	%r9940, %r70, %r9930, %r9939;
	ld.const.v4.u8 	{%rs6466, %rs6467, %rs6468, %rs6469}, [matrix+3232];
	cvt.u32.u16	%r9941, %rs6469;
	cvt.s32.s8 	%r9942, %r9941;
	cvt.u32.u16	%r9943, %rs6468;
	cvt.s32.s8 	%r9944, %r9943;
	cvt.u32.u16	%r9945, %rs6467;
	cvt.s32.s8 	%r9946, %r9945;
	cvt.u32.u16	%r9947, %rs6466;
	cvt.s32.s8 	%r9948, %r9947;
	mad.lo.s32 	%r9949, %r222, %r9948, %r9940;
	mad.lo.s32 	%r9950, %r72, %r9946, %r9949;
	mad.lo.s32 	%r9951, %r73, %r9944, %r9950;
	mad.lo.s32 	%r9952, %r74, %r9942, %r9951;
	ld.const.v4.u8 	{%rs6474, %rs6475, %rs6476, %rs6477}, [matrix+3236];
	cvt.u32.u16	%r9953, %rs6477;
	cvt.s32.s8 	%r9954, %r9953;
	cvt.u32.u16	%r9955, %rs6476;
	cvt.s32.s8 	%r9956, %r9955;
	cvt.u32.u16	%r9957, %rs6475;
	cvt.s32.s8 	%r9958, %r9957;
	cvt.u32.u16	%r9959, %rs6474;
	cvt.s32.s8 	%r9960, %r9959;
	mad.lo.s32 	%r9961, %r75, %r9960, %r9952;
	mad.lo.s32 	%r9962, %r76, %r9958, %r9961;
	mad.lo.s32 	%r9963, %r77, %r9956, %r9962;
	mad.lo.s32 	%r9964, %r78, %r9954, %r9963;
	ld.const.v4.u8 	{%rs6482, %rs6483, %rs6484, %rs6485}, [matrix+3240];
	cvt.u32.u16	%r9965, %rs6485;
	cvt.s32.s8 	%r9966, %r9965;
	cvt.u32.u16	%r9967, %rs6484;
	cvt.s32.s8 	%r9968, %r9967;
	cvt.u32.u16	%r9969, %rs6483;
	cvt.s32.s8 	%r9970, %r9969;
	cvt.u32.u16	%r9971, %rs6482;
	cvt.s32.s8 	%r9972, %r9971;
	mad.lo.s32 	%r9973, %r80, %r9972, %r9964;
	mad.lo.s32 	%r9974, %r81, %r9970, %r9973;
	mad.lo.s32 	%r9975, %r83, %r9968, %r9974;
	mad.lo.s32 	%r9976, %r84, %r9966, %r9975;
	ld.const.v4.u8 	{%rs6490, %rs6491, %rs6492, %rs6493}, [matrix+3244];
	cvt.u32.u16	%r9977, %rs6493;
	cvt.s32.s8 	%r9978, %r9977;
	cvt.u32.u16	%r9979, %rs6492;
	cvt.s32.s8 	%r9980, %r9979;
	cvt.u32.u16	%r9981, %rs6491;
	cvt.s32.s8 	%r9982, %r9981;
	cvt.u32.u16	%r9983, %rs6490;
	cvt.s32.s8 	%r9984, %r9983;
	mad.lo.s32 	%r9985, %r86, %r9984, %r9976;
	mad.lo.s32 	%r9986, %r87, %r9982, %r9985;
	mad.lo.s32 	%r9987, %r88, %r9980, %r9986;
	mad.lo.s32 	%r9988, %r89, %r9978, %r9987;
	ld.const.v4.u8 	{%rs6498, %rs6499, %rs6500, %rs6501}, [matrix+3248];
	cvt.u32.u16	%r9989, %rs6501;
	cvt.s32.s8 	%r9990, %r9989;
	cvt.u32.u16	%r9991, %rs6500;
	cvt.s32.s8 	%r9992, %r9991;
	cvt.u32.u16	%r9993, %rs6499;
	cvt.s32.s8 	%r9994, %r9993;
	cvt.u32.u16	%r9995, %rs6498;
	cvt.s32.s8 	%r9996, %r9995;
	mad.lo.s32 	%r9997, %r271, %r9996, %r9988;
	mad.lo.s32 	%r9998, %r91, %r9994, %r9997;
	mad.lo.s32 	%r9999, %r93, %r9992, %r9998;
	mad.lo.s32 	%r10000, %r94, %r9990, %r9999;
	ld.const.v4.u8 	{%rs6506, %rs6507, %rs6508, %rs6509}, [matrix+3252];
	cvt.u32.u16	%r10001, %rs6509;
	cvt.s32.s8 	%r10002, %r10001;
	cvt.u32.u16	%r10003, %rs6508;
	cvt.s32.s8 	%r10004, %r10003;
	cvt.u32.u16	%r10005, %rs6507;
	cvt.s32.s8 	%r10006, %r10005;
	cvt.u32.u16	%r10007, %rs6506;
	cvt.s32.s8 	%r10008, %r10007;
	mad.lo.s32 	%r10009, %r96, %r10008, %r10000;
	mad.lo.s32 	%r10010, %r97, %r10006, %r10009;
	mad.lo.s32 	%r10011, %r99, %r10004, %r10010;
	mad.lo.s32 	%r10012, %r100, %r10002, %r10011;
	ld.const.v4.u8 	{%rs6514, %rs6515, %rs6516, %rs6517}, [matrix+3256];
	cvt.u32.u16	%r10013, %rs6517;
	cvt.s32.s8 	%r10014, %r10013;
	cvt.u32.u16	%r10015, %rs6516;
	cvt.s32.s8 	%r10016, %r10015;
	cvt.u32.u16	%r10017, %rs6515;
	cvt.s32.s8 	%r10018, %r10017;
	cvt.u32.u16	%r10019, %rs6514;
	cvt.s32.s8 	%r10020, %r10019;
	mad.lo.s32 	%r10021, %r103, %r10020, %r10012;
	mad.lo.s32 	%r10022, %r104, %r10018, %r10021;
	mad.lo.s32 	%r10023, %r107, %r10016, %r10022;
	mad.lo.s32 	%r10024, %r108, %r10014, %r10023;
	ld.const.v4.u8 	{%rs6522, %rs6523, %rs6524, %rs6525}, [matrix+3260];
	cvt.u32.u16	%r10025, %rs6525;
	cvt.s32.s8 	%r10026, %r10025;
	cvt.u32.u16	%r10027, %rs6524;
	cvt.s32.s8 	%r10028, %r10027;
	cvt.u32.u16	%r10029, %rs6523;
	cvt.s32.s8 	%r10030, %r10029;
	cvt.u32.u16	%r10031, %rs6522;
	cvt.s32.s8 	%r10032, %r10031;
	mad.lo.s32 	%r10033, %r111, %r10032, %r10024;
	mad.lo.s32 	%r10034, %r112, %r10030, %r10033;
	mad.lo.s32 	%r10035, %r114, %r10028, %r10034;
	mad.lo.s32 	%r10036, %r115, %r10026, %r10035;
	ld.const.v4.u8 	{%rs6530, %rs6531, %rs6532, %rs6533}, [matrix+3264];
	cvt.u32.u16	%r10037, %rs6533;
	cvt.s32.s8 	%r10038, %r10037;
	cvt.u32.u16	%r10039, %rs6532;
	cvt.s32.s8 	%r10040, %r10039;
	cvt.u32.u16	%r10041, %rs6530;
	cvt.s32.s8 	%r10042, %r10041;
	cvt.u32.u16	%r10043, %rs6531;
	cvt.s32.s8 	%r10044, %r10043;
	mul.lo.s32 	%r10045, %r34, %r10044;
	mad.lo.s32 	%r10046, %r124, %r10042, %r10045;
	mad.lo.s32 	%r10047, %r35, %r10040, %r10046;
	mad.lo.s32 	%r10048, %r36, %r10038, %r10047;
	ld.const.v4.u8 	{%rs6538, %rs6539, %rs6540, %rs6541}, [matrix+3268];
	cvt.u32.u16	%r10049, %rs6541;
	cvt.s32.s8 	%r10050, %r10049;
	cvt.u32.u16	%r10051, %rs6540;
	cvt.s32.s8 	%r10052, %r10051;
	cvt.u32.u16	%r10053, %rs6539;
	cvt.s32.s8 	%r10054, %r10053;
	cvt.u32.u16	%r10055, %rs6538;
	cvt.s32.s8 	%r10056, %r10055;
	mad.lo.s32 	%r10057, %r37, %r10056, %r10048;
	mad.lo.s32 	%r10058, %r38, %r10054, %r10057;
	mad.lo.s32 	%r10059, %r39, %r10052, %r10058;
	mad.lo.s32 	%r10060, %r40, %r10050, %r10059;
	ld.const.v4.u8 	{%rs6546, %rs6547, %rs6548, %rs6549}, [matrix+3272];
	cvt.u32.u16	%r10061, %rs6549;
	cvt.s32.s8 	%r10062, %r10061;
	cvt.u32.u16	%r10063, %rs6548;
	cvt.s32.s8 	%r10064, %r10063;
	cvt.u32.u16	%r10065, %rs6547;
	cvt.s32.s8 	%r10066, %r10065;
	cvt.u32.u16	%r10067, %rs6546;
	cvt.s32.s8 	%r10068, %r10067;
	mad.lo.s32 	%r10069, %r42, %r10068, %r10060;
	mad.lo.s32 	%r10070, %r43, %r10066, %r10069;
	mad.lo.s32 	%r10071, %r45, %r10064, %r10070;
	mad.lo.s32 	%r10072, %r46, %r10062, %r10071;
	ld.const.v4.u8 	{%rs6554, %rs6555, %rs6556, %rs6557}, [matrix+3276];
	cvt.u32.u16	%r10073, %rs6557;
	cvt.s32.s8 	%r10074, %r10073;
	cvt.u32.u16	%r10075, %rs6556;
	cvt.s32.s8 	%r10076, %r10075;
	cvt.u32.u16	%r10077, %rs6555;
	cvt.s32.s8 	%r10078, %r10077;
	cvt.u32.u16	%r10079, %rs6554;
	cvt.s32.s8 	%r10080, %r10079;
	mad.lo.s32 	%r10081, %r48, %r10080, %r10072;
	mad.lo.s32 	%r10082, %r49, %r10078, %r10081;
	mad.lo.s32 	%r10083, %r50, %r10076, %r10082;
	mad.lo.s32 	%r10084, %r51, %r10074, %r10083;
	ld.const.v4.u8 	{%rs6562, %rs6563, %rs6564, %rs6565}, [matrix+3280];
	cvt.u32.u16	%r10085, %rs6565;
	cvt.s32.s8 	%r10086, %r10085;
	cvt.u32.u16	%r10087, %rs6564;
	cvt.s32.s8 	%r10088, %r10087;
	cvt.u32.u16	%r10089, %rs6563;
	cvt.s32.s8 	%r10090, %r10089;
	cvt.u32.u16	%r10091, %rs6562;
	cvt.s32.s8 	%r10092, %r10091;
	mad.lo.s32 	%r10093, %r173, %r10092, %r10084;
	mad.lo.s32 	%r10094, %r53, %r10090, %r10093;
	mad.lo.s32 	%r10095, %r54, %r10088, %r10094;
	mad.lo.s32 	%r10096, %r55, %r10086, %r10095;
	ld.const.v4.u8 	{%rs6570, %rs6571, %rs6572, %rs6573}, [matrix+3284];
	cvt.u32.u16	%r10097, %rs6573;
	cvt.s32.s8 	%r10098, %r10097;
	cvt.u32.u16	%r10099, %rs6572;
	cvt.s32.s8 	%r10100, %r10099;
	cvt.u32.u16	%r10101, %rs6571;
	cvt.s32.s8 	%r10102, %r10101;
	cvt.u32.u16	%r10103, %rs6570;
	cvt.s32.s8 	%r10104, %r10103;
	mad.lo.s32 	%r10105, %r56, %r10104, %r10096;
	mad.lo.s32 	%r10106, %r57, %r10102, %r10105;
	mad.lo.s32 	%r10107, %r58, %r10100, %r10106;
	mad.lo.s32 	%r10108, %r59, %r10098, %r10107;
	ld.const.v4.u8 	{%rs6578, %rs6579, %rs6580, %rs6581}, [matrix+3288];
	cvt.u32.u16	%r10109, %rs6581;
	cvt.s32.s8 	%r10110, %r10109;
	cvt.u32.u16	%r10111, %rs6580;
	cvt.s32.s8 	%r10112, %r10111;
	cvt.u32.u16	%r10113, %rs6579;
	cvt.s32.s8 	%r10114, %r10113;
	cvt.u32.u16	%r10115, %rs6578;
	cvt.s32.s8 	%r10116, %r10115;
	mad.lo.s32 	%r10117, %r61, %r10116, %r10108;
	mad.lo.s32 	%r10118, %r62, %r10114, %r10117;
	mad.lo.s32 	%r10119, %r64, %r10112, %r10118;
	mad.lo.s32 	%r10120, %r65, %r10110, %r10119;
	ld.const.v4.u8 	{%rs6586, %rs6587, %rs6588, %rs6589}, [matrix+3292];
	cvt.u32.u16	%r10121, %rs6589;
	cvt.s32.s8 	%r10122, %r10121;
	cvt.u32.u16	%r10123, %rs6588;
	cvt.s32.s8 	%r10124, %r10123;
	cvt.u32.u16	%r10125, %rs6587;
	cvt.s32.s8 	%r10126, %r10125;
	cvt.u32.u16	%r10127, %rs6586;
	cvt.s32.s8 	%r10128, %r10127;
	mad.lo.s32 	%r10129, %r67, %r10128, %r10120;
	mad.lo.s32 	%r10130, %r68, %r10126, %r10129;
	mad.lo.s32 	%r10131, %r69, %r10124, %r10130;
	mad.lo.s32 	%r10132, %r70, %r10122, %r10131;
	ld.const.v4.u8 	{%rs6594, %rs6595, %rs6596, %rs6597}, [matrix+3296];
	cvt.u32.u16	%r10133, %rs6597;
	cvt.s32.s8 	%r10134, %r10133;
	cvt.u32.u16	%r10135, %rs6596;
	cvt.s32.s8 	%r10136, %r10135;
	cvt.u32.u16	%r10137, %rs6595;
	cvt.s32.s8 	%r10138, %r10137;
	cvt.u32.u16	%r10139, %rs6594;
	cvt.s32.s8 	%r10140, %r10139;
	mad.lo.s32 	%r10141, %r222, %r10140, %r10132;
	mad.lo.s32 	%r10142, %r72, %r10138, %r10141;
	mad.lo.s32 	%r10143, %r73, %r10136, %r10142;
	mad.lo.s32 	%r10144, %r74, %r10134, %r10143;
	ld.const.v4.u8 	{%rs6602, %rs6603, %rs6604, %rs6605}, [matrix+3300];
	cvt.u32.u16	%r10145, %rs6605;
	cvt.s32.s8 	%r10146, %r10145;
	cvt.u32.u16	%r10147, %rs6604;
	cvt.s32.s8 	%r10148, %r10147;
	cvt.u32.u16	%r10149, %rs6603;
	cvt.s32.s8 	%r10150, %r10149;
	cvt.u32.u16	%r10151, %rs6602;
	cvt.s32.s8 	%r10152, %r10151;
	mad.lo.s32 	%r10153, %r75, %r10152, %r10144;
	mad.lo.s32 	%r10154, %r76, %r10150, %r10153;
	mad.lo.s32 	%r10155, %r77, %r10148, %r10154;
	mad.lo.s32 	%r10156, %r78, %r10146, %r10155;
	ld.const.v4.u8 	{%rs6610, %rs6611, %rs6612, %rs6613}, [matrix+3304];
	cvt.u32.u16	%r10157, %rs6613;
	cvt.s32.s8 	%r10158, %r10157;
	cvt.u32.u16	%r10159, %rs6612;
	cvt.s32.s8 	%r10160, %r10159;
	cvt.u32.u16	%r10161, %rs6611;
	cvt.s32.s8 	%r10162, %r10161;
	cvt.u32.u16	%r10163, %rs6610;
	cvt.s32.s8 	%r10164, %r10163;
	mad.lo.s32 	%r10165, %r80, %r10164, %r10156;
	mad.lo.s32 	%r10166, %r81, %r10162, %r10165;
	mad.lo.s32 	%r10167, %r83, %r10160, %r10166;
	mad.lo.s32 	%r10168, %r84, %r10158, %r10167;
	ld.const.v4.u8 	{%rs6618, %rs6619, %rs6620, %rs6621}, [matrix+3308];
	cvt.u32.u16	%r10169, %rs6621;
	cvt.s32.s8 	%r10170, %r10169;
	cvt.u32.u16	%r10171, %rs6620;
	cvt.s32.s8 	%r10172, %r10171;
	cvt.u32.u16	%r10173, %rs6619;
	cvt.s32.s8 	%r10174, %r10173;
	cvt.u32.u16	%r10175, %rs6618;
	cvt.s32.s8 	%r10176, %r10175;
	mad.lo.s32 	%r10177, %r86, %r10176, %r10168;
	mad.lo.s32 	%r10178, %r87, %r10174, %r10177;
	mad.lo.s32 	%r10179, %r88, %r10172, %r10178;
	mad.lo.s32 	%r10180, %r89, %r10170, %r10179;
	ld.const.v4.u8 	{%rs6626, %rs6627, %rs6628, %rs6629}, [matrix+3312];
	cvt.u32.u16	%r10181, %rs6629;
	cvt.s32.s8 	%r10182, %r10181;
	cvt.u32.u16	%r10183, %rs6628;
	cvt.s32.s8 	%r10184, %r10183;
	cvt.u32.u16	%r10185, %rs6627;
	cvt.s32.s8 	%r10186, %r10185;
	cvt.u32.u16	%r10187, %rs6626;
	cvt.s32.s8 	%r10188, %r10187;
	mad.lo.s32 	%r10189, %r271, %r10188, %r10180;
	mad.lo.s32 	%r10190, %r91, %r10186, %r10189;
	mad.lo.s32 	%r10191, %r93, %r10184, %r10190;
	mad.lo.s32 	%r10192, %r94, %r10182, %r10191;
	ld.const.v4.u8 	{%rs6634, %rs6635, %rs6636, %rs6637}, [matrix+3316];
	cvt.u32.u16	%r10193, %rs6637;
	cvt.s32.s8 	%r10194, %r10193;
	cvt.u32.u16	%r10195, %rs6636;
	cvt.s32.s8 	%r10196, %r10195;
	cvt.u32.u16	%r10197, %rs6635;
	cvt.s32.s8 	%r10198, %r10197;
	cvt.u32.u16	%r10199, %rs6634;
	cvt.s32.s8 	%r10200, %r10199;
	mad.lo.s32 	%r10201, %r96, %r10200, %r10192;
	mad.lo.s32 	%r10202, %r97, %r10198, %r10201;
	mad.lo.s32 	%r10203, %r99, %r10196, %r10202;
	mad.lo.s32 	%r10204, %r100, %r10194, %r10203;
	ld.const.v4.u8 	{%rs6642, %rs6643, %rs6644, %rs6645}, [matrix+3320];
	cvt.u32.u16	%r10205, %rs6645;
	cvt.s32.s8 	%r10206, %r10205;
	cvt.u32.u16	%r10207, %rs6644;
	cvt.s32.s8 	%r10208, %r10207;
	cvt.u32.u16	%r10209, %rs6643;
	cvt.s32.s8 	%r10210, %r10209;
	cvt.u32.u16	%r10211, %rs6642;
	cvt.s32.s8 	%r10212, %r10211;
	mad.lo.s32 	%r10213, %r103, %r10212, %r10204;
	mad.lo.s32 	%r10214, %r104, %r10210, %r10213;
	mad.lo.s32 	%r10215, %r107, %r10208, %r10214;
	mad.lo.s32 	%r10216, %r108, %r10206, %r10215;
	ld.const.v4.u8 	{%rs6650, %rs6651, %rs6652, %rs6653}, [matrix+3324];
	cvt.u32.u16	%r10217, %rs6653;
	cvt.s32.s8 	%r10218, %r10217;
	cvt.u32.u16	%r10219, %rs6652;
	cvt.s32.s8 	%r10220, %r10219;
	cvt.u32.u16	%r10221, %rs6651;
	cvt.s32.s8 	%r10222, %r10221;
	cvt.u32.u16	%r10223, %rs6650;
	cvt.s32.s8 	%r10224, %r10223;
	mad.lo.s32 	%r10225, %r111, %r10224, %r10216;
	mad.lo.s32 	%r10226, %r112, %r10222, %r10225;
	mad.lo.s32 	%r10227, %r114, %r10220, %r10226;
	mad.lo.s32 	%r10228, %r115, %r10218, %r10227;
	shr.u32 	%r10229, %r10036, 6;
	and.b32  	%r10230, %r10229, 240;
	shr.u32 	%r10231, %r10228, 10;
	or.b32  	%r10232, %r10231, %r10230;
	xor.b32  	%r10233, %r92, %r10232;
	cvt.u64.u32	%rd399, %r10233;
	ld.const.v4.u8 	{%rs6658, %rs6659, %rs6660, %rs6661}, [matrix+3328];
	cvt.u32.u16	%r10234, %rs6661;
	cvt.s32.s8 	%r10235, %r10234;
	cvt.u32.u16	%r10236, %rs6660;
	cvt.s32.s8 	%r10237, %r10236;
	cvt.u32.u16	%r10238, %rs6658;
	cvt.s32.s8 	%r10239, %r10238;
	cvt.u32.u16	%r10240, %rs6659;
	cvt.s32.s8 	%r10241, %r10240;
	mul.lo.s32 	%r10242, %r34, %r10241;
	mad.lo.s32 	%r10243, %r124, %r10239, %r10242;
	mad.lo.s32 	%r10244, %r35, %r10237, %r10243;
	mad.lo.s32 	%r10245, %r36, %r10235, %r10244;
	ld.const.v4.u8 	{%rs6666, %rs6667, %rs6668, %rs6669}, [matrix+3332];
	cvt.u32.u16	%r10246, %rs6669;
	cvt.s32.s8 	%r10247, %r10246;
	cvt.u32.u16	%r10248, %rs6668;
	cvt.s32.s8 	%r10249, %r10248;
	cvt.u32.u16	%r10250, %rs6667;
	cvt.s32.s8 	%r10251, %r10250;
	cvt.u32.u16	%r10252, %rs6666;
	cvt.s32.s8 	%r10253, %r10252;
	mad.lo.s32 	%r10254, %r37, %r10253, %r10245;
	mad.lo.s32 	%r10255, %r38, %r10251, %r10254;
	mad.lo.s32 	%r10256, %r39, %r10249, %r10255;
	mad.lo.s32 	%r10257, %r40, %r10247, %r10256;
	ld.const.v4.u8 	{%rs6674, %rs6675, %rs6676, %rs6677}, [matrix+3336];
	cvt.u32.u16	%r10258, %rs6677;
	cvt.s32.s8 	%r10259, %r10258;
	cvt.u32.u16	%r10260, %rs6676;
	cvt.s32.s8 	%r10261, %r10260;
	cvt.u32.u16	%r10262, %rs6675;
	cvt.s32.s8 	%r10263, %r10262;
	cvt.u32.u16	%r10264, %rs6674;
	cvt.s32.s8 	%r10265, %r10264;
	mad.lo.s32 	%r10266, %r42, %r10265, %r10257;
	mad.lo.s32 	%r10267, %r43, %r10263, %r10266;
	mad.lo.s32 	%r10268, %r45, %r10261, %r10267;
	mad.lo.s32 	%r10269, %r46, %r10259, %r10268;
	ld.const.v4.u8 	{%rs6682, %rs6683, %rs6684, %rs6685}, [matrix+3340];
	cvt.u32.u16	%r10270, %rs6685;
	cvt.s32.s8 	%r10271, %r10270;
	cvt.u32.u16	%r10272, %rs6684;
	cvt.s32.s8 	%r10273, %r10272;
	cvt.u32.u16	%r10274, %rs6683;
	cvt.s32.s8 	%r10275, %r10274;
	cvt.u32.u16	%r10276, %rs6682;
	cvt.s32.s8 	%r10277, %r10276;
	mad.lo.s32 	%r10278, %r48, %r10277, %r10269;
	mad.lo.s32 	%r10279, %r49, %r10275, %r10278;
	mad.lo.s32 	%r10280, %r50, %r10273, %r10279;
	mad.lo.s32 	%r10281, %r51, %r10271, %r10280;
	ld.const.v4.u8 	{%rs6690, %rs6691, %rs6692, %rs6693}, [matrix+3344];
	cvt.u32.u16	%r10282, %rs6693;
	cvt.s32.s8 	%r10283, %r10282;
	cvt.u32.u16	%r10284, %rs6692;
	cvt.s32.s8 	%r10285, %r10284;
	cvt.u32.u16	%r10286, %rs6691;
	cvt.s32.s8 	%r10287, %r10286;
	cvt.u32.u16	%r10288, %rs6690;
	cvt.s32.s8 	%r10289, %r10288;
	mad.lo.s32 	%r10290, %r173, %r10289, %r10281;
	mad.lo.s32 	%r10291, %r53, %r10287, %r10290;
	mad.lo.s32 	%r10292, %r54, %r10285, %r10291;
	mad.lo.s32 	%r10293, %r55, %r10283, %r10292;
	ld.const.v4.u8 	{%rs6698, %rs6699, %rs6700, %rs6701}, [matrix+3348];
	cvt.u32.u16	%r10294, %rs6701;
	cvt.s32.s8 	%r10295, %r10294;
	cvt.u32.u16	%r10296, %rs6700;
	cvt.s32.s8 	%r10297, %r10296;
	cvt.u32.u16	%r10298, %rs6699;
	cvt.s32.s8 	%r10299, %r10298;
	cvt.u32.u16	%r10300, %rs6698;
	cvt.s32.s8 	%r10301, %r10300;
	mad.lo.s32 	%r10302, %r56, %r10301, %r10293;
	mad.lo.s32 	%r10303, %r57, %r10299, %r10302;
	mad.lo.s32 	%r10304, %r58, %r10297, %r10303;
	mad.lo.s32 	%r10305, %r59, %r10295, %r10304;
	ld.const.v4.u8 	{%rs6706, %rs6707, %rs6708, %rs6709}, [matrix+3352];
	cvt.u32.u16	%r10306, %rs6709;
	cvt.s32.s8 	%r10307, %r10306;
	cvt.u32.u16	%r10308, %rs6708;
	cvt.s32.s8 	%r10309, %r10308;
	cvt.u32.u16	%r10310, %rs6707;
	cvt.s32.s8 	%r10311, %r10310;
	cvt.u32.u16	%r10312, %rs6706;
	cvt.s32.s8 	%r10313, %r10312;
	mad.lo.s32 	%r10314, %r61, %r10313, %r10305;
	mad.lo.s32 	%r10315, %r62, %r10311, %r10314;
	mad.lo.s32 	%r10316, %r64, %r10309, %r10315;
	mad.lo.s32 	%r10317, %r65, %r10307, %r10316;
	ld.const.v4.u8 	{%rs6714, %rs6715, %rs6716, %rs6717}, [matrix+3356];
	cvt.u32.u16	%r10318, %rs6717;
	cvt.s32.s8 	%r10319, %r10318;
	cvt.u32.u16	%r10320, %rs6716;
	cvt.s32.s8 	%r10321, %r10320;
	cvt.u32.u16	%r10322, %rs6715;
	cvt.s32.s8 	%r10323, %r10322;
	cvt.u32.u16	%r10324, %rs6714;
	cvt.s32.s8 	%r10325, %r10324;
	mad.lo.s32 	%r10326, %r67, %r10325, %r10317;
	mad.lo.s32 	%r10327, %r68, %r10323, %r10326;
	mad.lo.s32 	%r10328, %r69, %r10321, %r10327;
	mad.lo.s32 	%r10329, %r70, %r10319, %r10328;
	ld.const.v4.u8 	{%rs6722, %rs6723, %rs6724, %rs6725}, [matrix+3360];
	cvt.u32.u16	%r10330, %rs6725;
	cvt.s32.s8 	%r10331, %r10330;
	cvt.u32.u16	%r10332, %rs6724;
	cvt.s32.s8 	%r10333, %r10332;
	cvt.u32.u16	%r10334, %rs6723;
	cvt.s32.s8 	%r10335, %r10334;
	cvt.u32.u16	%r10336, %rs6722;
	cvt.s32.s8 	%r10337, %r10336;
	mad.lo.s32 	%r10338, %r222, %r10337, %r10329;
	mad.lo.s32 	%r10339, %r72, %r10335, %r10338;
	mad.lo.s32 	%r10340, %r73, %r10333, %r10339;
	mad.lo.s32 	%r10341, %r74, %r10331, %r10340;
	ld.const.v4.u8 	{%rs6730, %rs6731, %rs6732, %rs6733}, [matrix+3364];
	cvt.u32.u16	%r10342, %rs6733;
	cvt.s32.s8 	%r10343, %r10342;
	cvt.u32.u16	%r10344, %rs6732;
	cvt.s32.s8 	%r10345, %r10344;
	cvt.u32.u16	%r10346, %rs6731;
	cvt.s32.s8 	%r10347, %r10346;
	cvt.u32.u16	%r10348, %rs6730;
	cvt.s32.s8 	%r10349, %r10348;
	mad.lo.s32 	%r10350, %r75, %r10349, %r10341;
	mad.lo.s32 	%r10351, %r76, %r10347, %r10350;
	mad.lo.s32 	%r10352, %r77, %r10345, %r10351;
	mad.lo.s32 	%r10353, %r78, %r10343, %r10352;
	ld.const.v4.u8 	{%rs6738, %rs6739, %rs6740, %rs6741}, [matrix+3368];
	cvt.u32.u16	%r10354, %rs6741;
	cvt.s32.s8 	%r10355, %r10354;
	cvt.u32.u16	%r10356, %rs6740;
	cvt.s32.s8 	%r10357, %r10356;
	cvt.u32.u16	%r10358, %rs6739;
	cvt.s32.s8 	%r10359, %r10358;
	cvt.u32.u16	%r10360, %rs6738;
	cvt.s32.s8 	%r10361, %r10360;
	mad.lo.s32 	%r10362, %r80, %r10361, %r10353;
	mad.lo.s32 	%r10363, %r81, %r10359, %r10362;
	mad.lo.s32 	%r10364, %r83, %r10357, %r10363;
	mad.lo.s32 	%r10365, %r84, %r10355, %r10364;
	ld.const.v4.u8 	{%rs6746, %rs6747, %rs6748, %rs6749}, [matrix+3372];
	cvt.u32.u16	%r10366, %rs6749;
	cvt.s32.s8 	%r10367, %r10366;
	cvt.u32.u16	%r10368, %rs6748;
	cvt.s32.s8 	%r10369, %r10368;
	cvt.u32.u16	%r10370, %rs6747;
	cvt.s32.s8 	%r10371, %r10370;
	cvt.u32.u16	%r10372, %rs6746;
	cvt.s32.s8 	%r10373, %r10372;
	mad.lo.s32 	%r10374, %r86, %r10373, %r10365;
	mad.lo.s32 	%r10375, %r87, %r10371, %r10374;
	mad.lo.s32 	%r10376, %r88, %r10369, %r10375;
	mad.lo.s32 	%r10377, %r89, %r10367, %r10376;
	ld.const.v4.u8 	{%rs6754, %rs6755, %rs6756, %rs6757}, [matrix+3376];
	cvt.u32.u16	%r10378, %rs6757;
	cvt.s32.s8 	%r10379, %r10378;
	cvt.u32.u16	%r10380, %rs6756;
	cvt.s32.s8 	%r10381, %r10380;
	cvt.u32.u16	%r10382, %rs6755;
	cvt.s32.s8 	%r10383, %r10382;
	cvt.u32.u16	%r10384, %rs6754;
	cvt.s32.s8 	%r10385, %r10384;
	mad.lo.s32 	%r10386, %r271, %r10385, %r10377;
	mad.lo.s32 	%r10387, %r91, %r10383, %r10386;
	mad.lo.s32 	%r10388, %r93, %r10381, %r10387;
	mad.lo.s32 	%r10389, %r94, %r10379, %r10388;
	ld.const.v4.u8 	{%rs6762, %rs6763, %rs6764, %rs6765}, [matrix+3380];
	cvt.u32.u16	%r10390, %rs6765;
	cvt.s32.s8 	%r10391, %r10390;
	cvt.u32.u16	%r10392, %rs6764;
	cvt.s32.s8 	%r10393, %r10392;
	cvt.u32.u16	%r10394, %rs6763;
	cvt.s32.s8 	%r10395, %r10394;
	cvt.u32.u16	%r10396, %rs6762;
	cvt.s32.s8 	%r10397, %r10396;
	mad.lo.s32 	%r10398, %r96, %r10397, %r10389;
	mad.lo.s32 	%r10399, %r97, %r10395, %r10398;
	mad.lo.s32 	%r10400, %r99, %r10393, %r10399;
	mad.lo.s32 	%r10401, %r100, %r10391, %r10400;
	ld.const.v4.u8 	{%rs6770, %rs6771, %rs6772, %rs6773}, [matrix+3384];
	cvt.u32.u16	%r10402, %rs6773;
	cvt.s32.s8 	%r10403, %r10402;
	cvt.u32.u16	%r10404, %rs6772;
	cvt.s32.s8 	%r10405, %r10404;
	cvt.u32.u16	%r10406, %rs6771;
	cvt.s32.s8 	%r10407, %r10406;
	cvt.u32.u16	%r10408, %rs6770;
	cvt.s32.s8 	%r10409, %r10408;
	mad.lo.s32 	%r10410, %r103, %r10409, %r10401;
	mad.lo.s32 	%r10411, %r104, %r10407, %r10410;
	mad.lo.s32 	%r10412, %r107, %r10405, %r10411;
	mad.lo.s32 	%r10413, %r108, %r10403, %r10412;
	ld.const.v4.u8 	{%rs6778, %rs6779, %rs6780, %rs6781}, [matrix+3388];
	cvt.u32.u16	%r10414, %rs6781;
	cvt.s32.s8 	%r10415, %r10414;
	cvt.u32.u16	%r10416, %rs6780;
	cvt.s32.s8 	%r10417, %r10416;
	cvt.u32.u16	%r10418, %rs6779;
	cvt.s32.s8 	%r10419, %r10418;
	cvt.u32.u16	%r10420, %rs6778;
	cvt.s32.s8 	%r10421, %r10420;
	mad.lo.s32 	%r10422, %r111, %r10421, %r10413;
	mad.lo.s32 	%r10423, %r112, %r10419, %r10422;
	mad.lo.s32 	%r10424, %r114, %r10417, %r10423;
	mad.lo.s32 	%r10425, %r115, %r10415, %r10424;
	ld.const.v4.u8 	{%rs6786, %rs6787, %rs6788, %rs6789}, [matrix+3392];
	cvt.u32.u16	%r10426, %rs6789;
	cvt.s32.s8 	%r10427, %r10426;
	cvt.u32.u16	%r10428, %rs6788;
	cvt.s32.s8 	%r10429, %r10428;
	cvt.u32.u16	%r10430, %rs6786;
	cvt.s32.s8 	%r10431, %r10430;
	cvt.u32.u16	%r10432, %rs6787;
	cvt.s32.s8 	%r10433, %r10432;
	mul.lo.s32 	%r10434, %r34, %r10433;
	mad.lo.s32 	%r10435, %r124, %r10431, %r10434;
	mad.lo.s32 	%r10436, %r35, %r10429, %r10435;
	mad.lo.s32 	%r10437, %r36, %r10427, %r10436;
	ld.const.v4.u8 	{%rs6794, %rs6795, %rs6796, %rs6797}, [matrix+3396];
	cvt.u32.u16	%r10438, %rs6797;
	cvt.s32.s8 	%r10439, %r10438;
	cvt.u32.u16	%r10440, %rs6796;
	cvt.s32.s8 	%r10441, %r10440;
	cvt.u32.u16	%r10442, %rs6795;
	cvt.s32.s8 	%r10443, %r10442;
	cvt.u32.u16	%r10444, %rs6794;
	cvt.s32.s8 	%r10445, %r10444;
	mad.lo.s32 	%r10446, %r37, %r10445, %r10437;
	mad.lo.s32 	%r10447, %r38, %r10443, %r10446;
	mad.lo.s32 	%r10448, %r39, %r10441, %r10447;
	mad.lo.s32 	%r10449, %r40, %r10439, %r10448;
	ld.const.v4.u8 	{%rs6802, %rs6803, %rs6804, %rs6805}, [matrix+3400];
	cvt.u32.u16	%r10450, %rs6805;
	cvt.s32.s8 	%r10451, %r10450;
	cvt.u32.u16	%r10452, %rs6804;
	cvt.s32.s8 	%r10453, %r10452;
	cvt.u32.u16	%r10454, %rs6803;
	cvt.s32.s8 	%r10455, %r10454;
	cvt.u32.u16	%r10456, %rs6802;
	cvt.s32.s8 	%r10457, %r10456;
	mad.lo.s32 	%r10458, %r42, %r10457, %r10449;
	mad.lo.s32 	%r10459, %r43, %r10455, %r10458;
	mad.lo.s32 	%r10460, %r45, %r10453, %r10459;
	mad.lo.s32 	%r10461, %r46, %r10451, %r10460;
	ld.const.v4.u8 	{%rs6810, %rs6811, %rs6812, %rs6813}, [matrix+3404];
	cvt.u32.u16	%r10462, %rs6813;
	cvt.s32.s8 	%r10463, %r10462;
	cvt.u32.u16	%r10464, %rs6812;
	cvt.s32.s8 	%r10465, %r10464;
	cvt.u32.u16	%r10466, %rs6811;
	cvt.s32.s8 	%r10467, %r10466;
	cvt.u32.u16	%r10468, %rs6810;
	cvt.s32.s8 	%r10469, %r10468;
	mad.lo.s32 	%r10470, %r48, %r10469, %r10461;
	mad.lo.s32 	%r10471, %r49, %r10467, %r10470;
	mad.lo.s32 	%r10472, %r50, %r10465, %r10471;
	mad.lo.s32 	%r10473, %r51, %r10463, %r10472;
	ld.const.v4.u8 	{%rs6818, %rs6819, %rs6820, %rs6821}, [matrix+3408];
	cvt.u32.u16	%r10474, %rs6821;
	cvt.s32.s8 	%r10475, %r10474;
	cvt.u32.u16	%r10476, %rs6820;
	cvt.s32.s8 	%r10477, %r10476;
	cvt.u32.u16	%r10478, %rs6819;
	cvt.s32.s8 	%r10479, %r10478;
	cvt.u32.u16	%r10480, %rs6818;
	cvt.s32.s8 	%r10481, %r10480;
	mad.lo.s32 	%r10482, %r173, %r10481, %r10473;
	mad.lo.s32 	%r10483, %r53, %r10479, %r10482;
	mad.lo.s32 	%r10484, %r54, %r10477, %r10483;
	mad.lo.s32 	%r10485, %r55, %r10475, %r10484;
	ld.const.v4.u8 	{%rs6826, %rs6827, %rs6828, %rs6829}, [matrix+3412];
	cvt.u32.u16	%r10486, %rs6829;
	cvt.s32.s8 	%r10487, %r10486;
	cvt.u32.u16	%r10488, %rs6828;
	cvt.s32.s8 	%r10489, %r10488;
	cvt.u32.u16	%r10490, %rs6827;
	cvt.s32.s8 	%r10491, %r10490;
	cvt.u32.u16	%r10492, %rs6826;
	cvt.s32.s8 	%r10493, %r10492;
	mad.lo.s32 	%r10494, %r56, %r10493, %r10485;
	mad.lo.s32 	%r10495, %r57, %r10491, %r10494;
	mad.lo.s32 	%r10496, %r58, %r10489, %r10495;
	mad.lo.s32 	%r10497, %r59, %r10487, %r10496;
	ld.const.v4.u8 	{%rs6834, %rs6835, %rs6836, %rs6837}, [matrix+3416];
	cvt.u32.u16	%r10498, %rs6837;
	cvt.s32.s8 	%r10499, %r10498;
	cvt.u32.u16	%r10500, %rs6836;
	cvt.s32.s8 	%r10501, %r10500;
	cvt.u32.u16	%r10502, %rs6835;
	cvt.s32.s8 	%r10503, %r10502;
	cvt.u32.u16	%r10504, %rs6834;
	cvt.s32.s8 	%r10505, %r10504;
	mad.lo.s32 	%r10506, %r61, %r10505, %r10497;
	mad.lo.s32 	%r10507, %r62, %r10503, %r10506;
	mad.lo.s32 	%r10508, %r64, %r10501, %r10507;
	mad.lo.s32 	%r10509, %r65, %r10499, %r10508;
	ld.const.v4.u8 	{%rs6842, %rs6843, %rs6844, %rs6845}, [matrix+3420];
	cvt.u32.u16	%r10510, %rs6845;
	cvt.s32.s8 	%r10511, %r10510;
	cvt.u32.u16	%r10512, %rs6844;
	cvt.s32.s8 	%r10513, %r10512;
	cvt.u32.u16	%r10514, %rs6843;
	cvt.s32.s8 	%r10515, %r10514;
	cvt.u32.u16	%r10516, %rs6842;
	cvt.s32.s8 	%r10517, %r10516;
	mad.lo.s32 	%r10518, %r67, %r10517, %r10509;
	mad.lo.s32 	%r10519, %r68, %r10515, %r10518;
	mad.lo.s32 	%r10520, %r69, %r10513, %r10519;
	mad.lo.s32 	%r10521, %r70, %r10511, %r10520;
	ld.const.v4.u8 	{%rs6850, %rs6851, %rs6852, %rs6853}, [matrix+3424];
	cvt.u32.u16	%r10522, %rs6853;
	cvt.s32.s8 	%r10523, %r10522;
	cvt.u32.u16	%r10524, %rs6852;
	cvt.s32.s8 	%r10525, %r10524;
	cvt.u32.u16	%r10526, %rs6851;
	cvt.s32.s8 	%r10527, %r10526;
	cvt.u32.u16	%r10528, %rs6850;
	cvt.s32.s8 	%r10529, %r10528;
	mad.lo.s32 	%r10530, %r222, %r10529, %r10521;
	mad.lo.s32 	%r10531, %r72, %r10527, %r10530;
	mad.lo.s32 	%r10532, %r73, %r10525, %r10531;
	mad.lo.s32 	%r10533, %r74, %r10523, %r10532;
	ld.const.v4.u8 	{%rs6858, %rs6859, %rs6860, %rs6861}, [matrix+3428];
	cvt.u32.u16	%r10534, %rs6861;
	cvt.s32.s8 	%r10535, %r10534;
	cvt.u32.u16	%r10536, %rs6860;
	cvt.s32.s8 	%r10537, %r10536;
	cvt.u32.u16	%r10538, %rs6859;
	cvt.s32.s8 	%r10539, %r10538;
	cvt.u32.u16	%r10540, %rs6858;
	cvt.s32.s8 	%r10541, %r10540;
	mad.lo.s32 	%r10542, %r75, %r10541, %r10533;
	mad.lo.s32 	%r10543, %r76, %r10539, %r10542;
	mad.lo.s32 	%r10544, %r77, %r10537, %r10543;
	mad.lo.s32 	%r10545, %r78, %r10535, %r10544;
	ld.const.v4.u8 	{%rs6866, %rs6867, %rs6868, %rs6869}, [matrix+3432];
	cvt.u32.u16	%r10546, %rs6869;
	cvt.s32.s8 	%r10547, %r10546;
	cvt.u32.u16	%r10548, %rs6868;
	cvt.s32.s8 	%r10549, %r10548;
	cvt.u32.u16	%r10550, %rs6867;
	cvt.s32.s8 	%r10551, %r10550;
	cvt.u32.u16	%r10552, %rs6866;
	cvt.s32.s8 	%r10553, %r10552;
	mad.lo.s32 	%r10554, %r80, %r10553, %r10545;
	mad.lo.s32 	%r10555, %r81, %r10551, %r10554;
	mad.lo.s32 	%r10556, %r83, %r10549, %r10555;
	mad.lo.s32 	%r10557, %r84, %r10547, %r10556;
	ld.const.v4.u8 	{%rs6874, %rs6875, %rs6876, %rs6877}, [matrix+3436];
	cvt.u32.u16	%r10558, %rs6877;
	cvt.s32.s8 	%r10559, %r10558;
	cvt.u32.u16	%r10560, %rs6876;
	cvt.s32.s8 	%r10561, %r10560;
	cvt.u32.u16	%r10562, %rs6875;
	cvt.s32.s8 	%r10563, %r10562;
	cvt.u32.u16	%r10564, %rs6874;
	cvt.s32.s8 	%r10565, %r10564;
	mad.lo.s32 	%r10566, %r86, %r10565, %r10557;
	mad.lo.s32 	%r10567, %r87, %r10563, %r10566;
	mad.lo.s32 	%r10568, %r88, %r10561, %r10567;
	mad.lo.s32 	%r10569, %r89, %r10559, %r10568;
	ld.const.v4.u8 	{%rs6882, %rs6883, %rs6884, %rs6885}, [matrix+3440];
	cvt.u32.u16	%r10570, %rs6885;
	cvt.s32.s8 	%r10571, %r10570;
	cvt.u32.u16	%r10572, %rs6884;
	cvt.s32.s8 	%r10573, %r10572;
	cvt.u32.u16	%r10574, %rs6883;
	cvt.s32.s8 	%r10575, %r10574;
	cvt.u32.u16	%r10576, %rs6882;
	cvt.s32.s8 	%r10577, %r10576;
	mad.lo.s32 	%r10578, %r271, %r10577, %r10569;
	mad.lo.s32 	%r10579, %r91, %r10575, %r10578;
	mad.lo.s32 	%r10580, %r93, %r10573, %r10579;
	mad.lo.s32 	%r10581, %r94, %r10571, %r10580;
	ld.const.v4.u8 	{%rs6890, %rs6891, %rs6892, %rs6893}, [matrix+3444];
	cvt.u32.u16	%r10582, %rs6893;
	cvt.s32.s8 	%r10583, %r10582;
	cvt.u32.u16	%r10584, %rs6892;
	cvt.s32.s8 	%r10585, %r10584;
	cvt.u32.u16	%r10586, %rs6891;
	cvt.s32.s8 	%r10587, %r10586;
	cvt.u32.u16	%r10588, %rs6890;
	cvt.s32.s8 	%r10589, %r10588;
	mad.lo.s32 	%r10590, %r96, %r10589, %r10581;
	mad.lo.s32 	%r10591, %r97, %r10587, %r10590;
	mad.lo.s32 	%r10592, %r99, %r10585, %r10591;
	mad.lo.s32 	%r10593, %r100, %r10583, %r10592;
	ld.const.v4.u8 	{%rs6898, %rs6899, %rs6900, %rs6901}, [matrix+3448];
	cvt.u32.u16	%r10594, %rs6901;
	cvt.s32.s8 	%r10595, %r10594;
	cvt.u32.u16	%r10596, %rs6900;
	cvt.s32.s8 	%r10597, %r10596;
	cvt.u32.u16	%r10598, %rs6899;
	cvt.s32.s8 	%r10599, %r10598;
	cvt.u32.u16	%r10600, %rs6898;
	cvt.s32.s8 	%r10601, %r10600;
	mad.lo.s32 	%r10602, %r103, %r10601, %r10593;
	mad.lo.s32 	%r10603, %r104, %r10599, %r10602;
	mad.lo.s32 	%r10604, %r107, %r10597, %r10603;
	mad.lo.s32 	%r10605, %r108, %r10595, %r10604;
	ld.const.v4.u8 	{%rs6906, %rs6907, %rs6908, %rs6909}, [matrix+3452];
	cvt.u32.u16	%r10606, %rs6909;
	cvt.s32.s8 	%r10607, %r10606;
	cvt.u32.u16	%r10608, %rs6908;
	cvt.s32.s8 	%r10609, %r10608;
	cvt.u32.u16	%r10610, %rs6907;
	cvt.s32.s8 	%r10611, %r10610;
	cvt.u32.u16	%r10612, %rs6906;
	cvt.s32.s8 	%r10613, %r10612;
	mad.lo.s32 	%r10614, %r111, %r10613, %r10605;
	mad.lo.s32 	%r10615, %r112, %r10611, %r10614;
	mad.lo.s32 	%r10616, %r114, %r10609, %r10615;
	mad.lo.s32 	%r10617, %r115, %r10607, %r10616;
	shr.u32 	%r10618, %r10425, 6;
	and.b32  	%r10619, %r10618, 240;
	shr.u32 	%r10620, %r10617, 10;
	or.b32  	%r10621, %r10620, %r10619;
	xor.b32  	%r10622, %r95, %r10621;
	cvt.u64.u32	%rd400, %r10622;
	ld.const.v4.u8 	{%rs6914, %rs6915, %rs6916, %rs6917}, [matrix+3456];
	cvt.u32.u16	%r10623, %rs6917;
	cvt.s32.s8 	%r10624, %r10623;
	cvt.u32.u16	%r10625, %rs6916;
	cvt.s32.s8 	%r10626, %r10625;
	cvt.u32.u16	%r10627, %rs6914;
	cvt.s32.s8 	%r10628, %r10627;
	cvt.u32.u16	%r10629, %rs6915;
	cvt.s32.s8 	%r10630, %r10629;
	mul.lo.s32 	%r10631, %r34, %r10630;
	mad.lo.s32 	%r10632, %r124, %r10628, %r10631;
	mad.lo.s32 	%r10633, %r35, %r10626, %r10632;
	mad.lo.s32 	%r10634, %r36, %r10624, %r10633;
	ld.const.v4.u8 	{%rs6922, %rs6923, %rs6924, %rs6925}, [matrix+3460];
	cvt.u32.u16	%r10635, %rs6925;
	cvt.s32.s8 	%r10636, %r10635;
	cvt.u32.u16	%r10637, %rs6924;
	cvt.s32.s8 	%r10638, %r10637;
	cvt.u32.u16	%r10639, %rs6923;
	cvt.s32.s8 	%r10640, %r10639;
	cvt.u32.u16	%r10641, %rs6922;
	cvt.s32.s8 	%r10642, %r10641;
	mad.lo.s32 	%r10643, %r37, %r10642, %r10634;
	mad.lo.s32 	%r10644, %r38, %r10640, %r10643;
	mad.lo.s32 	%r10645, %r39, %r10638, %r10644;
	mad.lo.s32 	%r10646, %r40, %r10636, %r10645;
	ld.const.v4.u8 	{%rs6930, %rs6931, %rs6932, %rs6933}, [matrix+3464];
	cvt.u32.u16	%r10647, %rs6933;
	cvt.s32.s8 	%r10648, %r10647;
	cvt.u32.u16	%r10649, %rs6932;
	cvt.s32.s8 	%r10650, %r10649;
	cvt.u32.u16	%r10651, %rs6931;
	cvt.s32.s8 	%r10652, %r10651;
	cvt.u32.u16	%r10653, %rs6930;
	cvt.s32.s8 	%r10654, %r10653;
	mad.lo.s32 	%r10655, %r42, %r10654, %r10646;
	mad.lo.s32 	%r10656, %r43, %r10652, %r10655;
	mad.lo.s32 	%r10657, %r45, %r10650, %r10656;
	mad.lo.s32 	%r10658, %r46, %r10648, %r10657;
	ld.const.v4.u8 	{%rs6938, %rs6939, %rs6940, %rs6941}, [matrix+3468];
	cvt.u32.u16	%r10659, %rs6941;
	cvt.s32.s8 	%r10660, %r10659;
	cvt.u32.u16	%r10661, %rs6940;
	cvt.s32.s8 	%r10662, %r10661;
	cvt.u32.u16	%r10663, %rs6939;
	cvt.s32.s8 	%r10664, %r10663;
	cvt.u32.u16	%r10665, %rs6938;
	cvt.s32.s8 	%r10666, %r10665;
	mad.lo.s32 	%r10667, %r48, %r10666, %r10658;
	mad.lo.s32 	%r10668, %r49, %r10664, %r10667;
	mad.lo.s32 	%r10669, %r50, %r10662, %r10668;
	mad.lo.s32 	%r10670, %r51, %r10660, %r10669;
	ld.const.v4.u8 	{%rs6946, %rs6947, %rs6948, %rs6949}, [matrix+3472];
	cvt.u32.u16	%r10671, %rs6949;
	cvt.s32.s8 	%r10672, %r10671;
	cvt.u32.u16	%r10673, %rs6948;
	cvt.s32.s8 	%r10674, %r10673;
	cvt.u32.u16	%r10675, %rs6947;
	cvt.s32.s8 	%r10676, %r10675;
	cvt.u32.u16	%r10677, %rs6946;
	cvt.s32.s8 	%r10678, %r10677;
	mad.lo.s32 	%r10679, %r173, %r10678, %r10670;
	mad.lo.s32 	%r10680, %r53, %r10676, %r10679;
	mad.lo.s32 	%r10681, %r54, %r10674, %r10680;
	mad.lo.s32 	%r10682, %r55, %r10672, %r10681;
	ld.const.v4.u8 	{%rs6954, %rs6955, %rs6956, %rs6957}, [matrix+3476];
	cvt.u32.u16	%r10683, %rs6957;
	cvt.s32.s8 	%r10684, %r10683;
	cvt.u32.u16	%r10685, %rs6956;
	cvt.s32.s8 	%r10686, %r10685;
	cvt.u32.u16	%r10687, %rs6955;
	cvt.s32.s8 	%r10688, %r10687;
	cvt.u32.u16	%r10689, %rs6954;
	cvt.s32.s8 	%r10690, %r10689;
	mad.lo.s32 	%r10691, %r56, %r10690, %r10682;
	mad.lo.s32 	%r10692, %r57, %r10688, %r10691;
	mad.lo.s32 	%r10693, %r58, %r10686, %r10692;
	mad.lo.s32 	%r10694, %r59, %r10684, %r10693;
	ld.const.v4.u8 	{%rs6962, %rs6963, %rs6964, %rs6965}, [matrix+3480];
	cvt.u32.u16	%r10695, %rs6965;
	cvt.s32.s8 	%r10696, %r10695;
	cvt.u32.u16	%r10697, %rs6964;
	cvt.s32.s8 	%r10698, %r10697;
	cvt.u32.u16	%r10699, %rs6963;
	cvt.s32.s8 	%r10700, %r10699;
	cvt.u32.u16	%r10701, %rs6962;
	cvt.s32.s8 	%r10702, %r10701;
	mad.lo.s32 	%r10703, %r61, %r10702, %r10694;
	mad.lo.s32 	%r10704, %r62, %r10700, %r10703;
	mad.lo.s32 	%r10705, %r64, %r10698, %r10704;
	mad.lo.s32 	%r10706, %r65, %r10696, %r10705;
	ld.const.v4.u8 	{%rs6970, %rs6971, %rs6972, %rs6973}, [matrix+3484];
	cvt.u32.u16	%r10707, %rs6973;
	cvt.s32.s8 	%r10708, %r10707;
	cvt.u32.u16	%r10709, %rs6972;
	cvt.s32.s8 	%r10710, %r10709;
	cvt.u32.u16	%r10711, %rs6971;
	cvt.s32.s8 	%r10712, %r10711;
	cvt.u32.u16	%r10713, %rs6970;
	cvt.s32.s8 	%r10714, %r10713;
	mad.lo.s32 	%r10715, %r67, %r10714, %r10706;
	mad.lo.s32 	%r10716, %r68, %r10712, %r10715;
	mad.lo.s32 	%r10717, %r69, %r10710, %r10716;
	mad.lo.s32 	%r10718, %r70, %r10708, %r10717;
	ld.const.v4.u8 	{%rs6978, %rs6979, %rs6980, %rs6981}, [matrix+3488];
	cvt.u32.u16	%r10719, %rs6981;
	cvt.s32.s8 	%r10720, %r10719;
	cvt.u32.u16	%r10721, %rs6980;
	cvt.s32.s8 	%r10722, %r10721;
	cvt.u32.u16	%r10723, %rs6979;
	cvt.s32.s8 	%r10724, %r10723;
	cvt.u32.u16	%r10725, %rs6978;
	cvt.s32.s8 	%r10726, %r10725;
	mad.lo.s32 	%r10727, %r222, %r10726, %r10718;
	mad.lo.s32 	%r10728, %r72, %r10724, %r10727;
	mad.lo.s32 	%r10729, %r73, %r10722, %r10728;
	mad.lo.s32 	%r10730, %r74, %r10720, %r10729;
	ld.const.v4.u8 	{%rs6986, %rs6987, %rs6988, %rs6989}, [matrix+3492];
	cvt.u32.u16	%r10731, %rs6989;
	cvt.s32.s8 	%r10732, %r10731;
	cvt.u32.u16	%r10733, %rs6988;
	cvt.s32.s8 	%r10734, %r10733;
	cvt.u32.u16	%r10735, %rs6987;
	cvt.s32.s8 	%r10736, %r10735;
	cvt.u32.u16	%r10737, %rs6986;
	cvt.s32.s8 	%r10738, %r10737;
	mad.lo.s32 	%r10739, %r75, %r10738, %r10730;
	mad.lo.s32 	%r10740, %r76, %r10736, %r10739;
	mad.lo.s32 	%r10741, %r77, %r10734, %r10740;
	mad.lo.s32 	%r10742, %r78, %r10732, %r10741;
	ld.const.v4.u8 	{%rs6994, %rs6995, %rs6996, %rs6997}, [matrix+3496];
	cvt.u32.u16	%r10743, %rs6997;
	cvt.s32.s8 	%r10744, %r10743;
	cvt.u32.u16	%r10745, %rs6996;
	cvt.s32.s8 	%r10746, %r10745;
	cvt.u32.u16	%r10747, %rs6995;
	cvt.s32.s8 	%r10748, %r10747;
	cvt.u32.u16	%r10749, %rs6994;
	cvt.s32.s8 	%r10750, %r10749;
	mad.lo.s32 	%r10751, %r80, %r10750, %r10742;
	mad.lo.s32 	%r10752, %r81, %r10748, %r10751;
	mad.lo.s32 	%r10753, %r83, %r10746, %r10752;
	mad.lo.s32 	%r10754, %r84, %r10744, %r10753;
	ld.const.v4.u8 	{%rs7002, %rs7003, %rs7004, %rs7005}, [matrix+3500];
	cvt.u32.u16	%r10755, %rs7005;
	cvt.s32.s8 	%r10756, %r10755;
	cvt.u32.u16	%r10757, %rs7004;
	cvt.s32.s8 	%r10758, %r10757;
	cvt.u32.u16	%r10759, %rs7003;
	cvt.s32.s8 	%r10760, %r10759;
	cvt.u32.u16	%r10761, %rs7002;
	cvt.s32.s8 	%r10762, %r10761;
	mad.lo.s32 	%r10763, %r86, %r10762, %r10754;
	mad.lo.s32 	%r10764, %r87, %r10760, %r10763;
	mad.lo.s32 	%r10765, %r88, %r10758, %r10764;
	mad.lo.s32 	%r10766, %r89, %r10756, %r10765;
	ld.const.v4.u8 	{%rs7010, %rs7011, %rs7012, %rs7013}, [matrix+3504];
	cvt.u32.u16	%r10767, %rs7013;
	cvt.s32.s8 	%r10768, %r10767;
	cvt.u32.u16	%r10769, %rs7012;
	cvt.s32.s8 	%r10770, %r10769;
	cvt.u32.u16	%r10771, %rs7011;
	cvt.s32.s8 	%r10772, %r10771;
	cvt.u32.u16	%r10773, %rs7010;
	cvt.s32.s8 	%r10774, %r10773;
	mad.lo.s32 	%r10775, %r271, %r10774, %r10766;
	mad.lo.s32 	%r10776, %r91, %r10772, %r10775;
	mad.lo.s32 	%r10777, %r93, %r10770, %r10776;
	mad.lo.s32 	%r10778, %r94, %r10768, %r10777;
	ld.const.v4.u8 	{%rs7018, %rs7019, %rs7020, %rs7021}, [matrix+3508];
	cvt.u32.u16	%r10779, %rs7021;
	cvt.s32.s8 	%r10780, %r10779;
	cvt.u32.u16	%r10781, %rs7020;
	cvt.s32.s8 	%r10782, %r10781;
	cvt.u32.u16	%r10783, %rs7019;
	cvt.s32.s8 	%r10784, %r10783;
	cvt.u32.u16	%r10785, %rs7018;
	cvt.s32.s8 	%r10786, %r10785;
	mad.lo.s32 	%r10787, %r96, %r10786, %r10778;
	mad.lo.s32 	%r10788, %r97, %r10784, %r10787;
	mad.lo.s32 	%r10789, %r99, %r10782, %r10788;
	mad.lo.s32 	%r10790, %r100, %r10780, %r10789;
	ld.const.v4.u8 	{%rs7026, %rs7027, %rs7028, %rs7029}, [matrix+3512];
	cvt.u32.u16	%r10791, %rs7029;
	cvt.s32.s8 	%r10792, %r10791;
	cvt.u32.u16	%r10793, %rs7028;
	cvt.s32.s8 	%r10794, %r10793;
	cvt.u32.u16	%r10795, %rs7027;
	cvt.s32.s8 	%r10796, %r10795;
	cvt.u32.u16	%r10797, %rs7026;
	cvt.s32.s8 	%r10798, %r10797;
	mad.lo.s32 	%r10799, %r103, %r10798, %r10790;
	mad.lo.s32 	%r10800, %r104, %r10796, %r10799;
	mad.lo.s32 	%r10801, %r107, %r10794, %r10800;
	mad.lo.s32 	%r10802, %r108, %r10792, %r10801;
	ld.const.v4.u8 	{%rs7034, %rs7035, %rs7036, %rs7037}, [matrix+3516];
	cvt.u32.u16	%r10803, %rs7037;
	cvt.s32.s8 	%r10804, %r10803;
	cvt.u32.u16	%r10805, %rs7036;
	cvt.s32.s8 	%r10806, %r10805;
	cvt.u32.u16	%r10807, %rs7035;
	cvt.s32.s8 	%r10808, %r10807;
	cvt.u32.u16	%r10809, %rs7034;
	cvt.s32.s8 	%r10810, %r10809;
	mad.lo.s32 	%r10811, %r111, %r10810, %r10802;
	mad.lo.s32 	%r10812, %r112, %r10808, %r10811;
	mad.lo.s32 	%r10813, %r114, %r10806, %r10812;
	mad.lo.s32 	%r10814, %r115, %r10804, %r10813;
	ld.const.v4.u8 	{%rs7042, %rs7043, %rs7044, %rs7045}, [matrix+3520];
	cvt.u32.u16	%r10815, %rs7045;
	cvt.s32.s8 	%r10816, %r10815;
	cvt.u32.u16	%r10817, %rs7044;
	cvt.s32.s8 	%r10818, %r10817;
	cvt.u32.u16	%r10819, %rs7042;
	cvt.s32.s8 	%r10820, %r10819;
	cvt.u32.u16	%r10821, %rs7043;
	cvt.s32.s8 	%r10822, %r10821;
	mul.lo.s32 	%r10823, %r34, %r10822;
	mad.lo.s32 	%r10824, %r124, %r10820, %r10823;
	mad.lo.s32 	%r10825, %r35, %r10818, %r10824;
	mad.lo.s32 	%r10826, %r36, %r10816, %r10825;
	ld.const.v4.u8 	{%rs7050, %rs7051, %rs7052, %rs7053}, [matrix+3524];
	cvt.u32.u16	%r10827, %rs7053;
	cvt.s32.s8 	%r10828, %r10827;
	cvt.u32.u16	%r10829, %rs7052;
	cvt.s32.s8 	%r10830, %r10829;
	cvt.u32.u16	%r10831, %rs7051;
	cvt.s32.s8 	%r10832, %r10831;
	cvt.u32.u16	%r10833, %rs7050;
	cvt.s32.s8 	%r10834, %r10833;
	mad.lo.s32 	%r10835, %r37, %r10834, %r10826;
	mad.lo.s32 	%r10836, %r38, %r10832, %r10835;
	mad.lo.s32 	%r10837, %r39, %r10830, %r10836;
	mad.lo.s32 	%r10838, %r40, %r10828, %r10837;
	ld.const.v4.u8 	{%rs7058, %rs7059, %rs7060, %rs7061}, [matrix+3528];
	cvt.u32.u16	%r10839, %rs7061;
	cvt.s32.s8 	%r10840, %r10839;
	cvt.u32.u16	%r10841, %rs7060;
	cvt.s32.s8 	%r10842, %r10841;
	cvt.u32.u16	%r10843, %rs7059;
	cvt.s32.s8 	%r10844, %r10843;
	cvt.u32.u16	%r10845, %rs7058;
	cvt.s32.s8 	%r10846, %r10845;
	mad.lo.s32 	%r10847, %r42, %r10846, %r10838;
	mad.lo.s32 	%r10848, %r43, %r10844, %r10847;
	mad.lo.s32 	%r10849, %r45, %r10842, %r10848;
	mad.lo.s32 	%r10850, %r46, %r10840, %r10849;
	ld.const.v4.u8 	{%rs7066, %rs7067, %rs7068, %rs7069}, [matrix+3532];
	cvt.u32.u16	%r10851, %rs7069;
	cvt.s32.s8 	%r10852, %r10851;
	cvt.u32.u16	%r10853, %rs7068;
	cvt.s32.s8 	%r10854, %r10853;
	cvt.u32.u16	%r10855, %rs7067;
	cvt.s32.s8 	%r10856, %r10855;
	cvt.u32.u16	%r10857, %rs7066;
	cvt.s32.s8 	%r10858, %r10857;
	mad.lo.s32 	%r10859, %r48, %r10858, %r10850;
	mad.lo.s32 	%r10860, %r49, %r10856, %r10859;
	mad.lo.s32 	%r10861, %r50, %r10854, %r10860;
	mad.lo.s32 	%r10862, %r51, %r10852, %r10861;
	ld.const.v4.u8 	{%rs7074, %rs7075, %rs7076, %rs7077}, [matrix+3536];
	cvt.u32.u16	%r10863, %rs7077;
	cvt.s32.s8 	%r10864, %r10863;
	cvt.u32.u16	%r10865, %rs7076;
	cvt.s32.s8 	%r10866, %r10865;
	cvt.u32.u16	%r10867, %rs7075;
	cvt.s32.s8 	%r10868, %r10867;
	cvt.u32.u16	%r10869, %rs7074;
	cvt.s32.s8 	%r10870, %r10869;
	mad.lo.s32 	%r10871, %r173, %r10870, %r10862;
	mad.lo.s32 	%r10872, %r53, %r10868, %r10871;
	mad.lo.s32 	%r10873, %r54, %r10866, %r10872;
	mad.lo.s32 	%r10874, %r55, %r10864, %r10873;
	ld.const.v4.u8 	{%rs7082, %rs7083, %rs7084, %rs7085}, [matrix+3540];
	cvt.u32.u16	%r10875, %rs7085;
	cvt.s32.s8 	%r10876, %r10875;
	cvt.u32.u16	%r10877, %rs7084;
	cvt.s32.s8 	%r10878, %r10877;
	cvt.u32.u16	%r10879, %rs7083;
	cvt.s32.s8 	%r10880, %r10879;
	cvt.u32.u16	%r10881, %rs7082;
	cvt.s32.s8 	%r10882, %r10881;
	mad.lo.s32 	%r10883, %r56, %r10882, %r10874;
	mad.lo.s32 	%r10884, %r57, %r10880, %r10883;
	mad.lo.s32 	%r10885, %r58, %r10878, %r10884;
	mad.lo.s32 	%r10886, %r59, %r10876, %r10885;
	ld.const.v4.u8 	{%rs7090, %rs7091, %rs7092, %rs7093}, [matrix+3544];
	cvt.u32.u16	%r10887, %rs7093;
	cvt.s32.s8 	%r10888, %r10887;
	cvt.u32.u16	%r10889, %rs7092;
	cvt.s32.s8 	%r10890, %r10889;
	cvt.u32.u16	%r10891, %rs7091;
	cvt.s32.s8 	%r10892, %r10891;
	cvt.u32.u16	%r10893, %rs7090;
	cvt.s32.s8 	%r10894, %r10893;
	mad.lo.s32 	%r10895, %r61, %r10894, %r10886;
	mad.lo.s32 	%r10896, %r62, %r10892, %r10895;
	mad.lo.s32 	%r10897, %r64, %r10890, %r10896;
	mad.lo.s32 	%r10898, %r65, %r10888, %r10897;
	ld.const.v4.u8 	{%rs7098, %rs7099, %rs7100, %rs7101}, [matrix+3548];
	cvt.u32.u16	%r10899, %rs7101;
	cvt.s32.s8 	%r10900, %r10899;
	cvt.u32.u16	%r10901, %rs7100;
	cvt.s32.s8 	%r10902, %r10901;
	cvt.u32.u16	%r10903, %rs7099;
	cvt.s32.s8 	%r10904, %r10903;
	cvt.u32.u16	%r10905, %rs7098;
	cvt.s32.s8 	%r10906, %r10905;
	mad.lo.s32 	%r10907, %r67, %r10906, %r10898;
	mad.lo.s32 	%r10908, %r68, %r10904, %r10907;
	mad.lo.s32 	%r10909, %r69, %r10902, %r10908;
	mad.lo.s32 	%r10910, %r70, %r10900, %r10909;
	ld.const.v4.u8 	{%rs7106, %rs7107, %rs7108, %rs7109}, [matrix+3552];
	cvt.u32.u16	%r10911, %rs7109;
	cvt.s32.s8 	%r10912, %r10911;
	cvt.u32.u16	%r10913, %rs7108;
	cvt.s32.s8 	%r10914, %r10913;
	cvt.u32.u16	%r10915, %rs7107;
	cvt.s32.s8 	%r10916, %r10915;
	cvt.u32.u16	%r10917, %rs7106;
	cvt.s32.s8 	%r10918, %r10917;
	mad.lo.s32 	%r10919, %r222, %r10918, %r10910;
	mad.lo.s32 	%r10920, %r72, %r10916, %r10919;
	mad.lo.s32 	%r10921, %r73, %r10914, %r10920;
	mad.lo.s32 	%r10922, %r74, %r10912, %r10921;
	ld.const.v4.u8 	{%rs7114, %rs7115, %rs7116, %rs7117}, [matrix+3556];
	cvt.u32.u16	%r10923, %rs7117;
	cvt.s32.s8 	%r10924, %r10923;
	cvt.u32.u16	%r10925, %rs7116;
	cvt.s32.s8 	%r10926, %r10925;
	cvt.u32.u16	%r10927, %rs7115;
	cvt.s32.s8 	%r10928, %r10927;
	cvt.u32.u16	%r10929, %rs7114;
	cvt.s32.s8 	%r10930, %r10929;
	mad.lo.s32 	%r10931, %r75, %r10930, %r10922;
	mad.lo.s32 	%r10932, %r76, %r10928, %r10931;
	mad.lo.s32 	%r10933, %r77, %r10926, %r10932;
	mad.lo.s32 	%r10934, %r78, %r10924, %r10933;
	ld.const.v4.u8 	{%rs7122, %rs7123, %rs7124, %rs7125}, [matrix+3560];
	cvt.u32.u16	%r10935, %rs7125;
	cvt.s32.s8 	%r10936, %r10935;
	cvt.u32.u16	%r10937, %rs7124;
	cvt.s32.s8 	%r10938, %r10937;
	cvt.u32.u16	%r10939, %rs7123;
	cvt.s32.s8 	%r10940, %r10939;
	cvt.u32.u16	%r10941, %rs7122;
	cvt.s32.s8 	%r10942, %r10941;
	mad.lo.s32 	%r10943, %r80, %r10942, %r10934;
	mad.lo.s32 	%r10944, %r81, %r10940, %r10943;
	mad.lo.s32 	%r10945, %r83, %r10938, %r10944;
	mad.lo.s32 	%r10946, %r84, %r10936, %r10945;
	ld.const.v4.u8 	{%rs7130, %rs7131, %rs7132, %rs7133}, [matrix+3564];
	cvt.u32.u16	%r10947, %rs7133;
	cvt.s32.s8 	%r10948, %r10947;
	cvt.u32.u16	%r10949, %rs7132;
	cvt.s32.s8 	%r10950, %r10949;
	cvt.u32.u16	%r10951, %rs7131;
	cvt.s32.s8 	%r10952, %r10951;
	cvt.u32.u16	%r10953, %rs7130;
	cvt.s32.s8 	%r10954, %r10953;
	mad.lo.s32 	%r10955, %r86, %r10954, %r10946;
	mad.lo.s32 	%r10956, %r87, %r10952, %r10955;
	mad.lo.s32 	%r10957, %r88, %r10950, %r10956;
	mad.lo.s32 	%r10958, %r89, %r10948, %r10957;
	ld.const.v4.u8 	{%rs7138, %rs7139, %rs7140, %rs7141}, [matrix+3568];
	cvt.u32.u16	%r10959, %rs7141;
	cvt.s32.s8 	%r10960, %r10959;
	cvt.u32.u16	%r10961, %rs7140;
	cvt.s32.s8 	%r10962, %r10961;
	cvt.u32.u16	%r10963, %rs7139;
	cvt.s32.s8 	%r10964, %r10963;
	cvt.u32.u16	%r10965, %rs7138;
	cvt.s32.s8 	%r10966, %r10965;
	mad.lo.s32 	%r10967, %r271, %r10966, %r10958;
	mad.lo.s32 	%r10968, %r91, %r10964, %r10967;
	mad.lo.s32 	%r10969, %r93, %r10962, %r10968;
	mad.lo.s32 	%r10970, %r94, %r10960, %r10969;
	ld.const.v4.u8 	{%rs7146, %rs7147, %rs7148, %rs7149}, [matrix+3572];
	cvt.u32.u16	%r10971, %rs7149;
	cvt.s32.s8 	%r10972, %r10971;
	cvt.u32.u16	%r10973, %rs7148;
	cvt.s32.s8 	%r10974, %r10973;
	cvt.u32.u16	%r10975, %rs7147;
	cvt.s32.s8 	%r10976, %r10975;
	cvt.u32.u16	%r10977, %rs7146;
	cvt.s32.s8 	%r10978, %r10977;
	mad.lo.s32 	%r10979, %r96, %r10978, %r10970;
	mad.lo.s32 	%r10980, %r97, %r10976, %r10979;
	mad.lo.s32 	%r10981, %r99, %r10974, %r10980;
	mad.lo.s32 	%r10982, %r100, %r10972, %r10981;
	ld.const.v4.u8 	{%rs7154, %rs7155, %rs7156, %rs7157}, [matrix+3576];
	cvt.u32.u16	%r10983, %rs7157;
	cvt.s32.s8 	%r10984, %r10983;
	cvt.u32.u16	%r10985, %rs7156;
	cvt.s32.s8 	%r10986, %r10985;
	cvt.u32.u16	%r10987, %rs7155;
	cvt.s32.s8 	%r10988, %r10987;
	cvt.u32.u16	%r10989, %rs7154;
	cvt.s32.s8 	%r10990, %r10989;
	mad.lo.s32 	%r10991, %r103, %r10990, %r10982;
	mad.lo.s32 	%r10992, %r104, %r10988, %r10991;
	mad.lo.s32 	%r10993, %r107, %r10986, %r10992;
	mad.lo.s32 	%r10994, %r108, %r10984, %r10993;
	ld.const.v4.u8 	{%rs7162, %rs7163, %rs7164, %rs7165}, [matrix+3580];
	cvt.u32.u16	%r10995, %rs7165;
	cvt.s32.s8 	%r10996, %r10995;
	cvt.u32.u16	%r10997, %rs7164;
	cvt.s32.s8 	%r10998, %r10997;
	cvt.u32.u16	%r10999, %rs7163;
	cvt.s32.s8 	%r11000, %r10999;
	cvt.u32.u16	%r11001, %rs7162;
	cvt.s32.s8 	%r11002, %r11001;
	mad.lo.s32 	%r11003, %r111, %r11002, %r10994;
	mad.lo.s32 	%r11004, %r112, %r11000, %r11003;
	mad.lo.s32 	%r11005, %r114, %r10998, %r11004;
	mad.lo.s32 	%r11006, %r115, %r10996, %r11005;
	shr.u32 	%r11007, %r10814, 6;
	and.b32  	%r11008, %r11007, 240;
	shr.u32 	%r11009, %r11006, 10;
	or.b32  	%r11010, %r11009, %r11008;
	xor.b32  	%r11011, %r98, %r11010;
	cvt.u64.u32	%rd401, %r11011;
	ld.const.v4.u8 	{%rs7170, %rs7171, %rs7172, %rs7173}, [matrix+3584];
	cvt.u32.u16	%r11012, %rs7173;
	cvt.s32.s8 	%r11013, %r11012;
	cvt.u32.u16	%r11014, %rs7172;
	cvt.s32.s8 	%r11015, %r11014;
	cvt.u32.u16	%r11016, %rs7170;
	cvt.s32.s8 	%r11017, %r11016;
	cvt.u32.u16	%r11018, %rs7171;
	cvt.s32.s8 	%r11019, %r11018;
	mul.lo.s32 	%r11020, %r34, %r11019;
	mad.lo.s32 	%r11021, %r124, %r11017, %r11020;
	mad.lo.s32 	%r11022, %r35, %r11015, %r11021;
	mad.lo.s32 	%r11023, %r36, %r11013, %r11022;
	ld.const.v4.u8 	{%rs7178, %rs7179, %rs7180, %rs7181}, [matrix+3588];
	cvt.u32.u16	%r11024, %rs7181;
	cvt.s32.s8 	%r11025, %r11024;
	cvt.u32.u16	%r11026, %rs7180;
	cvt.s32.s8 	%r11027, %r11026;
	cvt.u32.u16	%r11028, %rs7179;
	cvt.s32.s8 	%r11029, %r11028;
	cvt.u32.u16	%r11030, %rs7178;
	cvt.s32.s8 	%r11031, %r11030;
	mad.lo.s32 	%r11032, %r37, %r11031, %r11023;
	mad.lo.s32 	%r11033, %r38, %r11029, %r11032;
	mad.lo.s32 	%r11034, %r39, %r11027, %r11033;
	mad.lo.s32 	%r11035, %r40, %r11025, %r11034;
	ld.const.v4.u8 	{%rs7186, %rs7187, %rs7188, %rs7189}, [matrix+3592];
	cvt.u32.u16	%r11036, %rs7189;
	cvt.s32.s8 	%r11037, %r11036;
	cvt.u32.u16	%r11038, %rs7188;
	cvt.s32.s8 	%r11039, %r11038;
	cvt.u32.u16	%r11040, %rs7187;
	cvt.s32.s8 	%r11041, %r11040;
	cvt.u32.u16	%r11042, %rs7186;
	cvt.s32.s8 	%r11043, %r11042;
	mad.lo.s32 	%r11044, %r42, %r11043, %r11035;
	mad.lo.s32 	%r11045, %r43, %r11041, %r11044;
	mad.lo.s32 	%r11046, %r45, %r11039, %r11045;
	mad.lo.s32 	%r11047, %r46, %r11037, %r11046;
	ld.const.v4.u8 	{%rs7194, %rs7195, %rs7196, %rs7197}, [matrix+3596];
	cvt.u32.u16	%r11048, %rs7197;
	cvt.s32.s8 	%r11049, %r11048;
	cvt.u32.u16	%r11050, %rs7196;
	cvt.s32.s8 	%r11051, %r11050;
	cvt.u32.u16	%r11052, %rs7195;
	cvt.s32.s8 	%r11053, %r11052;
	cvt.u32.u16	%r11054, %rs7194;
	cvt.s32.s8 	%r11055, %r11054;
	mad.lo.s32 	%r11056, %r48, %r11055, %r11047;
	mad.lo.s32 	%r11057, %r49, %r11053, %r11056;
	mad.lo.s32 	%r11058, %r50, %r11051, %r11057;
	mad.lo.s32 	%r11059, %r51, %r11049, %r11058;
	ld.const.v4.u8 	{%rs7202, %rs7203, %rs7204, %rs7205}, [matrix+3600];
	cvt.u32.u16	%r11060, %rs7205;
	cvt.s32.s8 	%r11061, %r11060;
	cvt.u32.u16	%r11062, %rs7204;
	cvt.s32.s8 	%r11063, %r11062;
	cvt.u32.u16	%r11064, %rs7203;
	cvt.s32.s8 	%r11065, %r11064;
	cvt.u32.u16	%r11066, %rs7202;
	cvt.s32.s8 	%r11067, %r11066;
	mad.lo.s32 	%r11068, %r173, %r11067, %r11059;
	mad.lo.s32 	%r11069, %r53, %r11065, %r11068;
	mad.lo.s32 	%r11070, %r54, %r11063, %r11069;
	mad.lo.s32 	%r11071, %r55, %r11061, %r11070;
	ld.const.v4.u8 	{%rs7210, %rs7211, %rs7212, %rs7213}, [matrix+3604];
	cvt.u32.u16	%r11072, %rs7213;
	cvt.s32.s8 	%r11073, %r11072;
	cvt.u32.u16	%r11074, %rs7212;
	cvt.s32.s8 	%r11075, %r11074;
	cvt.u32.u16	%r11076, %rs7211;
	cvt.s32.s8 	%r11077, %r11076;
	cvt.u32.u16	%r11078, %rs7210;
	cvt.s32.s8 	%r11079, %r11078;
	mad.lo.s32 	%r11080, %r56, %r11079, %r11071;
	mad.lo.s32 	%r11081, %r57, %r11077, %r11080;
	mad.lo.s32 	%r11082, %r58, %r11075, %r11081;
	mad.lo.s32 	%r11083, %r59, %r11073, %r11082;
	ld.const.v4.u8 	{%rs7218, %rs7219, %rs7220, %rs7221}, [matrix+3608];
	cvt.u32.u16	%r11084, %rs7221;
	cvt.s32.s8 	%r11085, %r11084;
	cvt.u32.u16	%r11086, %rs7220;
	cvt.s32.s8 	%r11087, %r11086;
	cvt.u32.u16	%r11088, %rs7219;
	cvt.s32.s8 	%r11089, %r11088;
	cvt.u32.u16	%r11090, %rs7218;
	cvt.s32.s8 	%r11091, %r11090;
	mad.lo.s32 	%r11092, %r61, %r11091, %r11083;
	mad.lo.s32 	%r11093, %r62, %r11089, %r11092;
	mad.lo.s32 	%r11094, %r64, %r11087, %r11093;
	mad.lo.s32 	%r11095, %r65, %r11085, %r11094;
	ld.const.v4.u8 	{%rs7226, %rs7227, %rs7228, %rs7229}, [matrix+3612];
	cvt.u32.u16	%r11096, %rs7229;
	cvt.s32.s8 	%r11097, %r11096;
	cvt.u32.u16	%r11098, %rs7228;
	cvt.s32.s8 	%r11099, %r11098;
	cvt.u32.u16	%r11100, %rs7227;
	cvt.s32.s8 	%r11101, %r11100;
	cvt.u32.u16	%r11102, %rs7226;
	cvt.s32.s8 	%r11103, %r11102;
	mad.lo.s32 	%r11104, %r67, %r11103, %r11095;
	mad.lo.s32 	%r11105, %r68, %r11101, %r11104;
	mad.lo.s32 	%r11106, %r69, %r11099, %r11105;
	mad.lo.s32 	%r11107, %r70, %r11097, %r11106;
	ld.const.v4.u8 	{%rs7234, %rs7235, %rs7236, %rs7237}, [matrix+3616];
	cvt.u32.u16	%r11108, %rs7237;
	cvt.s32.s8 	%r11109, %r11108;
	cvt.u32.u16	%r11110, %rs7236;
	cvt.s32.s8 	%r11111, %r11110;
	cvt.u32.u16	%r11112, %rs7235;
	cvt.s32.s8 	%r11113, %r11112;
	cvt.u32.u16	%r11114, %rs7234;
	cvt.s32.s8 	%r11115, %r11114;
	mad.lo.s32 	%r11116, %r222, %r11115, %r11107;
	mad.lo.s32 	%r11117, %r72, %r11113, %r11116;
	mad.lo.s32 	%r11118, %r73, %r11111, %r11117;
	mad.lo.s32 	%r11119, %r74, %r11109, %r11118;
	ld.const.v4.u8 	{%rs7242, %rs7243, %rs7244, %rs7245}, [matrix+3620];
	cvt.u32.u16	%r11120, %rs7245;
	cvt.s32.s8 	%r11121, %r11120;
	cvt.u32.u16	%r11122, %rs7244;
	cvt.s32.s8 	%r11123, %r11122;
	cvt.u32.u16	%r11124, %rs7243;
	cvt.s32.s8 	%r11125, %r11124;
	cvt.u32.u16	%r11126, %rs7242;
	cvt.s32.s8 	%r11127, %r11126;
	mad.lo.s32 	%r11128, %r75, %r11127, %r11119;
	mad.lo.s32 	%r11129, %r76, %r11125, %r11128;
	mad.lo.s32 	%r11130, %r77, %r11123, %r11129;
	mad.lo.s32 	%r11131, %r78, %r11121, %r11130;
	ld.const.v4.u8 	{%rs7250, %rs7251, %rs7252, %rs7253}, [matrix+3624];
	cvt.u32.u16	%r11132, %rs7253;
	cvt.s32.s8 	%r11133, %r11132;
	cvt.u32.u16	%r11134, %rs7252;
	cvt.s32.s8 	%r11135, %r11134;
	cvt.u32.u16	%r11136, %rs7251;
	cvt.s32.s8 	%r11137, %r11136;
	cvt.u32.u16	%r11138, %rs7250;
	cvt.s32.s8 	%r11139, %r11138;
	mad.lo.s32 	%r11140, %r80, %r11139, %r11131;
	mad.lo.s32 	%r11141, %r81, %r11137, %r11140;
	mad.lo.s32 	%r11142, %r83, %r11135, %r11141;
	mad.lo.s32 	%r11143, %r84, %r11133, %r11142;
	ld.const.v4.u8 	{%rs7258, %rs7259, %rs7260, %rs7261}, [matrix+3628];
	cvt.u32.u16	%r11144, %rs7261;
	cvt.s32.s8 	%r11145, %r11144;
	cvt.u32.u16	%r11146, %rs7260;
	cvt.s32.s8 	%r11147, %r11146;
	cvt.u32.u16	%r11148, %rs7259;
	cvt.s32.s8 	%r11149, %r11148;
	cvt.u32.u16	%r11150, %rs7258;
	cvt.s32.s8 	%r11151, %r11150;
	mad.lo.s32 	%r11152, %r86, %r11151, %r11143;
	mad.lo.s32 	%r11153, %r87, %r11149, %r11152;
	mad.lo.s32 	%r11154, %r88, %r11147, %r11153;
	mad.lo.s32 	%r11155, %r89, %r11145, %r11154;
	ld.const.v4.u8 	{%rs7266, %rs7267, %rs7268, %rs7269}, [matrix+3632];
	cvt.u32.u16	%r11156, %rs7269;
	cvt.s32.s8 	%r11157, %r11156;
	cvt.u32.u16	%r11158, %rs7268;
	cvt.s32.s8 	%r11159, %r11158;
	cvt.u32.u16	%r11160, %rs7267;
	cvt.s32.s8 	%r11161, %r11160;
	cvt.u32.u16	%r11162, %rs7266;
	cvt.s32.s8 	%r11163, %r11162;
	mad.lo.s32 	%r11164, %r271, %r11163, %r11155;
	mad.lo.s32 	%r11165, %r91, %r11161, %r11164;
	mad.lo.s32 	%r11166, %r93, %r11159, %r11165;
	mad.lo.s32 	%r11167, %r94, %r11157, %r11166;
	ld.const.v4.u8 	{%rs7274, %rs7275, %rs7276, %rs7277}, [matrix+3636];
	cvt.u32.u16	%r11168, %rs7277;
	cvt.s32.s8 	%r11169, %r11168;
	cvt.u32.u16	%r11170, %rs7276;
	cvt.s32.s8 	%r11171, %r11170;
	cvt.u32.u16	%r11172, %rs7275;
	cvt.s32.s8 	%r11173, %r11172;
	cvt.u32.u16	%r11174, %rs7274;
	cvt.s32.s8 	%r11175, %r11174;
	mad.lo.s32 	%r11176, %r96, %r11175, %r11167;
	mad.lo.s32 	%r11177, %r97, %r11173, %r11176;
	mad.lo.s32 	%r11178, %r99, %r11171, %r11177;
	mad.lo.s32 	%r11179, %r100, %r11169, %r11178;
	ld.const.v4.u8 	{%rs7282, %rs7283, %rs7284, %rs7285}, [matrix+3640];
	cvt.u32.u16	%r11180, %rs7285;
	cvt.s32.s8 	%r11181, %r11180;
	cvt.u32.u16	%r11182, %rs7284;
	cvt.s32.s8 	%r11183, %r11182;
	cvt.u32.u16	%r11184, %rs7283;
	cvt.s32.s8 	%r11185, %r11184;
	cvt.u32.u16	%r11186, %rs7282;
	cvt.s32.s8 	%r11187, %r11186;
	mad.lo.s32 	%r11188, %r103, %r11187, %r11179;
	mad.lo.s32 	%r11189, %r104, %r11185, %r11188;
	mad.lo.s32 	%r11190, %r107, %r11183, %r11189;
	mad.lo.s32 	%r11191, %r108, %r11181, %r11190;
	ld.const.v4.u8 	{%rs7290, %rs7291, %rs7292, %rs7293}, [matrix+3644];
	cvt.u32.u16	%r11192, %rs7293;
	cvt.s32.s8 	%r11193, %r11192;
	cvt.u32.u16	%r11194, %rs7292;
	cvt.s32.s8 	%r11195, %r11194;
	cvt.u32.u16	%r11196, %rs7291;
	cvt.s32.s8 	%r11197, %r11196;
	cvt.u32.u16	%r11198, %rs7290;
	cvt.s32.s8 	%r11199, %r11198;
	mad.lo.s32 	%r11200, %r111, %r11199, %r11191;
	mad.lo.s32 	%r11201, %r112, %r11197, %r11200;
	mad.lo.s32 	%r11202, %r114, %r11195, %r11201;
	mad.lo.s32 	%r11203, %r115, %r11193, %r11202;
	ld.const.v4.u8 	{%rs7298, %rs7299, %rs7300, %rs7301}, [matrix+3648];
	cvt.u32.u16	%r11204, %rs7301;
	cvt.s32.s8 	%r11205, %r11204;
	cvt.u32.u16	%r11206, %rs7300;
	cvt.s32.s8 	%r11207, %r11206;
	cvt.u32.u16	%r11208, %rs7298;
	cvt.s32.s8 	%r11209, %r11208;
	cvt.u32.u16	%r11210, %rs7299;
	cvt.s32.s8 	%r11211, %r11210;
	mul.lo.s32 	%r11212, %r34, %r11211;
	mad.lo.s32 	%r11213, %r124, %r11209, %r11212;
	mad.lo.s32 	%r11214, %r35, %r11207, %r11213;
	mad.lo.s32 	%r11215, %r36, %r11205, %r11214;
	ld.const.v4.u8 	{%rs7306, %rs7307, %rs7308, %rs7309}, [matrix+3652];
	cvt.u32.u16	%r11216, %rs7309;
	cvt.s32.s8 	%r11217, %r11216;
	cvt.u32.u16	%r11218, %rs7308;
	cvt.s32.s8 	%r11219, %r11218;
	cvt.u32.u16	%r11220, %rs7307;
	cvt.s32.s8 	%r11221, %r11220;
	cvt.u32.u16	%r11222, %rs7306;
	cvt.s32.s8 	%r11223, %r11222;
	mad.lo.s32 	%r11224, %r37, %r11223, %r11215;
	mad.lo.s32 	%r11225, %r38, %r11221, %r11224;
	mad.lo.s32 	%r11226, %r39, %r11219, %r11225;
	mad.lo.s32 	%r11227, %r40, %r11217, %r11226;
	ld.const.v4.u8 	{%rs7314, %rs7315, %rs7316, %rs7317}, [matrix+3656];
	cvt.u32.u16	%r11228, %rs7317;
	cvt.s32.s8 	%r11229, %r11228;
	cvt.u32.u16	%r11230, %rs7316;
	cvt.s32.s8 	%r11231, %r11230;
	cvt.u32.u16	%r11232, %rs7315;
	cvt.s32.s8 	%r11233, %r11232;
	cvt.u32.u16	%r11234, %rs7314;
	cvt.s32.s8 	%r11235, %r11234;
	mad.lo.s32 	%r11236, %r42, %r11235, %r11227;
	mad.lo.s32 	%r11237, %r43, %r11233, %r11236;
	mad.lo.s32 	%r11238, %r45, %r11231, %r11237;
	mad.lo.s32 	%r11239, %r46, %r11229, %r11238;
	ld.const.v4.u8 	{%rs7322, %rs7323, %rs7324, %rs7325}, [matrix+3660];
	cvt.u32.u16	%r11240, %rs7325;
	cvt.s32.s8 	%r11241, %r11240;
	cvt.u32.u16	%r11242, %rs7324;
	cvt.s32.s8 	%r11243, %r11242;
	cvt.u32.u16	%r11244, %rs7323;
	cvt.s32.s8 	%r11245, %r11244;
	cvt.u32.u16	%r11246, %rs7322;
	cvt.s32.s8 	%r11247, %r11246;
	mad.lo.s32 	%r11248, %r48, %r11247, %r11239;
	mad.lo.s32 	%r11249, %r49, %r11245, %r11248;
	mad.lo.s32 	%r11250, %r50, %r11243, %r11249;
	mad.lo.s32 	%r11251, %r51, %r11241, %r11250;
	ld.const.v4.u8 	{%rs7330, %rs7331, %rs7332, %rs7333}, [matrix+3664];
	cvt.u32.u16	%r11252, %rs7333;
	cvt.s32.s8 	%r11253, %r11252;
	cvt.u32.u16	%r11254, %rs7332;
	cvt.s32.s8 	%r11255, %r11254;
	cvt.u32.u16	%r11256, %rs7331;
	cvt.s32.s8 	%r11257, %r11256;
	cvt.u32.u16	%r11258, %rs7330;
	cvt.s32.s8 	%r11259, %r11258;
	mad.lo.s32 	%r11260, %r173, %r11259, %r11251;
	mad.lo.s32 	%r11261, %r53, %r11257, %r11260;
	mad.lo.s32 	%r11262, %r54, %r11255, %r11261;
	mad.lo.s32 	%r11263, %r55, %r11253, %r11262;
	ld.const.v4.u8 	{%rs7338, %rs7339, %rs7340, %rs7341}, [matrix+3668];
	cvt.u32.u16	%r11264, %rs7341;
	cvt.s32.s8 	%r11265, %r11264;
	cvt.u32.u16	%r11266, %rs7340;
	cvt.s32.s8 	%r11267, %r11266;
	cvt.u32.u16	%r11268, %rs7339;
	cvt.s32.s8 	%r11269, %r11268;
	cvt.u32.u16	%r11270, %rs7338;
	cvt.s32.s8 	%r11271, %r11270;
	mad.lo.s32 	%r11272, %r56, %r11271, %r11263;
	mad.lo.s32 	%r11273, %r57, %r11269, %r11272;
	mad.lo.s32 	%r11274, %r58, %r11267, %r11273;
	mad.lo.s32 	%r11275, %r59, %r11265, %r11274;
	ld.const.v4.u8 	{%rs7346, %rs7347, %rs7348, %rs7349}, [matrix+3672];
	cvt.u32.u16	%r11276, %rs7349;
	cvt.s32.s8 	%r11277, %r11276;
	cvt.u32.u16	%r11278, %rs7348;
	cvt.s32.s8 	%r11279, %r11278;
	cvt.u32.u16	%r11280, %rs7347;
	cvt.s32.s8 	%r11281, %r11280;
	cvt.u32.u16	%r11282, %rs7346;
	cvt.s32.s8 	%r11283, %r11282;
	mad.lo.s32 	%r11284, %r61, %r11283, %r11275;
	mad.lo.s32 	%r11285, %r62, %r11281, %r11284;
	mad.lo.s32 	%r11286, %r64, %r11279, %r11285;
	mad.lo.s32 	%r11287, %r65, %r11277, %r11286;
	ld.const.v4.u8 	{%rs7354, %rs7355, %rs7356, %rs7357}, [matrix+3676];
	cvt.u32.u16	%r11288, %rs7357;
	cvt.s32.s8 	%r11289, %r11288;
	cvt.u32.u16	%r11290, %rs7356;
	cvt.s32.s8 	%r11291, %r11290;
	cvt.u32.u16	%r11292, %rs7355;
	cvt.s32.s8 	%r11293, %r11292;
	cvt.u32.u16	%r11294, %rs7354;
	cvt.s32.s8 	%r11295, %r11294;
	mad.lo.s32 	%r11296, %r67, %r11295, %r11287;
	mad.lo.s32 	%r11297, %r68, %r11293, %r11296;
	mad.lo.s32 	%r11298, %r69, %r11291, %r11297;
	mad.lo.s32 	%r11299, %r70, %r11289, %r11298;
	ld.const.v4.u8 	{%rs7362, %rs7363, %rs7364, %rs7365}, [matrix+3680];
	cvt.u32.u16	%r11300, %rs7365;
	cvt.s32.s8 	%r11301, %r11300;
	cvt.u32.u16	%r11302, %rs7364;
	cvt.s32.s8 	%r11303, %r11302;
	cvt.u32.u16	%r11304, %rs7363;
	cvt.s32.s8 	%r11305, %r11304;
	cvt.u32.u16	%r11306, %rs7362;
	cvt.s32.s8 	%r11307, %r11306;
	mad.lo.s32 	%r11308, %r222, %r11307, %r11299;
	mad.lo.s32 	%r11309, %r72, %r11305, %r11308;
	mad.lo.s32 	%r11310, %r73, %r11303, %r11309;
	mad.lo.s32 	%r11311, %r74, %r11301, %r11310;
	ld.const.v4.u8 	{%rs7370, %rs7371, %rs7372, %rs7373}, [matrix+3684];
	cvt.u32.u16	%r11312, %rs7373;
	cvt.s32.s8 	%r11313, %r11312;
	cvt.u32.u16	%r11314, %rs7372;
	cvt.s32.s8 	%r11315, %r11314;
	cvt.u32.u16	%r11316, %rs7371;
	cvt.s32.s8 	%r11317, %r11316;
	cvt.u32.u16	%r11318, %rs7370;
	cvt.s32.s8 	%r11319, %r11318;
	mad.lo.s32 	%r11320, %r75, %r11319, %r11311;
	mad.lo.s32 	%r11321, %r76, %r11317, %r11320;
	mad.lo.s32 	%r11322, %r77, %r11315, %r11321;
	mad.lo.s32 	%r11323, %r78, %r11313, %r11322;
	ld.const.v4.u8 	{%rs7378, %rs7379, %rs7380, %rs7381}, [matrix+3688];
	cvt.u32.u16	%r11324, %rs7381;
	cvt.s32.s8 	%r11325, %r11324;
	cvt.u32.u16	%r11326, %rs7380;
	cvt.s32.s8 	%r11327, %r11326;
	cvt.u32.u16	%r11328, %rs7379;
	cvt.s32.s8 	%r11329, %r11328;
	cvt.u32.u16	%r11330, %rs7378;
	cvt.s32.s8 	%r11331, %r11330;
	mad.lo.s32 	%r11332, %r80, %r11331, %r11323;
	mad.lo.s32 	%r11333, %r81, %r11329, %r11332;
	mad.lo.s32 	%r11334, %r83, %r11327, %r11333;
	mad.lo.s32 	%r11335, %r84, %r11325, %r11334;
	ld.const.v4.u8 	{%rs7386, %rs7387, %rs7388, %rs7389}, [matrix+3692];
	cvt.u32.u16	%r11336, %rs7389;
	cvt.s32.s8 	%r11337, %r11336;
	cvt.u32.u16	%r11338, %rs7388;
	cvt.s32.s8 	%r11339, %r11338;
	cvt.u32.u16	%r11340, %rs7387;
	cvt.s32.s8 	%r11341, %r11340;
	cvt.u32.u16	%r11342, %rs7386;
	cvt.s32.s8 	%r11343, %r11342;
	mad.lo.s32 	%r11344, %r86, %r11343, %r11335;
	mad.lo.s32 	%r11345, %r87, %r11341, %r11344;
	mad.lo.s32 	%r11346, %r88, %r11339, %r11345;
	mad.lo.s32 	%r11347, %r89, %r11337, %r11346;
	ld.const.v4.u8 	{%rs7394, %rs7395, %rs7396, %rs7397}, [matrix+3696];
	cvt.u32.u16	%r11348, %rs7397;
	cvt.s32.s8 	%r11349, %r11348;
	cvt.u32.u16	%r11350, %rs7396;
	cvt.s32.s8 	%r11351, %r11350;
	cvt.u32.u16	%r11352, %rs7395;
	cvt.s32.s8 	%r11353, %r11352;
	cvt.u32.u16	%r11354, %rs7394;
	cvt.s32.s8 	%r11355, %r11354;
	mad.lo.s32 	%r11356, %r271, %r11355, %r11347;
	mad.lo.s32 	%r11357, %r91, %r11353, %r11356;
	mad.lo.s32 	%r11358, %r93, %r11351, %r11357;
	mad.lo.s32 	%r11359, %r94, %r11349, %r11358;
	ld.const.v4.u8 	{%rs7402, %rs7403, %rs7404, %rs7405}, [matrix+3700];
	cvt.u32.u16	%r11360, %rs7405;
	cvt.s32.s8 	%r11361, %r11360;
	cvt.u32.u16	%r11362, %rs7404;
	cvt.s32.s8 	%r11363, %r11362;
	cvt.u32.u16	%r11364, %rs7403;
	cvt.s32.s8 	%r11365, %r11364;
	cvt.u32.u16	%r11366, %rs7402;
	cvt.s32.s8 	%r11367, %r11366;
	mad.lo.s32 	%r11368, %r96, %r11367, %r11359;
	mad.lo.s32 	%r11369, %r97, %r11365, %r11368;
	mad.lo.s32 	%r11370, %r99, %r11363, %r11369;
	mad.lo.s32 	%r11371, %r100, %r11361, %r11370;
	ld.const.v4.u8 	{%rs7410, %rs7411, %rs7412, %rs7413}, [matrix+3704];
	cvt.u32.u16	%r11372, %rs7413;
	cvt.s32.s8 	%r11373, %r11372;
	cvt.u32.u16	%r11374, %rs7412;
	cvt.s32.s8 	%r11375, %r11374;
	cvt.u32.u16	%r11376, %rs7411;
	cvt.s32.s8 	%r11377, %r11376;
	cvt.u32.u16	%r11378, %rs7410;
	cvt.s32.s8 	%r11379, %r11378;
	mad.lo.s32 	%r11380, %r103, %r11379, %r11371;
	mad.lo.s32 	%r11381, %r104, %r11377, %r11380;
	mad.lo.s32 	%r11382, %r107, %r11375, %r11381;
	mad.lo.s32 	%r11383, %r108, %r11373, %r11382;
	ld.const.v4.u8 	{%rs7418, %rs7419, %rs7420, %rs7421}, [matrix+3708];
	cvt.u32.u16	%r11384, %rs7421;
	cvt.s32.s8 	%r11385, %r11384;
	cvt.u32.u16	%r11386, %rs7420;
	cvt.s32.s8 	%r11387, %r11386;
	cvt.u32.u16	%r11388, %rs7419;
	cvt.s32.s8 	%r11389, %r11388;
	cvt.u32.u16	%r11390, %rs7418;
	cvt.s32.s8 	%r11391, %r11390;
	mad.lo.s32 	%r11392, %r111, %r11391, %r11383;
	mad.lo.s32 	%r11393, %r112, %r11389, %r11392;
	mad.lo.s32 	%r11394, %r114, %r11387, %r11393;
	mad.lo.s32 	%r11395, %r115, %r11385, %r11394;
	shr.u32 	%r11396, %r11203, 6;
	and.b32  	%r11397, %r11396, 240;
	shr.u32 	%r11398, %r11395, 10;
	or.b32  	%r11399, %r11398, %r11397;
	xor.b32  	%r11400, %r101, %r11399;
	cvt.u64.u32	%rd402, %r11400;
	and.b64  	%rd403, %rd402, 255;
	ld.const.v4.u8 	{%rs7426, %rs7427, %rs7428, %rs7429}, [matrix+3712];
	cvt.u32.u16	%r11401, %rs7429;
	cvt.s32.s8 	%r11402, %r11401;
	cvt.u32.u16	%r11403, %rs7428;
	cvt.s32.s8 	%r11404, %r11403;
	cvt.u32.u16	%r11405, %rs7426;
	cvt.s32.s8 	%r11406, %r11405;
	cvt.u32.u16	%r11407, %rs7427;
	cvt.s32.s8 	%r11408, %r11407;
	mul.lo.s32 	%r11409, %r34, %r11408;
	mad.lo.s32 	%r11410, %r124, %r11406, %r11409;
	mad.lo.s32 	%r11411, %r35, %r11404, %r11410;
	mad.lo.s32 	%r11412, %r36, %r11402, %r11411;
	ld.const.v4.u8 	{%rs7434, %rs7435, %rs7436, %rs7437}, [matrix+3716];
	cvt.u32.u16	%r11413, %rs7437;
	cvt.s32.s8 	%r11414, %r11413;
	cvt.u32.u16	%r11415, %rs7436;
	cvt.s32.s8 	%r11416, %r11415;
	cvt.u32.u16	%r11417, %rs7435;
	cvt.s32.s8 	%r11418, %r11417;
	cvt.u32.u16	%r11419, %rs7434;
	cvt.s32.s8 	%r11420, %r11419;
	mad.lo.s32 	%r11421, %r37, %r11420, %r11412;
	mad.lo.s32 	%r11422, %r38, %r11418, %r11421;
	mad.lo.s32 	%r11423, %r39, %r11416, %r11422;
	mad.lo.s32 	%r11424, %r40, %r11414, %r11423;
	ld.const.v4.u8 	{%rs7442, %rs7443, %rs7444, %rs7445}, [matrix+3720];
	cvt.u32.u16	%r11425, %rs7445;
	cvt.s32.s8 	%r11426, %r11425;
	cvt.u32.u16	%r11427, %rs7444;
	cvt.s32.s8 	%r11428, %r11427;
	cvt.u32.u16	%r11429, %rs7443;
	cvt.s32.s8 	%r11430, %r11429;
	cvt.u32.u16	%r11431, %rs7442;
	cvt.s32.s8 	%r11432, %r11431;
	mad.lo.s32 	%r11433, %r42, %r11432, %r11424;
	mad.lo.s32 	%r11434, %r43, %r11430, %r11433;
	mad.lo.s32 	%r11435, %r45, %r11428, %r11434;
	mad.lo.s32 	%r11436, %r46, %r11426, %r11435;
	ld.const.v4.u8 	{%rs7450, %rs7451, %rs7452, %rs7453}, [matrix+3724];
	cvt.u32.u16	%r11437, %rs7453;
	cvt.s32.s8 	%r11438, %r11437;
	cvt.u32.u16	%r11439, %rs7452;
	cvt.s32.s8 	%r11440, %r11439;
	cvt.u32.u16	%r11441, %rs7451;
	cvt.s32.s8 	%r11442, %r11441;
	cvt.u32.u16	%r11443, %rs7450;
	cvt.s32.s8 	%r11444, %r11443;
	mad.lo.s32 	%r11445, %r48, %r11444, %r11436;
	mad.lo.s32 	%r11446, %r49, %r11442, %r11445;
	mad.lo.s32 	%r11447, %r50, %r11440, %r11446;
	mad.lo.s32 	%r11448, %r51, %r11438, %r11447;
	ld.const.v4.u8 	{%rs7458, %rs7459, %rs7460, %rs7461}, [matrix+3728];
	cvt.u32.u16	%r11449, %rs7461;
	cvt.s32.s8 	%r11450, %r11449;
	cvt.u32.u16	%r11451, %rs7460;
	cvt.s32.s8 	%r11452, %r11451;
	cvt.u32.u16	%r11453, %rs7459;
	cvt.s32.s8 	%r11454, %r11453;
	cvt.u32.u16	%r11455, %rs7458;
	cvt.s32.s8 	%r11456, %r11455;
	mad.lo.s32 	%r11457, %r173, %r11456, %r11448;
	mad.lo.s32 	%r11458, %r53, %r11454, %r11457;
	mad.lo.s32 	%r11459, %r54, %r11452, %r11458;
	mad.lo.s32 	%r11460, %r55, %r11450, %r11459;
	ld.const.v4.u8 	{%rs7466, %rs7467, %rs7468, %rs7469}, [matrix+3732];
	cvt.u32.u16	%r11461, %rs7469;
	cvt.s32.s8 	%r11462, %r11461;
	cvt.u32.u16	%r11463, %rs7468;
	cvt.s32.s8 	%r11464, %r11463;
	cvt.u32.u16	%r11465, %rs7467;
	cvt.s32.s8 	%r11466, %r11465;
	cvt.u32.u16	%r11467, %rs7466;
	cvt.s32.s8 	%r11468, %r11467;
	mad.lo.s32 	%r11469, %r56, %r11468, %r11460;
	mad.lo.s32 	%r11470, %r57, %r11466, %r11469;
	mad.lo.s32 	%r11471, %r58, %r11464, %r11470;
	mad.lo.s32 	%r11472, %r59, %r11462, %r11471;
	ld.const.v4.u8 	{%rs7474, %rs7475, %rs7476, %rs7477}, [matrix+3736];
	cvt.u32.u16	%r11473, %rs7477;
	cvt.s32.s8 	%r11474, %r11473;
	cvt.u32.u16	%r11475, %rs7476;
	cvt.s32.s8 	%r11476, %r11475;
	cvt.u32.u16	%r11477, %rs7475;
	cvt.s32.s8 	%r11478, %r11477;
	cvt.u32.u16	%r11479, %rs7474;
	cvt.s32.s8 	%r11480, %r11479;
	mad.lo.s32 	%r11481, %r61, %r11480, %r11472;
	mad.lo.s32 	%r11482, %r62, %r11478, %r11481;
	mad.lo.s32 	%r11483, %r64, %r11476, %r11482;
	mad.lo.s32 	%r11484, %r65, %r11474, %r11483;
	ld.const.v4.u8 	{%rs7482, %rs7483, %rs7484, %rs7485}, [matrix+3740];
	cvt.u32.u16	%r11485, %rs7485;
	cvt.s32.s8 	%r11486, %r11485;
	cvt.u32.u16	%r11487, %rs7484;
	cvt.s32.s8 	%r11488, %r11487;
	cvt.u32.u16	%r11489, %rs7483;
	cvt.s32.s8 	%r11490, %r11489;
	cvt.u32.u16	%r11491, %rs7482;
	cvt.s32.s8 	%r11492, %r11491;
	mad.lo.s32 	%r11493, %r67, %r11492, %r11484;
	mad.lo.s32 	%r11494, %r68, %r11490, %r11493;
	mad.lo.s32 	%r11495, %r69, %r11488, %r11494;
	mad.lo.s32 	%r11496, %r70, %r11486, %r11495;
	ld.const.v4.u8 	{%rs7490, %rs7491, %rs7492, %rs7493}, [matrix+3744];
	cvt.u32.u16	%r11497, %rs7493;
	cvt.s32.s8 	%r11498, %r11497;
	cvt.u32.u16	%r11499, %rs7492;
	cvt.s32.s8 	%r11500, %r11499;
	cvt.u32.u16	%r11501, %rs7491;
	cvt.s32.s8 	%r11502, %r11501;
	cvt.u32.u16	%r11503, %rs7490;
	cvt.s32.s8 	%r11504, %r11503;
	mad.lo.s32 	%r11505, %r222, %r11504, %r11496;
	mad.lo.s32 	%r11506, %r72, %r11502, %r11505;
	mad.lo.s32 	%r11507, %r73, %r11500, %r11506;
	mad.lo.s32 	%r11508, %r74, %r11498, %r11507;
	ld.const.v4.u8 	{%rs7498, %rs7499, %rs7500, %rs7501}, [matrix+3748];
	cvt.u32.u16	%r11509, %rs7501;
	cvt.s32.s8 	%r11510, %r11509;
	cvt.u32.u16	%r11511, %rs7500;
	cvt.s32.s8 	%r11512, %r11511;
	cvt.u32.u16	%r11513, %rs7499;
	cvt.s32.s8 	%r11514, %r11513;
	cvt.u32.u16	%r11515, %rs7498;
	cvt.s32.s8 	%r11516, %r11515;
	mad.lo.s32 	%r11517, %r75, %r11516, %r11508;
	mad.lo.s32 	%r11518, %r76, %r11514, %r11517;
	mad.lo.s32 	%r11519, %r77, %r11512, %r11518;
	mad.lo.s32 	%r11520, %r78, %r11510, %r11519;
	ld.const.v4.u8 	{%rs7506, %rs7507, %rs7508, %rs7509}, [matrix+3752];
	cvt.u32.u16	%r11521, %rs7509;
	cvt.s32.s8 	%r11522, %r11521;
	cvt.u32.u16	%r11523, %rs7508;
	cvt.s32.s8 	%r11524, %r11523;
	cvt.u32.u16	%r11525, %rs7507;
	cvt.s32.s8 	%r11526, %r11525;
	cvt.u32.u16	%r11527, %rs7506;
	cvt.s32.s8 	%r11528, %r11527;
	mad.lo.s32 	%r11529, %r80, %r11528, %r11520;
	mad.lo.s32 	%r11530, %r81, %r11526, %r11529;
	mad.lo.s32 	%r11531, %r83, %r11524, %r11530;
	mad.lo.s32 	%r11532, %r84, %r11522, %r11531;
	ld.const.v4.u8 	{%rs7514, %rs7515, %rs7516, %rs7517}, [matrix+3756];
	cvt.u32.u16	%r11533, %rs7517;
	cvt.s32.s8 	%r11534, %r11533;
	cvt.u32.u16	%r11535, %rs7516;
	cvt.s32.s8 	%r11536, %r11535;
	cvt.u32.u16	%r11537, %rs7515;
	cvt.s32.s8 	%r11538, %r11537;
	cvt.u32.u16	%r11539, %rs7514;
	cvt.s32.s8 	%r11540, %r11539;
	mad.lo.s32 	%r11541, %r86, %r11540, %r11532;
	mad.lo.s32 	%r11542, %r87, %r11538, %r11541;
	mad.lo.s32 	%r11543, %r88, %r11536, %r11542;
	mad.lo.s32 	%r11544, %r89, %r11534, %r11543;
	ld.const.v4.u8 	{%rs7522, %rs7523, %rs7524, %rs7525}, [matrix+3760];
	cvt.u32.u16	%r11545, %rs7525;
	cvt.s32.s8 	%r11546, %r11545;
	cvt.u32.u16	%r11547, %rs7524;
	cvt.s32.s8 	%r11548, %r11547;
	cvt.u32.u16	%r11549, %rs7523;
	cvt.s32.s8 	%r11550, %r11549;
	cvt.u32.u16	%r11551, %rs7522;
	cvt.s32.s8 	%r11552, %r11551;
	mad.lo.s32 	%r11553, %r271, %r11552, %r11544;
	mad.lo.s32 	%r11554, %r91, %r11550, %r11553;
	mad.lo.s32 	%r11555, %r93, %r11548, %r11554;
	mad.lo.s32 	%r11556, %r94, %r11546, %r11555;
	ld.const.v4.u8 	{%rs7530, %rs7531, %rs7532, %rs7533}, [matrix+3764];
	cvt.u32.u16	%r11557, %rs7533;
	cvt.s32.s8 	%r11558, %r11557;
	cvt.u32.u16	%r11559, %rs7532;
	cvt.s32.s8 	%r11560, %r11559;
	cvt.u32.u16	%r11561, %rs7531;
	cvt.s32.s8 	%r11562, %r11561;
	cvt.u32.u16	%r11563, %rs7530;
	cvt.s32.s8 	%r11564, %r11563;
	mad.lo.s32 	%r11565, %r96, %r11564, %r11556;
	mad.lo.s32 	%r11566, %r97, %r11562, %r11565;
	mad.lo.s32 	%r11567, %r99, %r11560, %r11566;
	mad.lo.s32 	%r11568, %r100, %r11558, %r11567;
	ld.const.v4.u8 	{%rs7538, %rs7539, %rs7540, %rs7541}, [matrix+3768];
	cvt.u32.u16	%r11569, %rs7541;
	cvt.s32.s8 	%r11570, %r11569;
	cvt.u32.u16	%r11571, %rs7540;
	cvt.s32.s8 	%r11572, %r11571;
	cvt.u32.u16	%r11573, %rs7539;
	cvt.s32.s8 	%r11574, %r11573;
	cvt.u32.u16	%r11575, %rs7538;
	cvt.s32.s8 	%r11576, %r11575;
	mad.lo.s32 	%r11577, %r103, %r11576, %r11568;
	mad.lo.s32 	%r11578, %r104, %r11574, %r11577;
	mad.lo.s32 	%r11579, %r107, %r11572, %r11578;
	mad.lo.s32 	%r11580, %r108, %r11570, %r11579;
	ld.const.v4.u8 	{%rs7546, %rs7547, %rs7548, %rs7549}, [matrix+3772];
	cvt.u32.u16	%r11581, %rs7549;
	cvt.s32.s8 	%r11582, %r11581;
	cvt.u32.u16	%r11583, %rs7548;
	cvt.s32.s8 	%r11584, %r11583;
	cvt.u32.u16	%r11585, %rs7547;
	cvt.s32.s8 	%r11586, %r11585;
	cvt.u32.u16	%r11587, %rs7546;
	cvt.s32.s8 	%r11588, %r11587;
	mad.lo.s32 	%r11589, %r111, %r11588, %r11580;
	mad.lo.s32 	%r11590, %r112, %r11586, %r11589;
	mad.lo.s32 	%r11591, %r114, %r11584, %r11590;
	mad.lo.s32 	%r11592, %r115, %r11582, %r11591;
	ld.const.v4.u8 	{%rs7554, %rs7555, %rs7556, %rs7557}, [matrix+3776];
	cvt.u32.u16	%r11593, %rs7557;
	cvt.s32.s8 	%r11594, %r11593;
	cvt.u32.u16	%r11595, %rs7556;
	cvt.s32.s8 	%r11596, %r11595;
	cvt.u32.u16	%r11597, %rs7554;
	cvt.s32.s8 	%r11598, %r11597;
	cvt.u32.u16	%r11599, %rs7555;
	cvt.s32.s8 	%r11600, %r11599;
	mul.lo.s32 	%r11601, %r34, %r11600;
	mad.lo.s32 	%r11602, %r124, %r11598, %r11601;
	mad.lo.s32 	%r11603, %r35, %r11596, %r11602;
	mad.lo.s32 	%r11604, %r36, %r11594, %r11603;
	ld.const.v4.u8 	{%rs7562, %rs7563, %rs7564, %rs7565}, [matrix+3780];
	cvt.u32.u16	%r11605, %rs7565;
	cvt.s32.s8 	%r11606, %r11605;
	cvt.u32.u16	%r11607, %rs7564;
	cvt.s32.s8 	%r11608, %r11607;
	cvt.u32.u16	%r11609, %rs7563;
	cvt.s32.s8 	%r11610, %r11609;
	cvt.u32.u16	%r11611, %rs7562;
	cvt.s32.s8 	%r11612, %r11611;
	mad.lo.s32 	%r11613, %r37, %r11612, %r11604;
	mad.lo.s32 	%r11614, %r38, %r11610, %r11613;
	mad.lo.s32 	%r11615, %r39, %r11608, %r11614;
	mad.lo.s32 	%r11616, %r40, %r11606, %r11615;
	ld.const.v4.u8 	{%rs7570, %rs7571, %rs7572, %rs7573}, [matrix+3784];
	cvt.u32.u16	%r11617, %rs7573;
	cvt.s32.s8 	%r11618, %r11617;
	cvt.u32.u16	%r11619, %rs7572;
	cvt.s32.s8 	%r11620, %r11619;
	cvt.u32.u16	%r11621, %rs7571;
	cvt.s32.s8 	%r11622, %r11621;
	cvt.u32.u16	%r11623, %rs7570;
	cvt.s32.s8 	%r11624, %r11623;
	mad.lo.s32 	%r11625, %r42, %r11624, %r11616;
	mad.lo.s32 	%r11626, %r43, %r11622, %r11625;
	mad.lo.s32 	%r11627, %r45, %r11620, %r11626;
	mad.lo.s32 	%r11628, %r46, %r11618, %r11627;
	ld.const.v4.u8 	{%rs7578, %rs7579, %rs7580, %rs7581}, [matrix+3788];
	cvt.u32.u16	%r11629, %rs7581;
	cvt.s32.s8 	%r11630, %r11629;
	cvt.u32.u16	%r11631, %rs7580;
	cvt.s32.s8 	%r11632, %r11631;
	cvt.u32.u16	%r11633, %rs7579;
	cvt.s32.s8 	%r11634, %r11633;
	cvt.u32.u16	%r11635, %rs7578;
	cvt.s32.s8 	%r11636, %r11635;
	mad.lo.s32 	%r11637, %r48, %r11636, %r11628;
	mad.lo.s32 	%r11638, %r49, %r11634, %r11637;
	mad.lo.s32 	%r11639, %r50, %r11632, %r11638;
	mad.lo.s32 	%r11640, %r51, %r11630, %r11639;
	ld.const.v4.u8 	{%rs7586, %rs7587, %rs7588, %rs7589}, [matrix+3792];
	cvt.u32.u16	%r11641, %rs7589;
	cvt.s32.s8 	%r11642, %r11641;
	cvt.u32.u16	%r11643, %rs7588;
	cvt.s32.s8 	%r11644, %r11643;
	cvt.u32.u16	%r11645, %rs7587;
	cvt.s32.s8 	%r11646, %r11645;
	cvt.u32.u16	%r11647, %rs7586;
	cvt.s32.s8 	%r11648, %r11647;
	mad.lo.s32 	%r11649, %r173, %r11648, %r11640;
	mad.lo.s32 	%r11650, %r53, %r11646, %r11649;
	mad.lo.s32 	%r11651, %r54, %r11644, %r11650;
	mad.lo.s32 	%r11652, %r55, %r11642, %r11651;
	ld.const.v4.u8 	{%rs7594, %rs7595, %rs7596, %rs7597}, [matrix+3796];
	cvt.u32.u16	%r11653, %rs7597;
	cvt.s32.s8 	%r11654, %r11653;
	cvt.u32.u16	%r11655, %rs7596;
	cvt.s32.s8 	%r11656, %r11655;
	cvt.u32.u16	%r11657, %rs7595;
	cvt.s32.s8 	%r11658, %r11657;
	cvt.u32.u16	%r11659, %rs7594;
	cvt.s32.s8 	%r11660, %r11659;
	mad.lo.s32 	%r11661, %r56, %r11660, %r11652;
	mad.lo.s32 	%r11662, %r57, %r11658, %r11661;
	mad.lo.s32 	%r11663, %r58, %r11656, %r11662;
	mad.lo.s32 	%r11664, %r59, %r11654, %r11663;
	ld.const.v4.u8 	{%rs7602, %rs7603, %rs7604, %rs7605}, [matrix+3800];
	cvt.u32.u16	%r11665, %rs7605;
	cvt.s32.s8 	%r11666, %r11665;
	cvt.u32.u16	%r11667, %rs7604;
	cvt.s32.s8 	%r11668, %r11667;
	cvt.u32.u16	%r11669, %rs7603;
	cvt.s32.s8 	%r11670, %r11669;
	cvt.u32.u16	%r11671, %rs7602;
	cvt.s32.s8 	%r11672, %r11671;
	mad.lo.s32 	%r11673, %r61, %r11672, %r11664;
	mad.lo.s32 	%r11674, %r62, %r11670, %r11673;
	mad.lo.s32 	%r11675, %r64, %r11668, %r11674;
	mad.lo.s32 	%r11676, %r65, %r11666, %r11675;
	ld.const.v4.u8 	{%rs7610, %rs7611, %rs7612, %rs7613}, [matrix+3804];
	cvt.u32.u16	%r11677, %rs7613;
	cvt.s32.s8 	%r11678, %r11677;
	cvt.u32.u16	%r11679, %rs7612;
	cvt.s32.s8 	%r11680, %r11679;
	cvt.u32.u16	%r11681, %rs7611;
	cvt.s32.s8 	%r11682, %r11681;
	cvt.u32.u16	%r11683, %rs7610;
	cvt.s32.s8 	%r11684, %r11683;
	mad.lo.s32 	%r11685, %r67, %r11684, %r11676;
	mad.lo.s32 	%r11686, %r68, %r11682, %r11685;
	mad.lo.s32 	%r11687, %r69, %r11680, %r11686;
	mad.lo.s32 	%r11688, %r70, %r11678, %r11687;
	ld.const.v4.u8 	{%rs7618, %rs7619, %rs7620, %rs7621}, [matrix+3808];
	cvt.u32.u16	%r11689, %rs7621;
	cvt.s32.s8 	%r11690, %r11689;
	cvt.u32.u16	%r11691, %rs7620;
	cvt.s32.s8 	%r11692, %r11691;
	cvt.u32.u16	%r11693, %rs7619;
	cvt.s32.s8 	%r11694, %r11693;
	cvt.u32.u16	%r11695, %rs7618;
	cvt.s32.s8 	%r11696, %r11695;
	mad.lo.s32 	%r11697, %r222, %r11696, %r11688;
	mad.lo.s32 	%r11698, %r72, %r11694, %r11697;
	mad.lo.s32 	%r11699, %r73, %r11692, %r11698;
	mad.lo.s32 	%r11700, %r74, %r11690, %r11699;
	ld.const.v4.u8 	{%rs7626, %rs7627, %rs7628, %rs7629}, [matrix+3812];
	cvt.u32.u16	%r11701, %rs7629;
	cvt.s32.s8 	%r11702, %r11701;
	cvt.u32.u16	%r11703, %rs7628;
	cvt.s32.s8 	%r11704, %r11703;
	cvt.u32.u16	%r11705, %rs7627;
	cvt.s32.s8 	%r11706, %r11705;
	cvt.u32.u16	%r11707, %rs7626;
	cvt.s32.s8 	%r11708, %r11707;
	mad.lo.s32 	%r11709, %r75, %r11708, %r11700;
	mad.lo.s32 	%r11710, %r76, %r11706, %r11709;
	mad.lo.s32 	%r11711, %r77, %r11704, %r11710;
	mad.lo.s32 	%r11712, %r78, %r11702, %r11711;
	ld.const.v4.u8 	{%rs7634, %rs7635, %rs7636, %rs7637}, [matrix+3816];
	cvt.u32.u16	%r11713, %rs7637;
	cvt.s32.s8 	%r11714, %r11713;
	cvt.u32.u16	%r11715, %rs7636;
	cvt.s32.s8 	%r11716, %r11715;
	cvt.u32.u16	%r11717, %rs7635;
	cvt.s32.s8 	%r11718, %r11717;
	cvt.u32.u16	%r11719, %rs7634;
	cvt.s32.s8 	%r11720, %r11719;
	mad.lo.s32 	%r11721, %r80, %r11720, %r11712;
	mad.lo.s32 	%r11722, %r81, %r11718, %r11721;
	mad.lo.s32 	%r11723, %r83, %r11716, %r11722;
	mad.lo.s32 	%r11724, %r84, %r11714, %r11723;
	ld.const.v4.u8 	{%rs7642, %rs7643, %rs7644, %rs7645}, [matrix+3820];
	cvt.u32.u16	%r11725, %rs7645;
	cvt.s32.s8 	%r11726, %r11725;
	cvt.u32.u16	%r11727, %rs7644;
	cvt.s32.s8 	%r11728, %r11727;
	cvt.u32.u16	%r11729, %rs7643;
	cvt.s32.s8 	%r11730, %r11729;
	cvt.u32.u16	%r11731, %rs7642;
	cvt.s32.s8 	%r11732, %r11731;
	mad.lo.s32 	%r11733, %r86, %r11732, %r11724;
	mad.lo.s32 	%r11734, %r87, %r11730, %r11733;
	mad.lo.s32 	%r11735, %r88, %r11728, %r11734;
	mad.lo.s32 	%r11736, %r89, %r11726, %r11735;
	ld.const.v4.u8 	{%rs7650, %rs7651, %rs7652, %rs7653}, [matrix+3824];
	cvt.u32.u16	%r11737, %rs7653;
	cvt.s32.s8 	%r11738, %r11737;
	cvt.u32.u16	%r11739, %rs7652;
	cvt.s32.s8 	%r11740, %r11739;
	cvt.u32.u16	%r11741, %rs7651;
	cvt.s32.s8 	%r11742, %r11741;
	cvt.u32.u16	%r11743, %rs7650;
	cvt.s32.s8 	%r11744, %r11743;
	mad.lo.s32 	%r11745, %r271, %r11744, %r11736;
	mad.lo.s32 	%r11746, %r91, %r11742, %r11745;
	mad.lo.s32 	%r11747, %r93, %r11740, %r11746;
	mad.lo.s32 	%r11748, %r94, %r11738, %r11747;
	ld.const.v4.u8 	{%rs7658, %rs7659, %rs7660, %rs7661}, [matrix+3828];
	cvt.u32.u16	%r11749, %rs7661;
	cvt.s32.s8 	%r11750, %r11749;
	cvt.u32.u16	%r11751, %rs7660;
	cvt.s32.s8 	%r11752, %r11751;
	cvt.u32.u16	%r11753, %rs7659;
	cvt.s32.s8 	%r11754, %r11753;
	cvt.u32.u16	%r11755, %rs7658;
	cvt.s32.s8 	%r11756, %r11755;
	mad.lo.s32 	%r11757, %r96, %r11756, %r11748;
	mad.lo.s32 	%r11758, %r97, %r11754, %r11757;
	mad.lo.s32 	%r11759, %r99, %r11752, %r11758;
	mad.lo.s32 	%r11760, %r100, %r11750, %r11759;
	ld.const.v4.u8 	{%rs7666, %rs7667, %rs7668, %rs7669}, [matrix+3832];
	cvt.u32.u16	%r11761, %rs7669;
	cvt.s32.s8 	%r11762, %r11761;
	cvt.u32.u16	%r11763, %rs7668;
	cvt.s32.s8 	%r11764, %r11763;
	cvt.u32.u16	%r11765, %rs7667;
	cvt.s32.s8 	%r11766, %r11765;
	cvt.u32.u16	%r11767, %rs7666;
	cvt.s32.s8 	%r11768, %r11767;
	mad.lo.s32 	%r11769, %r103, %r11768, %r11760;
	mad.lo.s32 	%r11770, %r104, %r11766, %r11769;
	mad.lo.s32 	%r11771, %r107, %r11764, %r11770;
	mad.lo.s32 	%r11772, %r108, %r11762, %r11771;
	ld.const.v4.u8 	{%rs7674, %rs7675, %rs7676, %rs7677}, [matrix+3836];
	cvt.u32.u16	%r11773, %rs7677;
	cvt.s32.s8 	%r11774, %r11773;
	cvt.u32.u16	%r11775, %rs7676;
	cvt.s32.s8 	%r11776, %r11775;
	cvt.u32.u16	%r11777, %rs7675;
	cvt.s32.s8 	%r11778, %r11777;
	cvt.u32.u16	%r11779, %rs7674;
	cvt.s32.s8 	%r11780, %r11779;
	mad.lo.s32 	%r11781, %r111, %r11780, %r11772;
	mad.lo.s32 	%r11782, %r112, %r11778, %r11781;
	mad.lo.s32 	%r11783, %r114, %r11776, %r11782;
	mad.lo.s32 	%r11784, %r115, %r11774, %r11783;
	shr.u32 	%r11785, %r11592, 6;
	and.b32  	%r11786, %r11785, 240;
	shr.u32 	%r11787, %r11784, 10;
	or.b32  	%r11788, %r11787, %r11786;
	xor.b32  	%r11789, %r105, %r11788;
	cvt.u64.u32	%rd404, %r11789;
	ld.const.v4.u8 	{%rs7682, %rs7683, %rs7684, %rs7685}, [matrix+3840];
	cvt.u32.u16	%r11790, %rs7685;
	cvt.s32.s8 	%r11791, %r11790;
	cvt.u32.u16	%r11792, %rs7684;
	cvt.s32.s8 	%r11793, %r11792;
	cvt.u32.u16	%r11794, %rs7682;
	cvt.s32.s8 	%r11795, %r11794;
	cvt.u32.u16	%r11796, %rs7683;
	cvt.s32.s8 	%r11797, %r11796;
	mul.lo.s32 	%r11798, %r34, %r11797;
	mad.lo.s32 	%r11799, %r124, %r11795, %r11798;
	mad.lo.s32 	%r11800, %r35, %r11793, %r11799;
	mad.lo.s32 	%r11801, %r36, %r11791, %r11800;
	ld.const.v4.u8 	{%rs7690, %rs7691, %rs7692, %rs7693}, [matrix+3844];
	cvt.u32.u16	%r11802, %rs7693;
	cvt.s32.s8 	%r11803, %r11802;
	cvt.u32.u16	%r11804, %rs7692;
	cvt.s32.s8 	%r11805, %r11804;
	cvt.u32.u16	%r11806, %rs7691;
	cvt.s32.s8 	%r11807, %r11806;
	cvt.u32.u16	%r11808, %rs7690;
	cvt.s32.s8 	%r11809, %r11808;
	mad.lo.s32 	%r11810, %r37, %r11809, %r11801;
	mad.lo.s32 	%r11811, %r38, %r11807, %r11810;
	mad.lo.s32 	%r11812, %r39, %r11805, %r11811;
	mad.lo.s32 	%r11813, %r40, %r11803, %r11812;
	ld.const.v4.u8 	{%rs7698, %rs7699, %rs7700, %rs7701}, [matrix+3848];
	cvt.u32.u16	%r11814, %rs7701;
	cvt.s32.s8 	%r11815, %r11814;
	cvt.u32.u16	%r11816, %rs7700;
	cvt.s32.s8 	%r11817, %r11816;
	cvt.u32.u16	%r11818, %rs7699;
	cvt.s32.s8 	%r11819, %r11818;
	cvt.u32.u16	%r11820, %rs7698;
	cvt.s32.s8 	%r11821, %r11820;
	mad.lo.s32 	%r11822, %r42, %r11821, %r11813;
	mad.lo.s32 	%r11823, %r43, %r11819, %r11822;
	mad.lo.s32 	%r11824, %r45, %r11817, %r11823;
	mad.lo.s32 	%r11825, %r46, %r11815, %r11824;
	ld.const.v4.u8 	{%rs7706, %rs7707, %rs7708, %rs7709}, [matrix+3852];
	cvt.u32.u16	%r11826, %rs7709;
	cvt.s32.s8 	%r11827, %r11826;
	cvt.u32.u16	%r11828, %rs7708;
	cvt.s32.s8 	%r11829, %r11828;
	cvt.u32.u16	%r11830, %rs7707;
	cvt.s32.s8 	%r11831, %r11830;
	cvt.u32.u16	%r11832, %rs7706;
	cvt.s32.s8 	%r11833, %r11832;
	mad.lo.s32 	%r11834, %r48, %r11833, %r11825;
	mad.lo.s32 	%r11835, %r49, %r11831, %r11834;
	mad.lo.s32 	%r11836, %r50, %r11829, %r11835;
	mad.lo.s32 	%r11837, %r51, %r11827, %r11836;
	ld.const.v4.u8 	{%rs7714, %rs7715, %rs7716, %rs7717}, [matrix+3856];
	cvt.u32.u16	%r11838, %rs7717;
	cvt.s32.s8 	%r11839, %r11838;
	cvt.u32.u16	%r11840, %rs7716;
	cvt.s32.s8 	%r11841, %r11840;
	cvt.u32.u16	%r11842, %rs7715;
	cvt.s32.s8 	%r11843, %r11842;
	cvt.u32.u16	%r11844, %rs7714;
	cvt.s32.s8 	%r11845, %r11844;
	mad.lo.s32 	%r11846, %r173, %r11845, %r11837;
	mad.lo.s32 	%r11847, %r53, %r11843, %r11846;
	mad.lo.s32 	%r11848, %r54, %r11841, %r11847;
	mad.lo.s32 	%r11849, %r55, %r11839, %r11848;
	ld.const.v4.u8 	{%rs7722, %rs7723, %rs7724, %rs7725}, [matrix+3860];
	cvt.u32.u16	%r11850, %rs7725;
	cvt.s32.s8 	%r11851, %r11850;
	cvt.u32.u16	%r11852, %rs7724;
	cvt.s32.s8 	%r11853, %r11852;
	cvt.u32.u16	%r11854, %rs7723;
	cvt.s32.s8 	%r11855, %r11854;
	cvt.u32.u16	%r11856, %rs7722;
	cvt.s32.s8 	%r11857, %r11856;
	mad.lo.s32 	%r11858, %r56, %r11857, %r11849;
	mad.lo.s32 	%r11859, %r57, %r11855, %r11858;
	mad.lo.s32 	%r11860, %r58, %r11853, %r11859;
	mad.lo.s32 	%r11861, %r59, %r11851, %r11860;
	ld.const.v4.u8 	{%rs7730, %rs7731, %rs7732, %rs7733}, [matrix+3864];
	cvt.u32.u16	%r11862, %rs7733;
	cvt.s32.s8 	%r11863, %r11862;
	cvt.u32.u16	%r11864, %rs7732;
	cvt.s32.s8 	%r11865, %r11864;
	cvt.u32.u16	%r11866, %rs7731;
	cvt.s32.s8 	%r11867, %r11866;
	cvt.u32.u16	%r11868, %rs7730;
	cvt.s32.s8 	%r11869, %r11868;
	mad.lo.s32 	%r11870, %r61, %r11869, %r11861;
	mad.lo.s32 	%r11871, %r62, %r11867, %r11870;
	mad.lo.s32 	%r11872, %r64, %r11865, %r11871;
	mad.lo.s32 	%r11873, %r65, %r11863, %r11872;
	ld.const.v4.u8 	{%rs7738, %rs7739, %rs7740, %rs7741}, [matrix+3868];
	cvt.u32.u16	%r11874, %rs7741;
	cvt.s32.s8 	%r11875, %r11874;
	cvt.u32.u16	%r11876, %rs7740;
	cvt.s32.s8 	%r11877, %r11876;
	cvt.u32.u16	%r11878, %rs7739;
	cvt.s32.s8 	%r11879, %r11878;
	cvt.u32.u16	%r11880, %rs7738;
	cvt.s32.s8 	%r11881, %r11880;
	mad.lo.s32 	%r11882, %r67, %r11881, %r11873;
	mad.lo.s32 	%r11883, %r68, %r11879, %r11882;
	mad.lo.s32 	%r11884, %r69, %r11877, %r11883;
	mad.lo.s32 	%r11885, %r70, %r11875, %r11884;
	ld.const.v4.u8 	{%rs7746, %rs7747, %rs7748, %rs7749}, [matrix+3872];
	cvt.u32.u16	%r11886, %rs7749;
	cvt.s32.s8 	%r11887, %r11886;
	cvt.u32.u16	%r11888, %rs7748;
	cvt.s32.s8 	%r11889, %r11888;
	cvt.u32.u16	%r11890, %rs7747;
	cvt.s32.s8 	%r11891, %r11890;
	cvt.u32.u16	%r11892, %rs7746;
	cvt.s32.s8 	%r11893, %r11892;
	mad.lo.s32 	%r11894, %r222, %r11893, %r11885;
	mad.lo.s32 	%r11895, %r72, %r11891, %r11894;
	mad.lo.s32 	%r11896, %r73, %r11889, %r11895;
	mad.lo.s32 	%r11897, %r74, %r11887, %r11896;
	ld.const.v4.u8 	{%rs7754, %rs7755, %rs7756, %rs7757}, [matrix+3876];
	cvt.u32.u16	%r11898, %rs7757;
	cvt.s32.s8 	%r11899, %r11898;
	cvt.u32.u16	%r11900, %rs7756;
	cvt.s32.s8 	%r11901, %r11900;
	cvt.u32.u16	%r11902, %rs7755;
	cvt.s32.s8 	%r11903, %r11902;
	cvt.u32.u16	%r11904, %rs7754;
	cvt.s32.s8 	%r11905, %r11904;
	mad.lo.s32 	%r11906, %r75, %r11905, %r11897;
	mad.lo.s32 	%r11907, %r76, %r11903, %r11906;
	mad.lo.s32 	%r11908, %r77, %r11901, %r11907;
	mad.lo.s32 	%r11909, %r78, %r11899, %r11908;
	ld.const.v4.u8 	{%rs7762, %rs7763, %rs7764, %rs7765}, [matrix+3880];
	cvt.u32.u16	%r11910, %rs7765;
	cvt.s32.s8 	%r11911, %r11910;
	cvt.u32.u16	%r11912, %rs7764;
	cvt.s32.s8 	%r11913, %r11912;
	cvt.u32.u16	%r11914, %rs7763;
	cvt.s32.s8 	%r11915, %r11914;
	cvt.u32.u16	%r11916, %rs7762;
	cvt.s32.s8 	%r11917, %r11916;
	mad.lo.s32 	%r11918, %r80, %r11917, %r11909;
	mad.lo.s32 	%r11919, %r81, %r11915, %r11918;
	mad.lo.s32 	%r11920, %r83, %r11913, %r11919;
	mad.lo.s32 	%r11921, %r84, %r11911, %r11920;
	ld.const.v4.u8 	{%rs7770, %rs7771, %rs7772, %rs7773}, [matrix+3884];
	cvt.u32.u16	%r11922, %rs7773;
	cvt.s32.s8 	%r11923, %r11922;
	cvt.u32.u16	%r11924, %rs7772;
	cvt.s32.s8 	%r11925, %r11924;
	cvt.u32.u16	%r11926, %rs7771;
	cvt.s32.s8 	%r11927, %r11926;
	cvt.u32.u16	%r11928, %rs7770;
	cvt.s32.s8 	%r11929, %r11928;
	mad.lo.s32 	%r11930, %r86, %r11929, %r11921;
	mad.lo.s32 	%r11931, %r87, %r11927, %r11930;
	mad.lo.s32 	%r11932, %r88, %r11925, %r11931;
	mad.lo.s32 	%r11933, %r89, %r11923, %r11932;
	ld.const.v4.u8 	{%rs7778, %rs7779, %rs7780, %rs7781}, [matrix+3888];
	cvt.u32.u16	%r11934, %rs7781;
	cvt.s32.s8 	%r11935, %r11934;
	cvt.u32.u16	%r11936, %rs7780;
	cvt.s32.s8 	%r11937, %r11936;
	cvt.u32.u16	%r11938, %rs7779;
	cvt.s32.s8 	%r11939, %r11938;
	cvt.u32.u16	%r11940, %rs7778;
	cvt.s32.s8 	%r11941, %r11940;
	mad.lo.s32 	%r11942, %r271, %r11941, %r11933;
	mad.lo.s32 	%r11943, %r91, %r11939, %r11942;
	mad.lo.s32 	%r11944, %r93, %r11937, %r11943;
	mad.lo.s32 	%r11945, %r94, %r11935, %r11944;
	ld.const.v4.u8 	{%rs7786, %rs7787, %rs7788, %rs7789}, [matrix+3892];
	cvt.u32.u16	%r11946, %rs7789;
	cvt.s32.s8 	%r11947, %r11946;
	cvt.u32.u16	%r11948, %rs7788;
	cvt.s32.s8 	%r11949, %r11948;
	cvt.u32.u16	%r11950, %rs7787;
	cvt.s32.s8 	%r11951, %r11950;
	cvt.u32.u16	%r11952, %rs7786;
	cvt.s32.s8 	%r11953, %r11952;
	mad.lo.s32 	%r11954, %r96, %r11953, %r11945;
	mad.lo.s32 	%r11955, %r97, %r11951, %r11954;
	mad.lo.s32 	%r11956, %r99, %r11949, %r11955;
	mad.lo.s32 	%r11957, %r100, %r11947, %r11956;
	ld.const.v4.u8 	{%rs7794, %rs7795, %rs7796, %rs7797}, [matrix+3896];
	cvt.u32.u16	%r11958, %rs7797;
	cvt.s32.s8 	%r11959, %r11958;
	cvt.u32.u16	%r11960, %rs7796;
	cvt.s32.s8 	%r11961, %r11960;
	cvt.u32.u16	%r11962, %rs7795;
	cvt.s32.s8 	%r11963, %r11962;
	cvt.u32.u16	%r11964, %rs7794;
	cvt.s32.s8 	%r11965, %r11964;
	mad.lo.s32 	%r11966, %r103, %r11965, %r11957;
	mad.lo.s32 	%r11967, %r104, %r11963, %r11966;
	mad.lo.s32 	%r11968, %r107, %r11961, %r11967;
	mad.lo.s32 	%r11969, %r108, %r11959, %r11968;
	ld.const.v4.u8 	{%rs7802, %rs7803, %rs7804, %rs7805}, [matrix+3900];
	cvt.u32.u16	%r11970, %rs7805;
	cvt.s32.s8 	%r11971, %r11970;
	cvt.u32.u16	%r11972, %rs7804;
	cvt.s32.s8 	%r11973, %r11972;
	cvt.u32.u16	%r11974, %rs7803;
	cvt.s32.s8 	%r11975, %r11974;
	cvt.u32.u16	%r11976, %rs7802;
	cvt.s32.s8 	%r11977, %r11976;
	mad.lo.s32 	%r11978, %r111, %r11977, %r11969;
	mad.lo.s32 	%r11979, %r112, %r11975, %r11978;
	mad.lo.s32 	%r11980, %r114, %r11973, %r11979;
	mad.lo.s32 	%r11981, %r115, %r11971, %r11980;
	ld.const.v4.u8 	{%rs7810, %rs7811, %rs7812, %rs7813}, [matrix+3904];
	cvt.u32.u16	%r11982, %rs7813;
	cvt.s32.s8 	%r11983, %r11982;
	cvt.u32.u16	%r11984, %rs7812;
	cvt.s32.s8 	%r11985, %r11984;
	cvt.u32.u16	%r11986, %rs7810;
	cvt.s32.s8 	%r11987, %r11986;
	cvt.u32.u16	%r11988, %rs7811;
	cvt.s32.s8 	%r11989, %r11988;
	mul.lo.s32 	%r11990, %r34, %r11989;
	mad.lo.s32 	%r11991, %r124, %r11987, %r11990;
	mad.lo.s32 	%r11992, %r35, %r11985, %r11991;
	mad.lo.s32 	%r11993, %r36, %r11983, %r11992;
	ld.const.v4.u8 	{%rs7818, %rs7819, %rs7820, %rs7821}, [matrix+3908];
	cvt.u32.u16	%r11994, %rs7821;
	cvt.s32.s8 	%r11995, %r11994;
	cvt.u32.u16	%r11996, %rs7820;
	cvt.s32.s8 	%r11997, %r11996;
	cvt.u32.u16	%r11998, %rs7819;
	cvt.s32.s8 	%r11999, %r11998;
	cvt.u32.u16	%r12000, %rs7818;
	cvt.s32.s8 	%r12001, %r12000;
	mad.lo.s32 	%r12002, %r37, %r12001, %r11993;
	mad.lo.s32 	%r12003, %r38, %r11999, %r12002;
	mad.lo.s32 	%r12004, %r39, %r11997, %r12003;
	mad.lo.s32 	%r12005, %r40, %r11995, %r12004;
	ld.const.v4.u8 	{%rs7826, %rs7827, %rs7828, %rs7829}, [matrix+3912];
	cvt.u32.u16	%r12006, %rs7829;
	cvt.s32.s8 	%r12007, %r12006;
	cvt.u32.u16	%r12008, %rs7828;
	cvt.s32.s8 	%r12009, %r12008;
	cvt.u32.u16	%r12010, %rs7827;
	cvt.s32.s8 	%r12011, %r12010;
	cvt.u32.u16	%r12012, %rs7826;
	cvt.s32.s8 	%r12013, %r12012;
	mad.lo.s32 	%r12014, %r42, %r12013, %r12005;
	mad.lo.s32 	%r12015, %r43, %r12011, %r12014;
	mad.lo.s32 	%r12016, %r45, %r12009, %r12015;
	mad.lo.s32 	%r12017, %r46, %r12007, %r12016;
	ld.const.v4.u8 	{%rs7834, %rs7835, %rs7836, %rs7837}, [matrix+3916];
	cvt.u32.u16	%r12018, %rs7837;
	cvt.s32.s8 	%r12019, %r12018;
	cvt.u32.u16	%r12020, %rs7836;
	cvt.s32.s8 	%r12021, %r12020;
	cvt.u32.u16	%r12022, %rs7835;
	cvt.s32.s8 	%r12023, %r12022;
	cvt.u32.u16	%r12024, %rs7834;
	cvt.s32.s8 	%r12025, %r12024;
	mad.lo.s32 	%r12026, %r48, %r12025, %r12017;
	mad.lo.s32 	%r12027, %r49, %r12023, %r12026;
	mad.lo.s32 	%r12028, %r50, %r12021, %r12027;
	mad.lo.s32 	%r12029, %r51, %r12019, %r12028;
	ld.const.v4.u8 	{%rs7842, %rs7843, %rs7844, %rs7845}, [matrix+3920];
	cvt.u32.u16	%r12030, %rs7845;
	cvt.s32.s8 	%r12031, %r12030;
	cvt.u32.u16	%r12032, %rs7844;
	cvt.s32.s8 	%r12033, %r12032;
	cvt.u32.u16	%r12034, %rs7843;
	cvt.s32.s8 	%r12035, %r12034;
	cvt.u32.u16	%r12036, %rs7842;
	cvt.s32.s8 	%r12037, %r12036;
	mad.lo.s32 	%r12038, %r173, %r12037, %r12029;
	mad.lo.s32 	%r12039, %r53, %r12035, %r12038;
	mad.lo.s32 	%r12040, %r54, %r12033, %r12039;
	mad.lo.s32 	%r12041, %r55, %r12031, %r12040;
	ld.const.v4.u8 	{%rs7850, %rs7851, %rs7852, %rs7853}, [matrix+3924];
	cvt.u32.u16	%r12042, %rs7853;
	cvt.s32.s8 	%r12043, %r12042;
	cvt.u32.u16	%r12044, %rs7852;
	cvt.s32.s8 	%r12045, %r12044;
	cvt.u32.u16	%r12046, %rs7851;
	cvt.s32.s8 	%r12047, %r12046;
	cvt.u32.u16	%r12048, %rs7850;
	cvt.s32.s8 	%r12049, %r12048;
	mad.lo.s32 	%r12050, %r56, %r12049, %r12041;
	mad.lo.s32 	%r12051, %r57, %r12047, %r12050;
	mad.lo.s32 	%r12052, %r58, %r12045, %r12051;
	mad.lo.s32 	%r12053, %r59, %r12043, %r12052;
	ld.const.v4.u8 	{%rs7858, %rs7859, %rs7860, %rs7861}, [matrix+3928];
	cvt.u32.u16	%r12054, %rs7861;
	cvt.s32.s8 	%r12055, %r12054;
	cvt.u32.u16	%r12056, %rs7860;
	cvt.s32.s8 	%r12057, %r12056;
	cvt.u32.u16	%r12058, %rs7859;
	cvt.s32.s8 	%r12059, %r12058;
	cvt.u32.u16	%r12060, %rs7858;
	cvt.s32.s8 	%r12061, %r12060;
	mad.lo.s32 	%r12062, %r61, %r12061, %r12053;
	mad.lo.s32 	%r12063, %r62, %r12059, %r12062;
	mad.lo.s32 	%r12064, %r64, %r12057, %r12063;
	mad.lo.s32 	%r12065, %r65, %r12055, %r12064;
	ld.const.v4.u8 	{%rs7866, %rs7867, %rs7868, %rs7869}, [matrix+3932];
	cvt.u32.u16	%r12066, %rs7869;
	cvt.s32.s8 	%r12067, %r12066;
	cvt.u32.u16	%r12068, %rs7868;
	cvt.s32.s8 	%r12069, %r12068;
	cvt.u32.u16	%r12070, %rs7867;
	cvt.s32.s8 	%r12071, %r12070;
	cvt.u32.u16	%r12072, %rs7866;
	cvt.s32.s8 	%r12073, %r12072;
	mad.lo.s32 	%r12074, %r67, %r12073, %r12065;
	mad.lo.s32 	%r12075, %r68, %r12071, %r12074;
	mad.lo.s32 	%r12076, %r69, %r12069, %r12075;
	mad.lo.s32 	%r12077, %r70, %r12067, %r12076;
	ld.const.v4.u8 	{%rs7874, %rs7875, %rs7876, %rs7877}, [matrix+3936];
	cvt.u32.u16	%r12078, %rs7877;
	cvt.s32.s8 	%r12079, %r12078;
	cvt.u32.u16	%r12080, %rs7876;
	cvt.s32.s8 	%r12081, %r12080;
	cvt.u32.u16	%r12082, %rs7875;
	cvt.s32.s8 	%r12083, %r12082;
	cvt.u32.u16	%r12084, %rs7874;
	cvt.s32.s8 	%r12085, %r12084;
	mad.lo.s32 	%r12086, %r222, %r12085, %r12077;
	mad.lo.s32 	%r12087, %r72, %r12083, %r12086;
	mad.lo.s32 	%r12088, %r73, %r12081, %r12087;
	mad.lo.s32 	%r12089, %r74, %r12079, %r12088;
	ld.const.v4.u8 	{%rs7882, %rs7883, %rs7884, %rs7885}, [matrix+3940];
	cvt.u32.u16	%r12090, %rs7885;
	cvt.s32.s8 	%r12091, %r12090;
	cvt.u32.u16	%r12092, %rs7884;
	cvt.s32.s8 	%r12093, %r12092;
	cvt.u32.u16	%r12094, %rs7883;
	cvt.s32.s8 	%r12095, %r12094;
	cvt.u32.u16	%r12096, %rs7882;
	cvt.s32.s8 	%r12097, %r12096;
	mad.lo.s32 	%r12098, %r75, %r12097, %r12089;
	mad.lo.s32 	%r12099, %r76, %r12095, %r12098;
	mad.lo.s32 	%r12100, %r77, %r12093, %r12099;
	mad.lo.s32 	%r12101, %r78, %r12091, %r12100;
	ld.const.v4.u8 	{%rs7890, %rs7891, %rs7892, %rs7893}, [matrix+3944];
	cvt.u32.u16	%r12102, %rs7893;
	cvt.s32.s8 	%r12103, %r12102;
	cvt.u32.u16	%r12104, %rs7892;
	cvt.s32.s8 	%r12105, %r12104;
	cvt.u32.u16	%r12106, %rs7891;
	cvt.s32.s8 	%r12107, %r12106;
	cvt.u32.u16	%r12108, %rs7890;
	cvt.s32.s8 	%r12109, %r12108;
	mad.lo.s32 	%r12110, %r80, %r12109, %r12101;
	mad.lo.s32 	%r12111, %r81, %r12107, %r12110;
	mad.lo.s32 	%r12112, %r83, %r12105, %r12111;
	mad.lo.s32 	%r12113, %r84, %r12103, %r12112;
	ld.const.v4.u8 	{%rs7898, %rs7899, %rs7900, %rs7901}, [matrix+3948];
	cvt.u32.u16	%r12114, %rs7901;
	cvt.s32.s8 	%r12115, %r12114;
	cvt.u32.u16	%r12116, %rs7900;
	cvt.s32.s8 	%r12117, %r12116;
	cvt.u32.u16	%r12118, %rs7899;
	cvt.s32.s8 	%r12119, %r12118;
	cvt.u32.u16	%r12120, %rs7898;
	cvt.s32.s8 	%r12121, %r12120;
	mad.lo.s32 	%r12122, %r86, %r12121, %r12113;
	mad.lo.s32 	%r12123, %r87, %r12119, %r12122;
	mad.lo.s32 	%r12124, %r88, %r12117, %r12123;
	mad.lo.s32 	%r12125, %r89, %r12115, %r12124;
	ld.const.v4.u8 	{%rs7906, %rs7907, %rs7908, %rs7909}, [matrix+3952];
	cvt.u32.u16	%r12126, %rs7909;
	cvt.s32.s8 	%r12127, %r12126;
	cvt.u32.u16	%r12128, %rs7908;
	cvt.s32.s8 	%r12129, %r12128;
	cvt.u32.u16	%r12130, %rs7907;
	cvt.s32.s8 	%r12131, %r12130;
	cvt.u32.u16	%r12132, %rs7906;
	cvt.s32.s8 	%r12133, %r12132;
	mad.lo.s32 	%r12134, %r271, %r12133, %r12125;
	mad.lo.s32 	%r12135, %r91, %r12131, %r12134;
	mad.lo.s32 	%r12136, %r93, %r12129, %r12135;
	mad.lo.s32 	%r12137, %r94, %r12127, %r12136;
	ld.const.v4.u8 	{%rs7914, %rs7915, %rs7916, %rs7917}, [matrix+3956];
	cvt.u32.u16	%r12138, %rs7917;
	cvt.s32.s8 	%r12139, %r12138;
	cvt.u32.u16	%r12140, %rs7916;
	cvt.s32.s8 	%r12141, %r12140;
	cvt.u32.u16	%r12142, %rs7915;
	cvt.s32.s8 	%r12143, %r12142;
	cvt.u32.u16	%r12144, %rs7914;
	cvt.s32.s8 	%r12145, %r12144;
	mad.lo.s32 	%r12146, %r96, %r12145, %r12137;
	mad.lo.s32 	%r12147, %r97, %r12143, %r12146;
	mad.lo.s32 	%r12148, %r99, %r12141, %r12147;
	mad.lo.s32 	%r12149, %r100, %r12139, %r12148;
	ld.const.v4.u8 	{%rs7922, %rs7923, %rs7924, %rs7925}, [matrix+3960];
	cvt.u32.u16	%r12150, %rs7925;
	cvt.s32.s8 	%r12151, %r12150;
	cvt.u32.u16	%r12152, %rs7924;
	cvt.s32.s8 	%r12153, %r12152;
	cvt.u32.u16	%r12154, %rs7923;
	cvt.s32.s8 	%r12155, %r12154;
	cvt.u32.u16	%r12156, %rs7922;
	cvt.s32.s8 	%r12157, %r12156;
	mad.lo.s32 	%r12158, %r103, %r12157, %r12149;
	mad.lo.s32 	%r12159, %r104, %r12155, %r12158;
	mad.lo.s32 	%r12160, %r107, %r12153, %r12159;
	mad.lo.s32 	%r12161, %r108, %r12151, %r12160;
	ld.const.v4.u8 	{%rs7930, %rs7931, %rs7932, %rs7933}, [matrix+3964];
	cvt.u32.u16	%r12162, %rs7933;
	cvt.s32.s8 	%r12163, %r12162;
	cvt.u32.u16	%r12164, %rs7932;
	cvt.s32.s8 	%r12165, %r12164;
	cvt.u32.u16	%r12166, %rs7931;
	cvt.s32.s8 	%r12167, %r12166;
	cvt.u32.u16	%r12168, %rs7930;
	cvt.s32.s8 	%r12169, %r12168;
	mad.lo.s32 	%r12170, %r111, %r12169, %r12161;
	mad.lo.s32 	%r12171, %r112, %r12167, %r12170;
	mad.lo.s32 	%r12172, %r114, %r12165, %r12171;
	mad.lo.s32 	%r12173, %r115, %r12163, %r12172;
	shr.u32 	%r12174, %r11981, 6;
	and.b32  	%r12175, %r12174, 240;
	shr.u32 	%r12176, %r12173, 10;
	or.b32  	%r12177, %r12176, %r12175;
	xor.b32  	%r12178, %r109, %r12177;
	cvt.u64.u32	%rd405, %r12178;
	ld.const.v4.u8 	{%rs7938, %rs7939, %rs7940, %rs7941}, [matrix+3968];
	cvt.u32.u16	%r12179, %rs7941;
	cvt.s32.s8 	%r12180, %r12179;
	cvt.u32.u16	%r12181, %rs7940;
	cvt.s32.s8 	%r12182, %r12181;
	cvt.u32.u16	%r12183, %rs7938;
	cvt.s32.s8 	%r12184, %r12183;
	cvt.u32.u16	%r12185, %rs7939;
	cvt.s32.s8 	%r12186, %r12185;
	mul.lo.s32 	%r12187, %r34, %r12186;
	mad.lo.s32 	%r12188, %r124, %r12184, %r12187;
	mad.lo.s32 	%r12189, %r35, %r12182, %r12188;
	mad.lo.s32 	%r12190, %r36, %r12180, %r12189;
	ld.const.v4.u8 	{%rs7946, %rs7947, %rs7948, %rs7949}, [matrix+3972];
	cvt.u32.u16	%r12191, %rs7949;
	cvt.s32.s8 	%r12192, %r12191;
	cvt.u32.u16	%r12193, %rs7948;
	cvt.s32.s8 	%r12194, %r12193;
	cvt.u32.u16	%r12195, %rs7947;
	cvt.s32.s8 	%r12196, %r12195;
	cvt.u32.u16	%r12197, %rs7946;
	cvt.s32.s8 	%r12198, %r12197;
	mad.lo.s32 	%r12199, %r37, %r12198, %r12190;
	mad.lo.s32 	%r12200, %r38, %r12196, %r12199;
	mad.lo.s32 	%r12201, %r39, %r12194, %r12200;
	mad.lo.s32 	%r12202, %r40, %r12192, %r12201;
	ld.const.v4.u8 	{%rs7954, %rs7955, %rs7956, %rs7957}, [matrix+3976];
	cvt.u32.u16	%r12203, %rs7957;
	cvt.s32.s8 	%r12204, %r12203;
	cvt.u32.u16	%r12205, %rs7956;
	cvt.s32.s8 	%r12206, %r12205;
	cvt.u32.u16	%r12207, %rs7955;
	cvt.s32.s8 	%r12208, %r12207;
	cvt.u32.u16	%r12209, %rs7954;
	cvt.s32.s8 	%r12210, %r12209;
	mad.lo.s32 	%r12211, %r42, %r12210, %r12202;
	mad.lo.s32 	%r12212, %r43, %r12208, %r12211;
	mad.lo.s32 	%r12213, %r45, %r12206, %r12212;
	mad.lo.s32 	%r12214, %r46, %r12204, %r12213;
	ld.const.v4.u8 	{%rs7962, %rs7963, %rs7964, %rs7965}, [matrix+3980];
	cvt.u32.u16	%r12215, %rs7965;
	cvt.s32.s8 	%r12216, %r12215;
	cvt.u32.u16	%r12217, %rs7964;
	cvt.s32.s8 	%r12218, %r12217;
	cvt.u32.u16	%r12219, %rs7963;
	cvt.s32.s8 	%r12220, %r12219;
	cvt.u32.u16	%r12221, %rs7962;
	cvt.s32.s8 	%r12222, %r12221;
	mad.lo.s32 	%r12223, %r48, %r12222, %r12214;
	mad.lo.s32 	%r12224, %r49, %r12220, %r12223;
	mad.lo.s32 	%r12225, %r50, %r12218, %r12224;
	mad.lo.s32 	%r12226, %r51, %r12216, %r12225;
	ld.const.v4.u8 	{%rs7970, %rs7971, %rs7972, %rs7973}, [matrix+3984];
	cvt.u32.u16	%r12227, %rs7973;
	cvt.s32.s8 	%r12228, %r12227;
	cvt.u32.u16	%r12229, %rs7972;
	cvt.s32.s8 	%r12230, %r12229;
	cvt.u32.u16	%r12231, %rs7971;
	cvt.s32.s8 	%r12232, %r12231;
	cvt.u32.u16	%r12233, %rs7970;
	cvt.s32.s8 	%r12234, %r12233;
	mad.lo.s32 	%r12235, %r173, %r12234, %r12226;
	mad.lo.s32 	%r12236, %r53, %r12232, %r12235;
	mad.lo.s32 	%r12237, %r54, %r12230, %r12236;
	mad.lo.s32 	%r12238, %r55, %r12228, %r12237;
	ld.const.v4.u8 	{%rs7978, %rs7979, %rs7980, %rs7981}, [matrix+3988];
	cvt.u32.u16	%r12239, %rs7981;
	cvt.s32.s8 	%r12240, %r12239;
	cvt.u32.u16	%r12241, %rs7980;
	cvt.s32.s8 	%r12242, %r12241;
	cvt.u32.u16	%r12243, %rs7979;
	cvt.s32.s8 	%r12244, %r12243;
	cvt.u32.u16	%r12245, %rs7978;
	cvt.s32.s8 	%r12246, %r12245;
	mad.lo.s32 	%r12247, %r56, %r12246, %r12238;
	mad.lo.s32 	%r12248, %r57, %r12244, %r12247;
	mad.lo.s32 	%r12249, %r58, %r12242, %r12248;
	mad.lo.s32 	%r12250, %r59, %r12240, %r12249;
	ld.const.v4.u8 	{%rs7986, %rs7987, %rs7988, %rs7989}, [matrix+3992];
	cvt.u32.u16	%r12251, %rs7989;
	cvt.s32.s8 	%r12252, %r12251;
	cvt.u32.u16	%r12253, %rs7988;
	cvt.s32.s8 	%r12254, %r12253;
	cvt.u32.u16	%r12255, %rs7987;
	cvt.s32.s8 	%r12256, %r12255;
	cvt.u32.u16	%r12257, %rs7986;
	cvt.s32.s8 	%r12258, %r12257;
	mad.lo.s32 	%r12259, %r61, %r12258, %r12250;
	mad.lo.s32 	%r12260, %r62, %r12256, %r12259;
	mad.lo.s32 	%r12261, %r64, %r12254, %r12260;
	mad.lo.s32 	%r12262, %r65, %r12252, %r12261;
	ld.const.v4.u8 	{%rs7994, %rs7995, %rs7996, %rs7997}, [matrix+3996];
	cvt.u32.u16	%r12263, %rs7997;
	cvt.s32.s8 	%r12264, %r12263;
	cvt.u32.u16	%r12265, %rs7996;
	cvt.s32.s8 	%r12266, %r12265;
	cvt.u32.u16	%r12267, %rs7995;
	cvt.s32.s8 	%r12268, %r12267;
	cvt.u32.u16	%r12269, %rs7994;
	cvt.s32.s8 	%r12270, %r12269;
	mad.lo.s32 	%r12271, %r67, %r12270, %r12262;
	mad.lo.s32 	%r12272, %r68, %r12268, %r12271;
	mad.lo.s32 	%r12273, %r69, %r12266, %r12272;
	mad.lo.s32 	%r12274, %r70, %r12264, %r12273;
	ld.const.v4.u8 	{%rs8002, %rs8003, %rs8004, %rs8005}, [matrix+4000];
	cvt.u32.u16	%r12275, %rs8005;
	cvt.s32.s8 	%r12276, %r12275;
	cvt.u32.u16	%r12277, %rs8004;
	cvt.s32.s8 	%r12278, %r12277;
	cvt.u32.u16	%r12279, %rs8003;
	cvt.s32.s8 	%r12280, %r12279;
	cvt.u32.u16	%r12281, %rs8002;
	cvt.s32.s8 	%r12282, %r12281;
	mad.lo.s32 	%r12283, %r222, %r12282, %r12274;
	mad.lo.s32 	%r12284, %r72, %r12280, %r12283;
	mad.lo.s32 	%r12285, %r73, %r12278, %r12284;
	mad.lo.s32 	%r12286, %r74, %r12276, %r12285;
	ld.const.v4.u8 	{%rs8010, %rs8011, %rs8012, %rs8013}, [matrix+4004];
	cvt.u32.u16	%r12287, %rs8013;
	cvt.s32.s8 	%r12288, %r12287;
	cvt.u32.u16	%r12289, %rs8012;
	cvt.s32.s8 	%r12290, %r12289;
	cvt.u32.u16	%r12291, %rs8011;
	cvt.s32.s8 	%r12292, %r12291;
	cvt.u32.u16	%r12293, %rs8010;
	cvt.s32.s8 	%r12294, %r12293;
	mad.lo.s32 	%r12295, %r75, %r12294, %r12286;
	mad.lo.s32 	%r12296, %r76, %r12292, %r12295;
	mad.lo.s32 	%r12297, %r77, %r12290, %r12296;
	mad.lo.s32 	%r12298, %r78, %r12288, %r12297;
	ld.const.v4.u8 	{%rs8018, %rs8019, %rs8020, %rs8021}, [matrix+4008];
	cvt.u32.u16	%r12299, %rs8021;
	cvt.s32.s8 	%r12300, %r12299;
	cvt.u32.u16	%r12301, %rs8020;
	cvt.s32.s8 	%r12302, %r12301;
	cvt.u32.u16	%r12303, %rs8019;
	cvt.s32.s8 	%r12304, %r12303;
	cvt.u32.u16	%r12305, %rs8018;
	cvt.s32.s8 	%r12306, %r12305;
	mad.lo.s32 	%r12307, %r80, %r12306, %r12298;
	mad.lo.s32 	%r12308, %r81, %r12304, %r12307;
	mad.lo.s32 	%r12309, %r83, %r12302, %r12308;
	mad.lo.s32 	%r12310, %r84, %r12300, %r12309;
	ld.const.v4.u8 	{%rs8026, %rs8027, %rs8028, %rs8029}, [matrix+4012];
	cvt.u32.u16	%r12311, %rs8029;
	cvt.s32.s8 	%r12312, %r12311;
	cvt.u32.u16	%r12313, %rs8028;
	cvt.s32.s8 	%r12314, %r12313;
	cvt.u32.u16	%r12315, %rs8027;
	cvt.s32.s8 	%r12316, %r12315;
	cvt.u32.u16	%r12317, %rs8026;
	cvt.s32.s8 	%r12318, %r12317;
	mad.lo.s32 	%r12319, %r86, %r12318, %r12310;
	mad.lo.s32 	%r12320, %r87, %r12316, %r12319;
	mad.lo.s32 	%r12321, %r88, %r12314, %r12320;
	mad.lo.s32 	%r12322, %r89, %r12312, %r12321;
	ld.const.v4.u8 	{%rs8034, %rs8035, %rs8036, %rs8037}, [matrix+4016];
	cvt.u32.u16	%r12323, %rs8037;
	cvt.s32.s8 	%r12324, %r12323;
	cvt.u32.u16	%r12325, %rs8036;
	cvt.s32.s8 	%r12326, %r12325;
	cvt.u32.u16	%r12327, %rs8035;
	cvt.s32.s8 	%r12328, %r12327;
	cvt.u32.u16	%r12329, %rs8034;
	cvt.s32.s8 	%r12330, %r12329;
	mad.lo.s32 	%r12331, %r271, %r12330, %r12322;
	mad.lo.s32 	%r12332, %r91, %r12328, %r12331;
	mad.lo.s32 	%r12333, %r93, %r12326, %r12332;
	mad.lo.s32 	%r12334, %r94, %r12324, %r12333;
	ld.const.v4.u8 	{%rs8042, %rs8043, %rs8044, %rs8045}, [matrix+4020];
	cvt.u32.u16	%r12335, %rs8045;
	cvt.s32.s8 	%r12336, %r12335;
	cvt.u32.u16	%r12337, %rs8044;
	cvt.s32.s8 	%r12338, %r12337;
	cvt.u32.u16	%r12339, %rs8043;
	cvt.s32.s8 	%r12340, %r12339;
	cvt.u32.u16	%r12341, %rs8042;
	cvt.s32.s8 	%r12342, %r12341;
	mad.lo.s32 	%r12343, %r96, %r12342, %r12334;
	mad.lo.s32 	%r12344, %r97, %r12340, %r12343;
	mad.lo.s32 	%r12345, %r99, %r12338, %r12344;
	mad.lo.s32 	%r12346, %r100, %r12336, %r12345;
	ld.const.v4.u8 	{%rs8050, %rs8051, %rs8052, %rs8053}, [matrix+4024];
	cvt.u32.u16	%r12347, %rs8053;
	cvt.s32.s8 	%r12348, %r12347;
	cvt.u32.u16	%r12349, %rs8052;
	cvt.s32.s8 	%r12350, %r12349;
	cvt.u32.u16	%r12351, %rs8051;
	cvt.s32.s8 	%r12352, %r12351;
	cvt.u32.u16	%r12353, %rs8050;
	cvt.s32.s8 	%r12354, %r12353;
	mad.lo.s32 	%r12355, %r103, %r12354, %r12346;
	mad.lo.s32 	%r12356, %r104, %r12352, %r12355;
	mad.lo.s32 	%r12357, %r107, %r12350, %r12356;
	mad.lo.s32 	%r12358, %r108, %r12348, %r12357;
	ld.const.v4.u8 	{%rs8058, %rs8059, %rs8060, %rs8061}, [matrix+4028];
	cvt.u32.u16	%r12359, %rs8061;
	cvt.s32.s8 	%r12360, %r12359;
	cvt.u32.u16	%r12361, %rs8060;
	cvt.s32.s8 	%r12362, %r12361;
	cvt.u32.u16	%r12363, %rs8059;
	cvt.s32.s8 	%r12364, %r12363;
	cvt.u32.u16	%r12365, %rs8058;
	cvt.s32.s8 	%r12366, %r12365;
	mad.lo.s32 	%r12367, %r111, %r12366, %r12358;
	mad.lo.s32 	%r12368, %r112, %r12364, %r12367;
	mad.lo.s32 	%r12369, %r114, %r12362, %r12368;
	mad.lo.s32 	%r12370, %r115, %r12360, %r12369;
	ld.const.v4.u8 	{%rs8066, %rs8067, %rs8068, %rs8069}, [matrix+4032];
	cvt.u32.u16	%r12371, %rs8069;
	cvt.s32.s8 	%r12372, %r12371;
	cvt.u32.u16	%r12373, %rs8068;
	cvt.s32.s8 	%r12374, %r12373;
	cvt.u32.u16	%r12375, %rs8066;
	cvt.s32.s8 	%r12376, %r12375;
	cvt.u32.u16	%r12377, %rs8067;
	cvt.s32.s8 	%r12378, %r12377;
	mul.lo.s32 	%r12379, %r34, %r12378;
	mad.lo.s32 	%r12380, %r124, %r12376, %r12379;
	mad.lo.s32 	%r12381, %r35, %r12374, %r12380;
	mad.lo.s32 	%r12382, %r36, %r12372, %r12381;
	ld.const.v4.u8 	{%rs8074, %rs8075, %rs8076, %rs8077}, [matrix+4036];
	cvt.u32.u16	%r12383, %rs8077;
	cvt.s32.s8 	%r12384, %r12383;
	cvt.u32.u16	%r12385, %rs8076;
	cvt.s32.s8 	%r12386, %r12385;
	cvt.u32.u16	%r12387, %rs8075;
	cvt.s32.s8 	%r12388, %r12387;
	cvt.u32.u16	%r12389, %rs8074;
	cvt.s32.s8 	%r12390, %r12389;
	mad.lo.s32 	%r12391, %r37, %r12390, %r12382;
	mad.lo.s32 	%r12392, %r38, %r12388, %r12391;
	mad.lo.s32 	%r12393, %r39, %r12386, %r12392;
	mad.lo.s32 	%r12394, %r40, %r12384, %r12393;
	ld.const.v4.u8 	{%rs8082, %rs8083, %rs8084, %rs8085}, [matrix+4040];
	cvt.u32.u16	%r12395, %rs8085;
	cvt.s32.s8 	%r12396, %r12395;
	cvt.u32.u16	%r12397, %rs8084;
	cvt.s32.s8 	%r12398, %r12397;
	cvt.u32.u16	%r12399, %rs8083;
	cvt.s32.s8 	%r12400, %r12399;
	cvt.u32.u16	%r12401, %rs8082;
	cvt.s32.s8 	%r12402, %r12401;
	mad.lo.s32 	%r12403, %r42, %r12402, %r12394;
	mad.lo.s32 	%r12404, %r43, %r12400, %r12403;
	mad.lo.s32 	%r12405, %r45, %r12398, %r12404;
	mad.lo.s32 	%r12406, %r46, %r12396, %r12405;
	ld.const.v4.u8 	{%rs8090, %rs8091, %rs8092, %rs8093}, [matrix+4044];
	cvt.u32.u16	%r12407, %rs8093;
	cvt.s32.s8 	%r12408, %r12407;
	cvt.u32.u16	%r12409, %rs8092;
	cvt.s32.s8 	%r12410, %r12409;
	cvt.u32.u16	%r12411, %rs8091;
	cvt.s32.s8 	%r12412, %r12411;
	cvt.u32.u16	%r12413, %rs8090;
	cvt.s32.s8 	%r12414, %r12413;
	mad.lo.s32 	%r12415, %r48, %r12414, %r12406;
	mad.lo.s32 	%r12416, %r49, %r12412, %r12415;
	mad.lo.s32 	%r12417, %r50, %r12410, %r12416;
	mad.lo.s32 	%r12418, %r51, %r12408, %r12417;
	ld.const.v4.u8 	{%rs8098, %rs8099, %rs8100, %rs8101}, [matrix+4048];
	cvt.u32.u16	%r12419, %rs8101;
	cvt.s32.s8 	%r12420, %r12419;
	cvt.u32.u16	%r12421, %rs8100;
	cvt.s32.s8 	%r12422, %r12421;
	cvt.u32.u16	%r12423, %rs8099;
	cvt.s32.s8 	%r12424, %r12423;
	cvt.u32.u16	%r12425, %rs8098;
	cvt.s32.s8 	%r12426, %r12425;
	mad.lo.s32 	%r12427, %r173, %r12426, %r12418;
	mad.lo.s32 	%r12428, %r53, %r12424, %r12427;
	mad.lo.s32 	%r12429, %r54, %r12422, %r12428;
	mad.lo.s32 	%r12430, %r55, %r12420, %r12429;
	ld.const.v4.u8 	{%rs8106, %rs8107, %rs8108, %rs8109}, [matrix+4052];
	cvt.u32.u16	%r12431, %rs8109;
	cvt.s32.s8 	%r12432, %r12431;
	cvt.u32.u16	%r12433, %rs8108;
	cvt.s32.s8 	%r12434, %r12433;
	cvt.u32.u16	%r12435, %rs8107;
	cvt.s32.s8 	%r12436, %r12435;
	cvt.u32.u16	%r12437, %rs8106;
	cvt.s32.s8 	%r12438, %r12437;
	mad.lo.s32 	%r12439, %r56, %r12438, %r12430;
	mad.lo.s32 	%r12440, %r57, %r12436, %r12439;
	mad.lo.s32 	%r12441, %r58, %r12434, %r12440;
	mad.lo.s32 	%r12442, %r59, %r12432, %r12441;
	ld.const.v4.u8 	{%rs8114, %rs8115, %rs8116, %rs8117}, [matrix+4056];
	cvt.u32.u16	%r12443, %rs8117;
	cvt.s32.s8 	%r12444, %r12443;
	cvt.u32.u16	%r12445, %rs8116;
	cvt.s32.s8 	%r12446, %r12445;
	cvt.u32.u16	%r12447, %rs8115;
	cvt.s32.s8 	%r12448, %r12447;
	cvt.u32.u16	%r12449, %rs8114;
	cvt.s32.s8 	%r12450, %r12449;
	mad.lo.s32 	%r12451, %r61, %r12450, %r12442;
	mad.lo.s32 	%r12452, %r62, %r12448, %r12451;
	mad.lo.s32 	%r12453, %r64, %r12446, %r12452;
	mad.lo.s32 	%r12454, %r65, %r12444, %r12453;
	ld.const.v4.u8 	{%rs8122, %rs8123, %rs8124, %rs8125}, [matrix+4060];
	cvt.u32.u16	%r12455, %rs8125;
	cvt.s32.s8 	%r12456, %r12455;
	cvt.u32.u16	%r12457, %rs8124;
	cvt.s32.s8 	%r12458, %r12457;
	cvt.u32.u16	%r12459, %rs8123;
	cvt.s32.s8 	%r12460, %r12459;
	cvt.u32.u16	%r12461, %rs8122;
	cvt.s32.s8 	%r12462, %r12461;
	mad.lo.s32 	%r12463, %r67, %r12462, %r12454;
	mad.lo.s32 	%r12464, %r68, %r12460, %r12463;
	mad.lo.s32 	%r12465, %r69, %r12458, %r12464;
	mad.lo.s32 	%r12466, %r70, %r12456, %r12465;
	ld.const.v4.u8 	{%rs8130, %rs8131, %rs8132, %rs8133}, [matrix+4064];
	cvt.u32.u16	%r12467, %rs8133;
	cvt.s32.s8 	%r12468, %r12467;
	cvt.u32.u16	%r12469, %rs8132;
	cvt.s32.s8 	%r12470, %r12469;
	cvt.u32.u16	%r12471, %rs8131;
	cvt.s32.s8 	%r12472, %r12471;
	cvt.u32.u16	%r12473, %rs8130;
	cvt.s32.s8 	%r12474, %r12473;
	mad.lo.s32 	%r12475, %r222, %r12474, %r12466;
	mad.lo.s32 	%r12476, %r72, %r12472, %r12475;
	mad.lo.s32 	%r12477, %r73, %r12470, %r12476;
	mad.lo.s32 	%r12478, %r74, %r12468, %r12477;
	ld.const.v4.u8 	{%rs8138, %rs8139, %rs8140, %rs8141}, [matrix+4068];
	cvt.u32.u16	%r12479, %rs8141;
	cvt.s32.s8 	%r12480, %r12479;
	cvt.u32.u16	%r12481, %rs8140;
	cvt.s32.s8 	%r12482, %r12481;
	cvt.u32.u16	%r12483, %rs8139;
	cvt.s32.s8 	%r12484, %r12483;
	cvt.u32.u16	%r12485, %rs8138;
	cvt.s32.s8 	%r12486, %r12485;
	mad.lo.s32 	%r12487, %r75, %r12486, %r12478;
	mad.lo.s32 	%r12488, %r76, %r12484, %r12487;
	mad.lo.s32 	%r12489, %r77, %r12482, %r12488;
	mad.lo.s32 	%r12490, %r78, %r12480, %r12489;
	ld.const.v4.u8 	{%rs8146, %rs8147, %rs8148, %rs8149}, [matrix+4072];
	cvt.u32.u16	%r12491, %rs8149;
	cvt.s32.s8 	%r12492, %r12491;
	cvt.u32.u16	%r12493, %rs8148;
	cvt.s32.s8 	%r12494, %r12493;
	cvt.u32.u16	%r12495, %rs8147;
	cvt.s32.s8 	%r12496, %r12495;
	cvt.u32.u16	%r12497, %rs8146;
	cvt.s32.s8 	%r12498, %r12497;
	mad.lo.s32 	%r12499, %r80, %r12498, %r12490;
	mad.lo.s32 	%r12500, %r81, %r12496, %r12499;
	mad.lo.s32 	%r12501, %r83, %r12494, %r12500;
	mad.lo.s32 	%r12502, %r84, %r12492, %r12501;
	ld.const.v4.u8 	{%rs8154, %rs8155, %rs8156, %rs8157}, [matrix+4076];
	cvt.u32.u16	%r12503, %rs8157;
	cvt.s32.s8 	%r12504, %r12503;
	cvt.u32.u16	%r12505, %rs8156;
	cvt.s32.s8 	%r12506, %r12505;
	cvt.u32.u16	%r12507, %rs8155;
	cvt.s32.s8 	%r12508, %r12507;
	cvt.u32.u16	%r12509, %rs8154;
	cvt.s32.s8 	%r12510, %r12509;
	mad.lo.s32 	%r12511, %r86, %r12510, %r12502;
	mad.lo.s32 	%r12512, %r87, %r12508, %r12511;
	mad.lo.s32 	%r12513, %r88, %r12506, %r12512;
	mad.lo.s32 	%r12514, %r89, %r12504, %r12513;
	ld.const.v4.u8 	{%rs8162, %rs8163, %rs8164, %rs8165}, [matrix+4080];
	cvt.u32.u16	%r12515, %rs8165;
	cvt.s32.s8 	%r12516, %r12515;
	cvt.u32.u16	%r12517, %rs8164;
	cvt.s32.s8 	%r12518, %r12517;
	cvt.u32.u16	%r12519, %rs8163;
	cvt.s32.s8 	%r12520, %r12519;
	cvt.u32.u16	%r12521, %rs8162;
	cvt.s32.s8 	%r12522, %r12521;
	mad.lo.s32 	%r12523, %r271, %r12522, %r12514;
	mad.lo.s32 	%r12524, %r91, %r12520, %r12523;
	mad.lo.s32 	%r12525, %r93, %r12518, %r12524;
	mad.lo.s32 	%r12526, %r94, %r12516, %r12525;
	ld.const.v4.u8 	{%rs8170, %rs8171, %rs8172, %rs8173}, [matrix+4084];
	cvt.u32.u16	%r12527, %rs8173;
	cvt.s32.s8 	%r12528, %r12527;
	cvt.u32.u16	%r12529, %rs8172;
	cvt.s32.s8 	%r12530, %r12529;
	cvt.u32.u16	%r12531, %rs8171;
	cvt.s32.s8 	%r12532, %r12531;
	cvt.u32.u16	%r12533, %rs8170;
	cvt.s32.s8 	%r12534, %r12533;
	mad.lo.s32 	%r12535, %r96, %r12534, %r12526;
	mad.lo.s32 	%r12536, %r97, %r12532, %r12535;
	mad.lo.s32 	%r12537, %r99, %r12530, %r12536;
	mad.lo.s32 	%r12538, %r100, %r12528, %r12537;
	ld.const.v4.u8 	{%rs8178, %rs8179, %rs8180, %rs8181}, [matrix+4088];
	cvt.u32.u16	%r12539, %rs8181;
	cvt.s32.s8 	%r12540, %r12539;
	cvt.u32.u16	%r12541, %rs8180;
	cvt.s32.s8 	%r12542, %r12541;
	cvt.u32.u16	%r12543, %rs8179;
	cvt.s32.s8 	%r12544, %r12543;
	cvt.u32.u16	%r12545, %rs8178;
	cvt.s32.s8 	%r12546, %r12545;
	mad.lo.s32 	%r12547, %r103, %r12546, %r12538;
	mad.lo.s32 	%r12548, %r104, %r12544, %r12547;
	mad.lo.s32 	%r12549, %r107, %r12542, %r12548;
	mad.lo.s32 	%r12550, %r108, %r12540, %r12549;
	ld.const.v4.u8 	{%rs8186, %rs8187, %rs8188, %rs8189}, [matrix+4092];
	cvt.u32.u16	%r12551, %rs8189;
	cvt.s32.s8 	%r12552, %r12551;
	cvt.u32.u16	%r12553, %rs8188;
	cvt.s32.s8 	%r12554, %r12553;
	cvt.u32.u16	%r12555, %rs8187;
	cvt.s32.s8 	%r12556, %r12555;
	cvt.u32.u16	%r12557, %rs8186;
	cvt.s32.s8 	%r12558, %r12557;
	mad.lo.s32 	%r12559, %r111, %r12558, %r12550;
	mad.lo.s32 	%r12560, %r112, %r12556, %r12559;
	mad.lo.s32 	%r12561, %r114, %r12554, %r12560;
	mad.lo.s32 	%r12562, %r115, %r12552, %r12561;
	shr.u32 	%r12563, %r12370, 6;
	and.b32  	%r12564, %r12563, 240;
	shr.u32 	%r12565, %r12562, 10;
	or.b32  	%r12566, %r12565, %r12564;
	xor.b32  	%r12567, %r113, %r12566;
	and.b64  	%rd406, %rd394, 255;
	and.b64  	%rd407, %rd395, 255;
	and.b64  	%rd408, %rd388, 255;
	and.b64  	%rd409, %rd389, 255;
	and.b64  	%rd410, %rd382, 255;
	and.b64  	%rd411, %rd383, 255;
	mul.wide.u32 	%rd412, %r7121, 256;
	shl.b64 	%rd413, %rd406, 16;
	shl.b64 	%rd414, %rd407, 24;
	and.b64  	%rd415, %rd398, 255;
	and.b64  	%rd416, %rd397, 255;
	and.b64  	%rd417, %rd396, 255;
	mul.wide.u32 	%rd418, %r4009, 256;
	shl.b64 	%rd419, %rd408, 16;
	shl.b64 	%rd420, %rd409, 24;
	and.b64  	%rd421, %rd392, 255;
	and.b64  	%rd422, %rd391, 255;
	and.b64  	%rd423, %rd390, 255;
	mul.wide.u32 	%rd424, %r897, 256;
	shl.b64 	%rd425, %rd410, 16;
	shl.b64 	%rd426, %rd411, 24;
	and.b64  	%rd427, %rd386, 255;
	and.b64  	%rd428, %rd385, 255;
	and.b64  	%rd429, %rd384, 255;
	cvt.u64.u32	%rd430, %r12567;
	cvt.u64.u32	%rd431, %r9844;
	cvt.u64.u32	%rd432, %r9455;
	cvt.u64.u32	%rd433, %r6343;
	cvt.u64.u32	%rd434, %r3231;
	shl.b64 	%rd435, %rd434, 56;
	shl.b64 	%rd436, %rd427, 48;
	or.b64  	%rd437, %rd435, %rd436;
	shl.b64 	%rd438, %rd428, 40;
	or.b64  	%rd439, %rd437, %rd438;
	shl.b64 	%rd440, %rd429, 32;
	or.b64  	%rd441, %rd439, %rd440;
	or.b64  	%rd442, %rd441, %rd426;
	or.b64  	%rd443, %rd442, %rd425;
	and.b64  	%rd444, %rd381, 255;
	and.b64  	%rd445, %rd424, 65280;
	or.b64  	%rd446, %rd443, %rd445;
	or.b64  	%rd447, %rd446, %rd444;
	shl.b64 	%rd448, %rd433, 56;
	shl.b64 	%rd449, %rd421, 48;
	or.b64  	%rd450, %rd448, %rd449;
	shl.b64 	%rd451, %rd422, 40;
	or.b64  	%rd452, %rd450, %rd451;
	shl.b64 	%rd453, %rd423, 32;
	or.b64  	%rd454, %rd452, %rd453;
	or.b64  	%rd455, %rd454, %rd420;
	or.b64  	%rd456, %rd455, %rd419;
	and.b64  	%rd457, %rd387, 255;
	and.b64  	%rd458, %rd418, 65280;
	or.b64  	%rd459, %rd456, %rd458;
	or.b64  	%rd460, %rd459, %rd457;
	shl.b64 	%rd461, %rd432, 56;
	shl.b64 	%rd462, %rd415, 48;
	or.b64  	%rd463, %rd461, %rd462;
	shl.b64 	%rd464, %rd416, 40;
	or.b64  	%rd465, %rd463, %rd464;
	shl.b64 	%rd466, %rd417, 32;
	or.b64  	%rd467, %rd465, %rd466;
	or.b64  	%rd468, %rd467, %rd414;
	or.b64  	%rd469, %rd468, %rd413;
	and.b64  	%rd470, %rd393, 255;
	and.b64  	%rd471, %rd412, 65280;
	or.b64  	%rd472, %rd469, %rd471;
	or.b64  	%rd473, %rd472, %rd470;
	shl.b64 	%rd474, %rd430, 56;
	and.b64  	%rd475, %rd405, 255;
	shl.b64 	%rd476, %rd475, 48;
	or.b64  	%rd477, %rd474, %rd476;
	and.b64  	%rd478, %rd404, 255;
	shl.b64 	%rd479, %rd478, 40;
	or.b64  	%rd480, %rd477, %rd479;
	shl.b64 	%rd481, %rd403, 32;
	or.b64  	%rd482, %rd480, %rd481;
	and.b64  	%rd483, %rd401, 255;
	shl.b64 	%rd484, %rd483, 24;
	or.b64  	%rd485, %rd482, %rd484;
	and.b64  	%rd486, %rd400, 255;
	shl.b64 	%rd487, %rd486, 16;
	and.b64  	%rd488, %rd399, 255;
	shl.b64 	%rd489, %rd488, 8;
	or.b64  	%rd490, %rd485, %rd487;
	and.b64  	%rd491, %rd431, 255;
	or.b64  	%rd492, %rd490, %rd489;
	or.b64  	%rd493, %rd492, %rd491;
	xor.b64  	%rd667, %rd493, 1272090201925444760;
	xor.b64  	%rd672, %rd473, 8796936657246353646;
	xor.b64  	%rd677, %rd460, 8746723911537738262;
	xor.b64  	%rd682, %rd447, 4239941492252378377;
	mov.u64 	%rd681, 8270816933120786537;
	mov.u64 	%rd680, -850687345431043546;
	mov.u64 	%rd679, 8596393687355028144;
	mov.u64 	%rd678, -4073852189716399785;
	mov.u64 	%rd676, -4539347866060507718;
	mov.u64 	%rd675, -3233781605604422593;
	mov.u64 	%rd674, 570094237299545110;
	mov.u64 	%rd673, 5171152063242093102;
	mov.u64 	%rd671, 6782861118970774626;
	mov.u64 	%rd670, 7812475424661425213;
	mov.u64 	%rd669, 9119540418498120711;
	mov.u64 	%rd668, -7873636174015165430;
	mov.u64 	%rd666, -9207053471590684088;
	mov.u64 	%rd665, 3370482334374859748;
	mov.u64 	%rd664, -1544774801229058759;
	mov.u64 	%rd663, 6096431547456407061;
	mov.u64 	%rd662, -1792185402154627366;
	mov.u64 	%rd661, -6864424130110145268;
	mov.u64 	%rd660, 5690099369266491460;
	mov.u64 	%rd659, -5074726839974049192;
	mov.u64 	%rd658, 1592359455985097269;
	mov.u64 	%rd657, RC;
	mov.u32 	%r12569, -24;

BB0_9:
	xor.b64  	%rd494, %rd681, %rd682;
	xor.b64  	%rd495, %rd494, %rd680;
	xor.b64  	%rd496, %rd495, %rd679;
	xor.b64  	%rd497, %rd496, %rd678;
	xor.b64  	%rd498, %rd676, %rd677;
	xor.b64  	%rd499, %rd498, %rd675;
	xor.b64  	%rd500, %rd499, %rd674;
	xor.b64  	%rd501, %rd500, %rd673;
	xor.b64  	%rd502, %rd671, %rd672;
	xor.b64  	%rd503, %rd502, %rd670;
	xor.b64  	%rd504, %rd503, %rd669;
	xor.b64  	%rd505, %rd504, %rd668;
	xor.b64  	%rd506, %rd666, %rd667;
	xor.b64  	%rd507, %rd506, %rd665;
	xor.b64  	%rd508, %rd507, %rd664;
	xor.b64  	%rd509, %rd508, %rd663;
	xor.b64  	%rd510, %rd661, %rd662;
	xor.b64  	%rd511, %rd510, %rd660;
	xor.b64  	%rd512, %rd511, %rd659;
	xor.b64  	%rd513, %rd512, %rd658;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd501, 1;
	shr.b64 	%rhs, %rd501, 63;
	add.u64 	%rd514, %lhs, %rhs;
	}
	xor.b64  	%rd515, %rd513, %rd514;
	xor.b64  	%rd516, %rd682, %rd515;
	xor.b64  	%rd517, %rd681, %rd515;
	xor.b64  	%rd518, %rd680, %rd515;
	xor.b64  	%rd519, %rd679, %rd515;
	xor.b64  	%rd520, %rd678, %rd515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd505, 1;
	shr.b64 	%rhs, %rd505, 63;
	add.u64 	%rd521, %lhs, %rhs;
	}
	xor.b64  	%rd522, %rd521, %rd497;
	xor.b64  	%rd523, %rd677, %rd522;
	xor.b64  	%rd524, %rd676, %rd522;
	xor.b64  	%rd525, %rd675, %rd522;
	xor.b64  	%rd526, %rd674, %rd522;
	xor.b64  	%rd527, %rd673, %rd522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd509, 1;
	shr.b64 	%rhs, %rd509, 63;
	add.u64 	%rd528, %lhs, %rhs;
	}
	xor.b64  	%rd529, %rd528, %rd501;
	xor.b64  	%rd530, %rd672, %rd529;
	xor.b64  	%rd531, %rd671, %rd529;
	xor.b64  	%rd532, %rd670, %rd529;
	xor.b64  	%rd533, %rd669, %rd529;
	xor.b64  	%rd534, %rd668, %rd529;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd513, 1;
	shr.b64 	%rhs, %rd513, 63;
	add.u64 	%rd535, %lhs, %rhs;
	}
	xor.b64  	%rd536, %rd535, %rd505;
	xor.b64  	%rd537, %rd667, %rd536;
	xor.b64  	%rd538, %rd666, %rd536;
	xor.b64  	%rd539, %rd665, %rd536;
	xor.b64  	%rd540, %rd664, %rd536;
	xor.b64  	%rd541, %rd663, %rd536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd497, 1;
	shr.b64 	%rhs, %rd497, 63;
	add.u64 	%rd542, %lhs, %rhs;
	}
	xor.b64  	%rd543, %rd542, %rd509;
	xor.b64  	%rd544, %rd662, %rd543;
	xor.b64  	%rd545, %rd661, %rd543;
	xor.b64  	%rd546, %rd660, %rd543;
	xor.b64  	%rd547, %rd659, %rd543;
	xor.b64  	%rd548, %rd658, %rd543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd523, 1;
	shr.b64 	%rhs, %rd523, 63;
	add.u64 	%rd549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd518, 3;
	shr.b64 	%rhs, %rd518, 61;
	add.u64 	%rd550, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd531, 6;
	shr.b64 	%rhs, %rd531, 58;
	add.u64 	%rd551, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd525, 10;
	shr.b64 	%rhs, %rd525, 54;
	add.u64 	%rd552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd533, 15;
	shr.b64 	%rhs, %rd533, 49;
	add.u64 	%rd553, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd540, 21;
	shr.b64 	%rhs, %rd540, 43;
	add.u64 	%rd554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd537, 28;
	shr.b64 	%rhs, %rd537, 36;
	add.u64 	%rd555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd517, 36;
	shr.b64 	%rhs, %rd517, 28;
	add.u64 	%rd556, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd526, 45;
	shr.b64 	%rhs, %rd526, 19;
	add.u64 	%rd557, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd538, 55;
	shr.b64 	%rhs, %rd538, 9;
	add.u64 	%rd558, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd527, 2;
	shr.b64 	%rhs, %rd527, 62;
	add.u64 	%rd559, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd548, 14;
	shr.b64 	%rhs, %rd548, 50;
	add.u64 	%rd560, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd544, 27;
	shr.b64 	%rhs, %rd544, 37;
	add.u64 	%rd561, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd519, 41;
	shr.b64 	%rhs, %rd519, 23;
	add.u64 	%rd562, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd541, 56;
	shr.b64 	%rhs, %rd541, 8;
	add.u64 	%rd563, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd547, 8;
	shr.b64 	%rhs, %rd547, 56;
	add.u64 	%rd564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd539, 25;
	shr.b64 	%rhs, %rd539, 39;
	add.u64 	%rd565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd532, 43;
	shr.b64 	%rhs, %rd532, 21;
	add.u64 	%rd566, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd530, 62;
	shr.b64 	%rhs, %rd530, 2;
	add.u64 	%rd567, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd520, 18;
	shr.b64 	%rhs, %rd520, 46;
	add.u64 	%rd568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd546, 39;
	shr.b64 	%rhs, %rd546, 25;
	add.u64 	%rd569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd534, 61;
	shr.b64 	%rhs, %rd534, 3;
	add.u64 	%rd570, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd545, 20;
	shr.b64 	%rhs, %rd545, 44;
	add.u64 	%rd571, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd524, 44;
	shr.b64 	%rhs, %rd524, 20;
	add.u64 	%rd572, %lhs, %rhs;
	}
	not.b64 	%rd573, %rd572;
	and.b64  	%rd574, %rd566, %rd573;
	xor.b64  	%rd575, %rd574, %rd516;
	not.b64 	%rd576, %rd566;
	and.b64  	%rd577, %rd554, %rd576;
	xor.b64  	%rd677, %rd577, %rd572;
	not.b64 	%rd578, %rd554;
	and.b64  	%rd579, %rd560, %rd578;
	xor.b64  	%rd672, %rd579, %rd566;
	not.b64 	%rd580, %rd560;
	and.b64  	%rd581, %rd516, %rd580;
	xor.b64  	%rd667, %rd581, %rd554;
	not.b64 	%rd582, %rd516;
	and.b64  	%rd583, %rd572, %rd582;
	xor.b64  	%rd662, %rd560, %rd583;
	not.b64 	%rd584, %rd571;
	and.b64  	%rd585, %rd550, %rd584;
	xor.b64  	%rd681, %rd585, %rd555;
	not.b64 	%rd586, %rd550;
	and.b64  	%rd587, %rd557, %rd586;
	xor.b64  	%rd676, %rd587, %rd571;
	not.b64 	%rd588, %rd557;
	and.b64  	%rd589, %rd570, %rd588;
	xor.b64  	%rd671, %rd589, %rd550;
	not.b64 	%rd590, %rd570;
	and.b64  	%rd591, %rd555, %rd590;
	xor.b64  	%rd666, %rd591, %rd557;
	not.b64 	%rd592, %rd555;
	and.b64  	%rd593, %rd571, %rd592;
	xor.b64  	%rd661, %rd570, %rd593;
	not.b64 	%rd594, %rd551;
	and.b64  	%rd595, %rd565, %rd594;
	xor.b64  	%rd680, %rd595, %rd549;
	not.b64 	%rd596, %rd565;
	and.b64  	%rd597, %rd564, %rd596;
	xor.b64  	%rd675, %rd597, %rd551;
	not.b64 	%rd598, %rd564;
	and.b64  	%rd599, %rd568, %rd598;
	xor.b64  	%rd670, %rd599, %rd565;
	not.b64 	%rd600, %rd568;
	and.b64  	%rd601, %rd549, %rd600;
	xor.b64  	%rd665, %rd601, %rd564;
	not.b64 	%rd602, %rd549;
	and.b64  	%rd603, %rd551, %rd602;
	xor.b64  	%rd660, %rd568, %rd603;
	not.b64 	%rd604, %rd556;
	and.b64  	%rd605, %rd552, %rd604;
	xor.b64  	%rd679, %rd605, %rd561;
	not.b64 	%rd606, %rd552;
	and.b64  	%rd607, %rd553, %rd606;
	xor.b64  	%rd674, %rd607, %rd556;
	not.b64 	%rd608, %rd553;
	and.b64  	%rd609, %rd563, %rd608;
	xor.b64  	%rd669, %rd609, %rd552;
	not.b64 	%rd610, %rd563;
	and.b64  	%rd611, %rd561, %rd610;
	xor.b64  	%rd664, %rd611, %rd553;
	not.b64 	%rd612, %rd561;
	and.b64  	%rd613, %rd556, %rd612;
	xor.b64  	%rd659, %rd563, %rd613;
	not.b64 	%rd614, %rd558;
	and.b64  	%rd615, %rd569, %rd614;
	xor.b64  	%rd678, %rd615, %rd567;
	not.b64 	%rd616, %rd569;
	and.b64  	%rd617, %rd562, %rd616;
	xor.b64  	%rd673, %rd617, %rd558;
	not.b64 	%rd618, %rd562;
	and.b64  	%rd619, %rd559, %rd618;
	xor.b64  	%rd668, %rd619, %rd569;
	not.b64 	%rd620, %rd559;
	and.b64  	%rd621, %rd567, %rd620;
	xor.b64  	%rd663, %rd621, %rd562;
	not.b64 	%rd622, %rd567;
	and.b64  	%rd623, %rd558, %rd622;
	xor.b64  	%rd658, %rd559, %rd623;
	ld.global.u64 	%rd624, [%rd657];
	xor.b64  	%rd682, %rd575, %rd624;
	add.s64 	%rd657, %rd657, 8;
	add.s32 	%r12569, %r12569, 1;
	setp.ne.s32	%p10, %r12569, 0;
	@%p10 bra 	BB0_9;

	ld.const.u64 	%rd125, [target+24];
	setp.eq.s64	%p11, %rd667, %rd125;
	@%p11 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	ld.const.u64 	%rd126, [target+16];
	setp.eq.s64	%p12, %rd672, %rd126;
	@%p12 bra 	BB0_14;
	bra.uni 	BB0_13;

BB0_14:
	ld.const.u64 	%rd127, [target+8];
	setp.eq.s64	%p13, %rd677, %rd127;
	@%p13 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_16:
	ld.const.u64 	%rd625, [target];
	setp.lt.u64	%p4, %rd682, %rd625;
	@!%p4 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_11:
	setp.lt.u64	%p1, %rd667, %rd125;
	@!%p1 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_13:
	setp.lt.u64	%p2, %rd672, %rd126;
	@!%p2 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_15:
	setp.lt.u64	%p3, %rd677, %rd127;
	@!%p3 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_17:
	ld.param.u64 	%rd629, [heavy_hash_param_5];
	cvta.to.global.u64 	%rd628, %rd629;
	mov.u64 	%rd626, 0;
	atom.global.cas.b64 	%rd627, [%rd628], %rd626, %rd6;

BB0_18:
	ret;
}


