irq_busy	int_o
irq_busy	INT_SOURCEOut
Rw	Write
Rw	Read
ResetRxCIrq_sync3	SetRxCIrq_rxclk
ResetRxCIrq_sync2	ResetRxCIrq_sync3
ResetRxCIrq_sync2	SetRxCIrq_rxclk
ResetRxCIrq_sync1	ResetRxCIrq_sync2
MIICOMMANDOut	r_RStat
MIICOMMANDOut	r_ScanStat
MIICOMMANDOut	DataOut
MIICOMMANDOut	r_WCtrlData
TX_BD_NUM_Sel	TX_BD_NUM_Wr
MIIMODEROut	r_ClkDiv
MIIMODEROut	r_MiiNoPre
MIIMODEROut	DataOut
DMAC_ADDR1_Sel	DMAC_ADDR1_Wr
Busy_IRQ	irq_busy
MIIADDRESSOut	r_FIAD
MIIADDRESSOut	DataOut
MIIADDRESSOut	r_RGAD
DMAC_ADDR1Out	r_DMAC
COLLCONFOut	r_CollValid
COLLCONFOut	DataOut
COLLCONFOut	r_MaxRet
Reset	irq_busy
Reset	SetTxCIrq
Reset	SetRxCIrq_sync2
Reset	SetRxCIrq_sync3
Reset	ResetRxCIrq_sync3
Reset	ResetRxCIrq_sync2
Reset	ResetRxCIrq_sync1
Reset	irq_txc
Reset	irq_txe
Reset	irq_rxe
Reset	irq_rxb
Reset	irq_rxc
Reset	SetTxCIrq_sync2
Reset	SetTxCIrq_sync3
Reset	SetRxCIrq_sync1
Reset	SetTxCIrq_sync1
Reset	SetTxCIrq_txclk
Reset	irq_txb
Reset	SetRxCIrq
Reset	SetRxCIrq_rxclk
Reset	ResetTxCIrq_sync1
Reset	ResetTxCIrq_sync2
TXCTRLOut	DataOut
TXCTRLOut	r_TxPauseTV
TXCTRLOut	r_TxPauseRq
Address	IPGR1_Sel
Address	MAC_ADDR0_Sel
Address	MIIADDRESS_Sel
Address	IPv4_L1_Sel
Address	TX_BD_NUM_Sel
Address	CTRLMODER_Sel
Address	MIIMODER_Sel
Address	DMAC_ADDR1_Sel
Address	MIITX_DATA_Sel
Address	HASH0_Sel
Address	MODER_Sel
Address	DMAC_ADDR0_Sel
Address	MIICOMMAND_Sel
Address	PACKETLEN_Sel
Address	INT_MASK_Sel
Address	TXCTRL_Sel
Address	HASH1_Sel
Address	RXCTRL_Sel
Address	MAC_ADDR1_Sel
Address	DBG_REG_Sel
Address	IPGT_Sel
Address	IPGR2_Sel
Address	DataOut
Address	COLLCONF_Sel
Address	INT_SOURCE_Sel
IPv4_L1_Sel	IPv4_L1_Wr
CTRLMODEROut	r_TxFlow
CTRLMODEROut	DataOut
CTRLMODEROut	r_PassAll
CTRLMODEROut	r_RxFlow
SetTxCIrq_txclk	SetTxCIrq_sync1
StartTxDone	SetTxCIrq_txclk
RxB_IRQ	irq_rxb
MIISTATUSOut	DataOut
SetTxCIrq	irq_txc
DMAC_ADDR0_Sel	DMAC_ADDR0_Wr
MAC_ADDR0Out	DataOut
MAC_ADDR0Out	r_MAC
IPGTOut	DataOut
IPGTOut	r_IPGT
HASH0_Sel	HASH0_Wr
MAC_ADDR1Out	DataOut
MAC_ADDR1Out	r_MAC
MODER_Sel	MODER_Wr
TxE_IRQ	irq_txe
HASH0Out	DataOut
HASH0Out	r_HASH0
r_RxFlow	SetRxCIrq_rxclk
UpdateMIIRX_DATAReg	MIIRX_DATA_Wr
TX_BD_NUMOut	r_TxBDNum
TX_BD_NUMOut	DataOut
TX_BD_NUMOut	r_RxEn
TX_BD_NUMOut	r_TxEn
IPGR2_Sel	IPGR2_Wr
SetRxCIrq	irq_rxc
MIIRX_DATAOut	DataOut
SetPauseTimer	SetRxCIrq_rxclk
SetRxCIrq_sync1	SetRxCIrq_sync2
SetRxCIrq_sync2	ResetRxCIrq_sync1
SetRxCIrq_sync2	SetRxCIrq
SetRxCIrq_sync2	SetRxCIrq_sync3
SetRxCIrq_sync3	SetRxCIrq
Busy_stat	MIISTATUSOut
HASH1Out	DataOut
HASH1Out	r_HASH1
TXCTRL_Sel	TXCTRL_Wr
MIITX_DATAOut	DataOut
MIITX_DATAOut	r_CtrlData
dbg_dat	DataOut
INT_SOURCEOut	DataOut
irq_rxe	int_o
irq_rxe	INT_SOURCEOut
irq_rxb	int_o
irq_rxb	INT_SOURCEOut
irq_rxc	int_o
irq_rxc	INT_SOURCEOut
DMAC_ADDR0Out	r_DMAC
SetTxCIrq_sync2	SetTxCIrq
SetTxCIrq_sync2	ResetTxCIrq_sync1
SetTxCIrq_sync2	SetTxCIrq_sync3
SetTxCIrq_sync1	SetTxCIrq_sync2
SetTxCIrq_sync1	ResetTxCIrq_sync2
r_TxFlow	SetTxCIrq_txclk
NValid_stat	MIISTATUSOut
HASH1_Sel	HASH1_Wr
LinkFail	MIISTATUSOut
TxB_IRQ	irq_txb
IPGR2Out	r_IPGR2
IPGR2Out	DataOut
IPv4_L1_out	DataOut
COLLCONF_Sel	COLLCONF_Wr
Cs	Write
Cs	Read
INT_SOURCE_Sel	INT_SOURCE_Wr
IPGR1Out	r_IPGR1
IPGR1Out	DataOut
IPGR1_Sel	IPGR1_Wr
MAC_ADDR0_Sel	MAC_ADDR0_Wr
DataIn	irq_busy
DataIn	irq_rxe
DataIn	irq_rxb
DataIn	irq_rxc
DataIn	TX_BD_NUM_Wr
DataIn	irq_txb
DataIn	irq_txc
DataIn	irq_txe
MIIADDRESS_Sel	MIIADDRESS_Wr
Write	DMAC_ADDR0_Wr
Write	DMAC_ADDR1_Wr
Write	IPGT_Wr
Write	MAC_ADDR1_Wr
Write	INT_SOURCE_Wr
Write	MIIMODER_Wr
Write	CTRLMODER_Wr
Write	PACKETLEN_Wr
Write	TX_BD_NUM_Wr
Write	MIIADDRESS_Wr
Write	MODER_Wr
Write	INT_MASK_Wr
Write	MIITX_DATA_Wr
Write	IPGR1_Wr
Write	MAC_ADDR0_Wr
Write	MIICOMMAND_Wr
Write	HASH1_Wr
Write	HASH0_Wr
Write	TXCTRL_Wr
Write	IPv4_L1_Wr
Write	COLLCONF_Wr
Write	IPGR2_Wr
irq_txb	int_o
irq_txb	INT_SOURCEOut
irq_txc	int_o
irq_txc	INT_SOURCEOut
irq_txe	int_o
irq_txe	INT_SOURCEOut
RxE_IRQ	irq_rxe
CTRLMODER_Sel	CTRLMODER_Wr
MIIMODER_Sel	MIIMODER_Wr
INT_SOURCE_Wr	irq_busy
INT_SOURCE_Wr	irq_rxe
INT_SOURCE_Wr	irq_rxb
INT_SOURCE_Wr	irq_rxc
INT_SOURCE_Wr	irq_txb
INT_SOURCE_Wr	irq_txc
INT_SOURCE_Wr	irq_txe
Read	DataOut
TxCtrlEndFrm	SetTxCIrq_txclk
MIITX_DATA_Sel	MIITX_DATA_Wr
INT_MASKOut	int_o
INT_MASKOut	DataOut
MIICOMMAND_Sel	MIICOMMAND_Wr
PACKETLENOut	r_MinFL
PACKETLENOut	DataOut
PACKETLENOut	r_MaxFL
SetTxCIrq_sync3	SetTxCIrq
SetRxCIrq_rxclk	SetRxCIrq_sync1
MODEROut	r_Pad
MODEROut	r_NoPre
MODEROut	r_LoopBck
MODEROut	r_TxEn
MODEROut	r_DlyCrcEn
MODEROut	r_RxEn
MODEROut	r_HugEn
MODEROut	r_CrcEn
MODEROut	r_IFG
MODEROut	DataOut
MODEROut	r_RecSmall
MODEROut	r_FullD
MODEROut	r_NoBckof
MODEROut	r_Iam
MODEROut	r_Bro
MODEROut	r_Pro
MODEROut	r_ExDfrEn
INT_MASK_Sel	INT_MASK_Wr
PACKETLEN_Sel	PACKETLEN_Wr
MAC_ADDR1_Sel	MAC_ADDR1_Wr
IPGT_Sel	IPGT_Wr
ResetTxCIrq_sync2	SetTxCIrq_txclk