# ğŸª The Gaslighting FIF

> _Or: How I Learned to Stop Worrying and Love the Overflow_

![License: MIT]([https://img.shields.io/badge/License-MIT-yellow.svg](https://img.shields.io/badge/License-MIT-yellow.svg)

---

## 1. Why: The Inspiration ğŸ’¡

Letâ€™s be honest. Standard FIFOs are the "good students" of digital logic.

- âœ… They are predictable.
    
- âœ… They tell you exactly how much space they have.
    
- âŒ They areÂ **boring**.
    

I was inspired by a teenager who refuses to clean their room. You ask,Â _"Is there space for this laundry?"_Â and they screamÂ **"NO!"**Â even though the floor is clearly visible. Ten minutes later?Â _"Yeah, sure, throw it in." Those were the days....

Most engineering students build a FIFO that works. I wanted to build a FIFO thatÂ **lies**. I wanted to design a hardware module that suffers from mood swings, where theÂ `FULL`Â flag isn't a status reportâ€”it's an emotional state. So think of this project as something fun.... While most of us design FIFO's with fixed depths, Here the FIFO's depth is random...or...in one word - **CHAOTIC!**

---

## 2. What: The Concept ğŸ§ 

**The "Chaos FIFO"**Â is a standard memory buffer with a severe personality disorder.

## ğŸ“œ The Rules of Engagement

1. **Randomized Reality:**Â Every time you touch it (Read or Write), it rolls a digital die (an LFSR).
    
2. **Shifting Goalposts:**Â The maximum capacity changes instantly betweenÂ `1`Â andÂ `2047`.
    
3. **The "Gaslight" Effect:**
    
    - You write 10 items. You feel good.
        
    - Suddenly, the FIFO decides its max depth is nowÂ **5**.
        
    - It screamsÂ **FULL!**Â instantly.
        
    - **You:**Â _"But I just wrote to you!"_
        
    - **FIFO:**Â _"I don't know what you're talking about. I am overflowing. Go away."_
        

---

## 3. Constraints & Design Considerations ğŸš§

Before letting the chaos reign, I had to set some ground rules to make this synthesizable on an FPGA.

|Constraint|Reason|
|---|---|
|**No SystemVerilog**|Pure Verilog-2001 only. SV is for people who like nice things; we chose violence.|
|**NoÂ `rand()`**|The randomness must be hardware-generatable (LFSR), not simulation artifacts.|
|**Vivado Compatible**|Must pass Synthesis and Implementation without "black box" errors.|
|**Clock Domain**|Single clock domain (let's not add metastability to the mood swings... yet).|

> [!NOTE]  
> **Key Design Consideration:**Â The hardest part was decouplingÂ **Physical Memory**Â fromÂ **Logical Capacity**.
> 
> - The chipÂ _actually_Â has 2048 registers.
>     
> - The LogicÂ _pretends_Â it only hasÂ `LFSR_OUT`Â registers.
>     
> - _Result:_Â Data is never actually lost inside the memory array; the FIFO just refuses to let you add more until the mood improves.
>     

---

## 4. How: The Implementation ğŸ› ï¸

## The Brain (The LFSR)

I didn't use magic. I used math. Specifically, an 11-bit Linear Feedback Shift Register.

verilog

`// The Chaos Engine // Polynomial: x^11 + x^2 + 1 always @(posedge clk or negedge rst_n) begin     if (chaos_trigger) begin        // Shift left and inject the "poison" (feedback)        lfsr_reg <= {lfsr_reg[9:0], lfsr_feedback};    end end`

## The "Refusal" Logic

This is where the gaslighting happens. Normally,Â `full`Â meansÂ `count == MAX`. Here,Â `full`Â is dynamic.

verilog

`// The "Reality" of the FIFO currently assign current_max_depth = lfsr_reg; // "Instantly overflows" if the new random depth is less than current count. assign full  = (count >= current_max_depth);`

---

## 5. Mistakes Were Made (And Lessons Learned) ğŸ“‰

This project wasn't a straight line; it was as chaotic as the FIFO itself.

## âŒ Mistake 1: The "Zero" Death Spiral

- **The Bug:**Â My first LFSR implementation initialized toÂ `0`.
    
- **The Result:**Â An XOR-based LFSR stuck at 0 stays at 0 forever. The FIFO decided its capacity was 0 and refused to work. Ever.
    
- **The Fix:**Â Added a reset seedÂ `11'h5A5`Â (non-zero) to kickstart the chaos.
    

## âŒ Mistake 2: The Testbench Stand-off

- **The Bug:**Â My original testbench was polite. It waited forÂ `!full`Â before writing.
    
- **The Result:**Â Deadlock. The FIFO claimed it was full. The testbench waited. The LFSR only updatesÂ _on a write attempt_.
    
- **The Fix:**Â I implemented aÂ **"Stubborn Driver"**Â in the testbench. It keeps assertingÂ `wr_en`Â (knocking on the door) to force the LFSR to tick until a favorable depth appears.
    

## âŒ Mistake 3: Mixing Real vs. Fake Pointers

- **The Bug:**Â I originally tried to reset theÂ `wr_ptr`Â when the depth changed.
    
- **The Result:**Â Massive data corruption.
    
- **The Fix:**Â I learned thatÂ **Physical**Â pointers must remain absolute (`0`Â toÂ `2048`). Only theÂ **Status Flags**Â (Full/Empty) should listen to the LFSR. The data is safe; the gatekeeper is just crazy.
    

---

## 6. The Visual Proof (Vivado Reports) ğŸ“¸

## Schematic View

_Here you can see a normalÂ `FIFO`Â logic. Our design is similar except for the LFSR, which then controls theÂ `full`Â flag comparator or in other words depth._  
<img src="images/FIFO Arch.png" alt="Schematic View" width="200"/>

## Architecture and TB View

_Here you can see theÂ `chaos_trigger`Â logic feeding into the LFSR, which then controls theÂ `full`Â flag comparator._  
<img src="images/Architecture.png" alt="FIFO" width="400"/>

_This is theÂ `testbench`Â logic._ 
<img src="images/TB Arch.drawio.png" alt="TB Architecture View" width="600"/>

## Waveforms

_Notice theÂ `full`Â flag (red line) toggling frantically even when the buffer isn't physically full. That's the panic setting in._  
<img src="images/Waveform.png" alt="Simulation Waveform" width="600"/>

## Implementation & Utilization

_Notice theÂ `Simple`Â Design. In depth reports are available in the reports section_  
<img src="images/Utilization.png" alt="Utilization" width="400"/>


## Layout

_Just an FPGA image...detailed sch available in docs._  

<p align="center">
<img src="images/Layout.png" alt="Post Implemented Layouts" width="300"/>
  <img src="images/FPGA view.png" width="20%"/>
  <img src="images/zoom in.png" width="40%"/>
  <img src="images/zooom in.png" width="50%"/>
  <img src="images/zoooom in.png" width="50%"/>
</p>


## Power Consumption

_The power analysis shows a very well balanced power consumption profile. There could have been measures to reduce high fanout...but this is not what this project is about...so maybe next time_  
<img src="images/Power.png" alt="Power Report" width="600"/>
<img src="images/Config.png" alt="Power Report" width="600"/>

---

## 7. Conclusion ğŸ

Why build this?

1. **Robustness:**Â If your AXI Stream controller can handleÂ _this_, it is bulletproof.
    
2. **Fun:**Â Watching a waveform where the "Full" flag toggles like a strobe light is oddly satisfying.
    
3. **Life Lesson:**Â Sometimes, hardwareâ€”like peopleâ€”just needs a moment.
    

> [!IMPORTANT]  
> **The Gaslighting FIFO:**Â _Itâ€™s not a bug, itâ€™s a feature._
