

================================================================
== Vitis HLS Report for 'load_y_1_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Tue Dec 17 10:24:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |       26|       26|         3|          1|          1|    25|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      531|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      531|       98|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_398_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln14_fu_666_p2         |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_392_p2        |      icmp|   0|  0|  12|           5|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          21|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    5|         10|
    |i0_fu_148                     |   9|          2|    9|         18|
    |indvar_fu_152                 |   9|          2|    5|         10|
    |kernel_y_1_blk_n_R            |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   22|         44|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i0_fu_148                         |   9|   0|    9|          0|
    |indvar_fu_152                     |   5|   0|    5|          0|
    |trunc_ln16_10_reg_755             |  32|   0|   32|          0|
    |trunc_ln16_11_reg_760             |  32|   0|   32|          0|
    |trunc_ln16_12_reg_765             |  32|   0|   32|          0|
    |trunc_ln16_13_reg_770             |  32|   0|   32|          0|
    |trunc_ln16_14_reg_775             |  32|   0|   32|          0|
    |trunc_ln16_1_reg_705              |  32|   0|   32|          0|
    |trunc_ln16_2_reg_710              |  32|   0|   32|          0|
    |trunc_ln16_3_reg_715              |  32|   0|   32|          0|
    |trunc_ln16_4_reg_720              |  32|   0|   32|          0|
    |trunc_ln16_5_reg_725              |  32|   0|   32|          0|
    |trunc_ln16_6_reg_730              |  32|   0|   32|          0|
    |trunc_ln16_7_reg_735              |  32|   0|   32|          0|
    |trunc_ln16_8_reg_740              |  32|   0|   32|          0|
    |trunc_ln16_9_reg_745              |  32|   0|   32|          0|
    |trunc_ln16_reg_700                |  32|   0|   32|          0|
    |trunc_ln16_s_reg_750              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 531|   0|  531|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_y_1_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_kernel_y_1_AWVALID   |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWREADY   |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWADDR    |  out|   64|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWID      |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWLEN     |  out|   32|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWSIZE    |  out|    3|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWBURST   |  out|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWLOCK    |  out|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWCACHE   |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWPROT    |  out|    3|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWQOS     |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWREGION  |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWUSER    |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WVALID    |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WREADY    |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WDATA     |  out|  512|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WSTRB     |  out|   64|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WLAST     |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WID       |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_WUSER     |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARVALID   |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARREADY   |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARADDR    |  out|   64|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARID      |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARLEN     |  out|   32|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARSIZE    |  out|    3|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARBURST   |  out|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARLOCK    |  out|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARCACHE   |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARPROT    |  out|    3|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARQOS     |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARREGION  |  out|    4|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARUSER    |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RVALID    |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RREADY    |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RDATA     |   in|  512|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RLAST     |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RID       |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RFIFONUM  |   in|    9|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RUSER     |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_RRESP     |   in|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_BVALID    |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_BREADY    |  out|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_BRESP     |   in|    2|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_BID       |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|m_axi_kernel_y_1_BUSER     |   in|    1|       m_axi|                         kernel_y_1|       pointer|
|sext_ln14                  |   in|   58|     ap_none|                          sext_ln14|        scalar|
|y_1_15_address0            |  out|    5|   ap_memory|                             y_1_15|         array|
|y_1_15_ce0                 |  out|    1|   ap_memory|                             y_1_15|         array|
|y_1_15_we0                 |  out|    1|   ap_memory|                             y_1_15|         array|
|y_1_15_d0                  |  out|   32|   ap_memory|                             y_1_15|         array|
|y_1_14_address0            |  out|    5|   ap_memory|                             y_1_14|         array|
|y_1_14_ce0                 |  out|    1|   ap_memory|                             y_1_14|         array|
|y_1_14_we0                 |  out|    1|   ap_memory|                             y_1_14|         array|
|y_1_14_d0                  |  out|   32|   ap_memory|                             y_1_14|         array|
|y_1_13_address0            |  out|    5|   ap_memory|                             y_1_13|         array|
|y_1_13_ce0                 |  out|    1|   ap_memory|                             y_1_13|         array|
|y_1_13_we0                 |  out|    1|   ap_memory|                             y_1_13|         array|
|y_1_13_d0                  |  out|   32|   ap_memory|                             y_1_13|         array|
|y_1_12_address0            |  out|    5|   ap_memory|                             y_1_12|         array|
|y_1_12_ce0                 |  out|    1|   ap_memory|                             y_1_12|         array|
|y_1_12_we0                 |  out|    1|   ap_memory|                             y_1_12|         array|
|y_1_12_d0                  |  out|   32|   ap_memory|                             y_1_12|         array|
|y_1_11_address0            |  out|    5|   ap_memory|                             y_1_11|         array|
|y_1_11_ce0                 |  out|    1|   ap_memory|                             y_1_11|         array|
|y_1_11_we0                 |  out|    1|   ap_memory|                             y_1_11|         array|
|y_1_11_d0                  |  out|   32|   ap_memory|                             y_1_11|         array|
|y_1_10_address0            |  out|    5|   ap_memory|                             y_1_10|         array|
|y_1_10_ce0                 |  out|    1|   ap_memory|                             y_1_10|         array|
|y_1_10_we0                 |  out|    1|   ap_memory|                             y_1_10|         array|
|y_1_10_d0                  |  out|   32|   ap_memory|                             y_1_10|         array|
|y_1_9_address0             |  out|    5|   ap_memory|                              y_1_9|         array|
|y_1_9_ce0                  |  out|    1|   ap_memory|                              y_1_9|         array|
|y_1_9_we0                  |  out|    1|   ap_memory|                              y_1_9|         array|
|y_1_9_d0                   |  out|   32|   ap_memory|                              y_1_9|         array|
|y_1_8_address0             |  out|    5|   ap_memory|                              y_1_8|         array|
|y_1_8_ce0                  |  out|    1|   ap_memory|                              y_1_8|         array|
|y_1_8_we0                  |  out|    1|   ap_memory|                              y_1_8|         array|
|y_1_8_d0                   |  out|   32|   ap_memory|                              y_1_8|         array|
|y_1_7_address0             |  out|    5|   ap_memory|                              y_1_7|         array|
|y_1_7_ce0                  |  out|    1|   ap_memory|                              y_1_7|         array|
|y_1_7_we0                  |  out|    1|   ap_memory|                              y_1_7|         array|
|y_1_7_d0                   |  out|   32|   ap_memory|                              y_1_7|         array|
|y_1_6_address0             |  out|    5|   ap_memory|                              y_1_6|         array|
|y_1_6_ce0                  |  out|    1|   ap_memory|                              y_1_6|         array|
|y_1_6_we0                  |  out|    1|   ap_memory|                              y_1_6|         array|
|y_1_6_d0                   |  out|   32|   ap_memory|                              y_1_6|         array|
|y_1_5_address0             |  out|    5|   ap_memory|                              y_1_5|         array|
|y_1_5_ce0                  |  out|    1|   ap_memory|                              y_1_5|         array|
|y_1_5_we0                  |  out|    1|   ap_memory|                              y_1_5|         array|
|y_1_5_d0                   |  out|   32|   ap_memory|                              y_1_5|         array|
|y_1_4_address0             |  out|    5|   ap_memory|                              y_1_4|         array|
|y_1_4_ce0                  |  out|    1|   ap_memory|                              y_1_4|         array|
|y_1_4_we0                  |  out|    1|   ap_memory|                              y_1_4|         array|
|y_1_4_d0                   |  out|   32|   ap_memory|                              y_1_4|         array|
|y_1_3_address0             |  out|    5|   ap_memory|                              y_1_3|         array|
|y_1_3_ce0                  |  out|    1|   ap_memory|                              y_1_3|         array|
|y_1_3_we0                  |  out|    1|   ap_memory|                              y_1_3|         array|
|y_1_3_d0                   |  out|   32|   ap_memory|                              y_1_3|         array|
|y_1_2_address0             |  out|    5|   ap_memory|                              y_1_2|         array|
|y_1_2_ce0                  |  out|    1|   ap_memory|                              y_1_2|         array|
|y_1_2_we0                  |  out|    1|   ap_memory|                              y_1_2|         array|
|y_1_2_d0                   |  out|   32|   ap_memory|                              y_1_2|         array|
|y_1_1_address0             |  out|    5|   ap_memory|                              y_1_1|         array|
|y_1_1_ce0                  |  out|    1|   ap_memory|                              y_1_1|         array|
|y_1_1_we0                  |  out|    1|   ap_memory|                              y_1_1|         array|
|y_1_1_d0                   |  out|   32|   ap_memory|                              y_1_1|         array|
|y_1_0_address0             |  out|    5|   ap_memory|                              y_1_0|         array|
|y_1_0_ce0                  |  out|    1|   ap_memory|                              y_1_0|         array|
|y_1_0_we0                  |  out|    1|   ap_memory|                              y_1_0|         array|
|y_1_0_d0                   |  out|   32|   ap_memory|                              y_1_0|         array|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

