# RTL-Design-Basics-in-Verilog
Foundational RTL design modules in Verilog HDL â€” includes ripple adder, CLA, mux, shifter, D flip-flop, parity generator, and LFSR. Simulated using Vivado.
