# verilog_testbench_gen
A stripped down version of VSCode_Extension_Verilog to automatically generate a testbench.
