$date
	Sat Dec 21 14:52:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clk_test $end
$var wire 16 ! data_out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # data_in [15:0] $end
$var reg 1 $ rst $end
$scope module clk_t $end
$var wire 1 " clk $end
$var wire 16 % data_in [15:0] $end
$var wire 16 & data_out [15:0] $end
$var wire 1 $ rst $end
$var reg 16 ' R_data_out [15:0] $end
$upscope $end
$scope begin monitor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
x"
bx !
$end
#1000
b0 #
b0 %
#31000
1$
#61000
0"
0$
#65000
b11 !
b11 &
b11 '
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#91000
b1 #
b1 %
#95000
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0"
#121000
b1100 #
b1100 %
#125000
b101 !
b101 &
b101 '
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#151000
b11 #
b11 %
#155000
b11 !
b11 &
b11 '
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#181000
