
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000022c  00000000  00000000  00000074  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000004  0000022c  0000022c  000002a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         0000000c  00000230  00000230  000002a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000004  0000023c  0000023c  000002b0  2**2
                  ALLOC
  4 .debug_abbrev 00000175  00000000  00000000  000002b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000039e  00000000  00000000  00000425  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   0000025c  00000000  00000000  000007c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000000d0  00000000  00000000  00000a20  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000000a6  00000000  00000000  00000af0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000000e1  00000000  00000000  00000b96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000040  00000000  00000000  00000c77  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000189  00000000  00000000  00000cb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      0000005a  00000000  00000000  00000e40  2**0
                  CONTENTS, READONLY
Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 03 	calli 20 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_crt0>:
  20:	78 1c 00 00 	mvhi sp,0x0
  24:	3b 9c 0f fc 	ori sp,sp,0xffc
  28:	78 1a 00 00 	mvhi gp,0x0
  2c:	3b 5a 02 40 	ori gp,gp,0x240
  30:	78 01 00 00 	mvhi r1,0x0
  34:	38 21 02 3c 	ori r1,r1,0x23c
  38:	78 03 00 00 	mvhi r3,0x0
  3c:	38 63 02 40 	ori r3,r3,0x240

00000040 <.clearBSS>:
  40:	44 23 00 04 	be r1,r3,50 <.callMain>
  44:	58 20 00 00 	sw (r1+0),r0
  48:	34 21 00 04 	addi r1,r1,4
  4c:	e3 ff ff fd 	bi 40 <.clearBSS>

00000050 <.callMain>:
  50:	34 01 00 00 	mvi r1,0
  54:	34 02 00 00 	mvi r2,0
  58:	34 03 00 00 	mvi r3,0
  5c:	f8 00 00 0c 	calli 8c <main>

00000060 <irq_enable>:
  60:	34 01 00 01 	mvi r1,1
  64:	d0 01 00 00 	wcsr IE,r1
  68:	c3 a0 00 00 	ret

0000006c <irq_mask>:
  6c:	34 01 00 0f 	mvi r1,15
  70:	d0 21 00 00 	wcsr IM,r1
  74:	c3 a0 00 00 	ret

00000078 <irq_disable>:
  78:	34 01 00 00 	mvi r1,0
  7c:	d0 01 00 00 	wcsr IE,r1
  80:	c3 a0 00 00 	ret

00000084 <jump>:
  84:	c0 20 00 00 	b r1

00000088 <halt>:
  88:	e0 00 00 00 	bi 88 <halt>

0000008c <main>:
#include "soc-hw.h"

int main (int argc, char **argv){
  8c:	37 9c ff f4 	addi sp,sp,-12
  90:	5b 8b 00 0c 	sw (sp+12),r11
  94:	5b 8c 00 08 	sw (sp+8),r12
  98:	5b 9d 00 04 	sw (sp+4),ra
  9c:	78 0c 00 00 	mvhi r12,0x0

	char ascii = 0;

	for(;;){

		ascii = uart_getchar();
  a0:	f8 00 00 41 	calli 1a4 <uart_getchar>
  a4:	b8 20 58 00 	mv r11,r1
		uart_putchar(ascii);
  a8:	f8 00 00 49 	calli 1cc <uart_putchar>
		uart_putstr("\n\r");
  ac:	b9 80 08 00 	mv r1,r12
  b0:	38 21 02 2c 	ori r1,r1,0x22c
  b4:	f8 00 00 4f 	calli 1f0 <uart_putstr>
		show_char(ascii);
  b8:	b9 60 08 00 	mv r1,r11
  bc:	f8 00 00 09 	calli e0 <show_char>
  c0:	e3 ff ff f8 	bi a0 <main+0x14>

000000c4 <read_sw>:
uint32_t msec = 0;

/***************************************************************************
 * General utility functions
 */
int read_sw(){
  c4:	78 01 00 00 	mvhi r1,0x0
  c8:	38 21 02 38 	ori r1,r1,0x238
  cc:	28 23 00 00 	lw r3,(r1+0)
  d0:	34 02 00 10 	mvi r2,16
  d4:	58 62 00 00 	sw (r3+0),r2
	gpio0->ctrl = 0x10;
	return gpio0->in;
  d8:	28 61 00 10 	lw r1,(r3+16)
}
  dc:	c3 a0 00 00 	ret

000000e0 <show_char>:

void show_char(char ascii){
  e0:	78 02 00 00 	mvhi r2,0x0
  e4:	38 42 02 38 	ori r2,r2,0x238
  e8:	28 43 00 00 	lw r3,(r2+0)
  ec:	34 02 00 14 	mvi r2,20
  f0:	20 21 00 ff 	andi r1,r1,0xff
	gpio0->ctrl = 0x14;
  f4:	58 62 00 00 	sw (r3+0),r2
	gpio0->out = ascii;
  f8:	58 61 00 14 	sw (r3+20),r1
}
  fc:	c3 a0 00 00 	ret

00000100 <show_led>:

void show_led(int led){
 100:	78 02 00 00 	mvhi r2,0x0
 104:	38 42 02 38 	ori r2,r2,0x238
 108:	28 43 00 00 	lw r3,(r2+0)
 10c:	34 02 00 14 	mvi r2,20
 110:	58 62 00 00 	sw (r3+0),r2
	gpio0->ctrl = 0x14;
	gpio0->out = led;
 114:	58 61 00 14 	sw (r3+20),r1
}
 118:	c3 a0 00 00 	ret

0000011c <sleep>:

void sleep(int msec)
{
 11c:	78 03 00 00 	mvhi r3,0x0
 120:	78 02 00 01 	mvhi r2,0x1
 124:	38 42 86 a0 	ori r2,r2,0x86a0
 128:	38 63 02 34 	ori r3,r3,0x234
 12c:	88 22 08 00 	mul r1,r1,r2
 130:	28 63 00 00 	lw r3,(r3+0)
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN | TIMER_IRQEN;
 134:	34 02 00 0a 	mvi r2,10
void sleep(int msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 138:	58 61 00 10 	sw (r3+16),r1
	timer0->counter1 = 0;
 13c:	34 01 00 00 	mvi r1,0
 140:	58 61 00 14 	sw (r3+20),r1
	timer0->tcr1 = TIMER_EN | TIMER_IRQEN;
 144:	58 62 00 0c 	sw (r3+12),r2

	do {
		//halt();
 		tcr = timer0->tcr1;
 148:	28 61 00 0c 	lw r1,(r3+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 14c:	20 21 00 01 	andi r1,r1,0x1
 150:	64 21 00 00 	cmpei r1,r1,0
 154:	5c 20 ff fd 	bne r1,r0,148 <sleep+0x2c>
}
 158:	c3 a0 00 00 	ret

0000015c <tic_init>:

void tic_init()
{
 15c:	78 01 00 00 	mvhi r1,0x0
 160:	38 21 02 34 	ori r1,r1,0x234
 164:	28 23 00 00 	lw r3,(r1+0)
 168:	78 02 00 01 	mvhi r2,0x1
 16c:	38 42 86 a0 	ori r2,r2,0x86a0
 170:	58 62 00 04 	sw (r3+4),r2
	// Setup timer0.0
	timer0->compare0 = (FCPU/1000);
	timer0->counter0 = 0;
 174:	34 01 00 00 	mvi r1,0
 178:	58 61 00 08 	sw (r3+8),r1
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 17c:	34 02 00 0e 	mvi r2,14
 180:	58 62 00 00 	sw (r3+0),r2
}
 184:	c3 a0 00 00 	ret

00000188 <uart_init>:

/***************************************************************************
 * UART Functions
 */
void uart_init()
{
 188:	c3 a0 00 00 	ret

0000018c <uart_read>:
	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}

char uart_read()
{   
 18c:	78 01 00 00 	mvhi r1,0x0
 190:	38 21 02 30 	ori r1,r1,0x230
 194:	28 22 00 00 	lw r2,(r1+0)
 198:	28 41 00 04 	lw r1,(r2+4)
	return uart0->rxtx;
}
 19c:	20 21 00 ff 	andi r1,r1,0xff
 1a0:	c3 a0 00 00 	ret

000001a4 <uart_getchar>:
char uart_getchar()
{   
 1a4:	78 01 00 00 	mvhi r1,0x0
 1a8:	38 21 02 30 	ori r1,r1,0x230
 1ac:	28 22 00 00 	lw r2,(r1+0)
 1b0:	28 41 00 00 	lw r1,(r2+0)
 1b4:	20 21 00 01 	andi r1,r1,0x1
 1b8:	64 21 00 00 	cmpei r1,r1,0
 1bc:	5c 20 ff fd 	bne r1,r0,1b0 <uart_getchar+0xc>
	while (! (uart0->ucr & UART_DR)) ;
	return uart0->rxtx;
 1c0:	28 41 00 04 	lw r1,(r2+4)
}
 1c4:	20 21 00 ff 	andi r1,r1,0xff
 1c8:	c3 a0 00 00 	ret

000001cc <uart_putchar>:

void uart_putchar(char c)
{
 1cc:	78 02 00 00 	mvhi r2,0x0
 1d0:	38 42 02 30 	ori r2,r2,0x230
 1d4:	28 42 00 00 	lw r2,(r2+0)
 1d8:	20 23 00 ff 	andi r3,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 1dc:	28 41 00 00 	lw r1,(r2+0)
 1e0:	20 21 00 10 	andi r1,r1,0x10
 1e4:	5c 20 ff fe 	bne r1,r0,1dc <uart_putchar+0x10>
	uart0->rxtx = c;
 1e8:	58 43 00 04 	sw (r2+4),r3
}
 1ec:	c3 a0 00 00 	ret

000001f0 <uart_putstr>:

void uart_putstr(char *str)
{
 1f0:	37 9c ff f8 	addi sp,sp,-8
 1f4:	5b 8b 00 08 	sw (sp+8),r11
 1f8:	5b 9d 00 04 	sw (sp+4),ra
 1fc:	b8 20 10 00 	mv r2,r1
	char *c = str;
	while(*c) {
 200:	40 21 00 00 	lbu r1,(r1+0)
 204:	44 20 00 06 	be r1,r0,21c <uart_putstr+0x2c>
 208:	b8 40 58 00 	mv r11,r2
		uart_putchar(*c);
		c++;
 20c:	35 6b 00 01 	addi r11,r11,1

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
 210:	fb ff ff ef 	calli 1cc <uart_putchar>
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 214:	41 61 00 00 	lbu r1,(r11+0)
 218:	5c 20 ff fd 	bne r1,r0,20c <uart_putstr+0x1c>
		uart_putchar(*c);
		c++;
	}
}
 21c:	2b 8b 00 08 	lw r11,(sp+8)
 220:	2b 9d 00 04 	lw ra,(sp+4)
 224:	37 9c 00 08 	addi sp,sp,8
 228:	c3 a0 00 00 	ret
