

================================================================
== Vivado HLS Report for 'extract_third_and_fo_1'
================================================================
* Date:           Wed Mar 18 11:34:31 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 18.685 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       50|    30050| 2.500 us | 1.502 ms |   50|  30050|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extract_third_and_fourth_c_label13_L  |       49|    30049| 4 ~ 2504 |          -|          -|    12|    no    |
        | + least_squares_line_label10           |       60|       60|         5|          -|          -|    12|    no    |
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 84 
5 --> 6 
6 --> 7 11 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eroded_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%c = alloca i48, align 8" [./wd_stage_2.h:269]   --->   Operation 86 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%micro_roi_2_data_V = alloca [736 x i8], align 1" [./wd_stage_2.h:249]   --->   Operation 87 'alloca' 'micro_roi_2_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_2.h:253]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%seg_index_0 = phi i3 [ 3, %0 ], [ %select_ln253_2, %._crit_edge ]" [./wd_stage_2.h:253]   --->   Operation 89 'phi' 'seg_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i3 %seg_index_0 to i2" [./wd_stage_2.h:254]   --->   Operation 90 'trunc' 'trunc_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.65ns)   --->   "%add_ln256 = add i3 -1, %seg_index_0" [./wd_stage_2.h:256]   --->   Operation 91 'add' 'add_ln256' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i3 %add_ln256 to i64" [./wd_stage_2.h:256]   --->   Operation 92 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%segments647_addr = getelementptr [13 x i8]* @segments647, i64 0, i64 %zext_ln256" [./wd_stage_2.h:256]   --->   Operation 93 'getelementptr' 'segments647_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%x_bottom = load i8* %segments647_addr, align 1" [./wd_stage_2.h:256]   --->   Operation 94 'load' 'x_bottom' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i3 %seg_index_0 to i64" [./wd_stage_2.h:256]   --->   Operation 95 'zext' 'zext_ln256_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%segments647_addr_1 = getelementptr [13 x i8]* @segments647, i64 0, i64 %zext_ln256_1" [./wd_stage_2.h:256]   --->   Operation 96 'getelementptr' 'segments647_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%x_top = load i8* %segments647_addr_1, align 1" [./wd_stage_2.h:256]   --->   Operation 97 'load' 'x_top' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>

State 3 <SV = 2> <Delay = 5.88>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln253, %._crit_edge ]" [./wd_stage_2.h:253]   --->   Operation 98 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i12 [ -866, %0 ], [ %select_ln253_8, %._crit_edge ]" [./wd_stage_2.h:253]   --->   Operation 99 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%line_index_0 = phi i3 [ 0, %0 ], [ %line_index, %._crit_edge ]"   --->   Operation 100 'phi' 'line_index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln254, i3 0)" [./wd_stage_2.h:254]   --->   Operation 101 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln254_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %seg_index_0, i1 false)" [./wd_stage_2.h:254]   --->   Operation 102 'bitconcatenate' 'shl_ln254_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i4 %shl_ln254_1 to i5" [./wd_stage_2.h:254]   --->   Operation 103 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.78ns)   --->   "%sub_ln254 = sub i5 %shl_ln, %zext_ln254" [./wd_stage_2.h:254]   --->   Operation 104 'sub' 'sub_ln254' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%x_bottom = load i8* %segments647_addr, align 1" [./wd_stage_2.h:256]   --->   Operation 105 'load' 'x_bottom' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%x_top = load i8* %segments647_addr_1, align 1" [./wd_stage_2.h:256]   --->   Operation 106 'load' 'x_top' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 107 [1/1] (1.91ns)   --->   "%sub_ln271 = sub i8 %x_bottom, %x_top" [./wd_stage_2.h:271]   --->   Operation 107 'sub' 'sub_ln271' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.30ns)   --->   "%icmp_ln253 = icmp eq i4 %indvar_flatten, -4" [./wd_stage_2.h:253]   --->   Operation 108 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln253 = add i4 1, %indvar_flatten" [./wd_stage_2.h:253]   --->   Operation 109 'add' 'add_ln253' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln253, label %3, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb0ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [./wd_stage_2.h:253]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 -433, %p_Val2_s" [./wd_stage_2.h:275]   --->   Operation 111 'add' 'add_ln703' <Predicate = (!icmp_ln253)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.65ns)   --->   "%seg_index = add i3 1, %seg_index_0" [./wd_stage_2.h:253]   --->   Operation 112 'add' 'seg_index' <Predicate = (!icmp_ln253)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln258 = icmp eq i3 %line_index_0, -2" [./wd_stage_2.h:258]   --->   Operation 113 'icmp' 'icmp_ln258' <Predicate = (!icmp_ln253)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.98ns)   --->   "%select_ln253 = select i1 %icmp_ln258, i3 0, i3 %line_index_0" [./wd_stage_2.h:253]   --->   Operation 114 'select' 'select_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln254_1 = trunc i3 %seg_index to i2" [./wd_stage_2.h:254]   --->   Operation 115 'trunc' 'trunc_ln254_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln254_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln254_1, i3 0)" [./wd_stage_2.h:254]   --->   Operation 116 'bitconcatenate' 'shl_ln254_mid1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln254_1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %seg_index, i1 false)" [./wd_stage_2.h:254]   --->   Operation 117 'bitconcatenate' 'shl_ln254_1_mid1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i4 %shl_ln254_1_mid1 to i5" [./wd_stage_2.h:254]   --->   Operation 118 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.78ns)   --->   "%sub_ln254_1 = sub i5 %shl_ln254_mid1, %zext_ln254_1" [./wd_stage_2.h:254]   --->   Operation 119 'sub' 'sub_ln254_1' <Predicate = (!icmp_ln253)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.21ns)   --->   "%select_ln253_1 = select i1 %icmp_ln258, i5 %sub_ln254_1, i5 %sub_ln254" [./wd_stage_2.h:253]   --->   Operation 120 'select' 'select_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln256_2 = zext i3 %seg_index to i64" [./wd_stage_2.h:256]   --->   Operation 121 'zext' 'zext_ln256_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%segments647_addr_2 = getelementptr [13 x i8]* @segments647, i64 0, i64 %zext_ln256_2" [./wd_stage_2.h:256]   --->   Operation 122 'getelementptr' 'segments647_addr_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%segments647_load = load i8* %segments647_addr_2, align 1" [./wd_stage_2.h:256]   --->   Operation 123 'load' 'segments647_load' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 124 [1/1] (0.98ns)   --->   "%select_ln253_2 = select i1 %icmp_ln258, i3 %seg_index, i3 %seg_index_0" [./wd_stage_2.h:253]   --->   Operation 124 'select' 'select_ln253_2' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln253_6 = zext i3 %select_ln253_2 to i64" [./wd_stage_2.h:253]   --->   Operation 125 'zext' 'zext_ln253_6' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%segments647_addr_3 = getelementptr [13 x i8]* @segments647, i64 0, i64 %zext_ln253_6" [./wd_stage_2.h:256]   --->   Operation 126 'getelementptr' 'segments647_addr_3' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%segments647_load_1 = load i8* %segments647_addr_3, align 1" [./wd_stage_2.h:253]   --->   Operation 127 'load' 'segments647_load_1' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %add_ln703, i32 9, i32 11)" [./wd_stage_2.h:253]   --->   Operation 128 'partselect' 'tmp_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %p_Val2_s, i32 9, i32 11)" [./wd_stage_2.h:253]   --->   Operation 129 'partselect' 'tmp_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.98ns)   --->   "%select_ln253_3 = select i1 %icmp_ln258, i3 %tmp_1, i3 %tmp_2" [./wd_stage_2.h:253]   --->   Operation 130 'select' 'select_ln253_3' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.98ns)   --->   "%select_ln253_5 = select i1 %icmp_ln258, i3 %seg_index_0, i3 %add_ln256" [./wd_stage_2.h:253]   --->   Operation 131 'select' 'select_ln253_5' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln253_7 = zext i3 %select_ln253_5 to i64" [./wd_stage_2.h:253]   --->   Operation 132 'zext' 'zext_ln253_7' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%segments647_addr_4 = getelementptr [13 x i8]* @segments647, i64 0, i64 %zext_ln253_7" [./wd_stage_2.h:256]   --->   Operation 133 'getelementptr' 'segments647_addr_4' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (3.25ns)   --->   "%segments647_load_2 = load i8* %segments647_addr_4, align 1" [./wd_stage_2.h:253]   --->   Operation 134 'load' 'segments647_load_2' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 135 [1/1] (0.98ns)   --->   "%select_ln253_6 = select i1 %icmp_ln258, i64 %zext_ln256_2, i64 %zext_ln256_1" [./wd_stage_2.h:253]   --->   Operation 135 'select' 'select_ln253_6' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%segments647_addr_5 = getelementptr [13 x i8]* @segments647, i64 0, i64 %select_ln253_6" [./wd_stage_2.h:256]   --->   Operation 136 'getelementptr' 'segments647_addr_5' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%segments647_load_5 = load i8* %segments647_addr_5, align 1" [./wd_stage_2.h:253]   --->   Operation 137 'load' 'segments647_load_5' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 138 [1/1] (0.98ns)   --->   "%select_ln253_7 = select i1 %icmp_ln258, i64 %zext_ln256_1, i64 %zext_ln256" [./wd_stage_2.h:253]   --->   Operation 138 'select' 'select_ln253_7' <Predicate = (!icmp_ln253)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%segments647_addr_6 = getelementptr [13 x i8]* @segments647, i64 0, i64 %select_ln253_7" [./wd_stage_2.h:256]   --->   Operation 139 'getelementptr' 'segments647_addr_6' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%segments647_load_6 = load i8* %segments647_addr_6, align 1" [./wd_stage_2.h:253]   --->   Operation 140 'load' 'segments647_load_6' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_3 : Operation 141 [1/1] (0.69ns)   --->   "%select_ln253_8 = select i1 %icmp_ln258, i12 %add_ln703, i12 %p_Val2_s" [./wd_stage_2.h:253]   --->   Operation 141 'select' 'select_ln253_8' <Predicate = (!icmp_ln253)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i3 %select_ln253 to i64" [./wd_stage_2.h:259]   --->   Operation 142 'zext' 'zext_ln259' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%line_bases_active_ad = getelementptr [6 x i17]* %line_bases_active, i64 0, i64 %zext_ln259" [./wd_stage_2.h:259]   --->   Operation 143 'getelementptr' 'line_bases_active_ad' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (2.32ns)   --->   "%line_bases_active_lo = load i17* %line_bases_active_ad, align 4" [./wd_stage_2.h:259]   --->   Operation 144 'load' 'line_bases_active_lo' <Predicate = (!icmp_ln253)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 145 'ret' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @extract_third_and_fo)"   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 147 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/2] (3.25ns)   --->   "%segments647_load = load i8* %segments647_addr_2, align 1" [./wd_stage_2.h:256]   --->   Operation 148 'load' 'segments647_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%segments647_load_1 = load i8* %segments647_addr_3, align 1" [./wd_stage_2.h:253]   --->   Operation 149 'load' 'segments647_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i3 %select_ln253_3 to i4" [./wd_stage_2.h:253]   --->   Operation 150 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i4 %sext_ln253 to i32" [./wd_stage_2.h:253]   --->   Operation 151 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.91ns)   --->   "%sub_ln271_2 = sub i8 %x_top, %segments647_load" [./wd_stage_2.h:271]   --->   Operation 152 'sub' 'sub_ln271_2' <Predicate = (icmp_ln258)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (1.24ns)   --->   "%select_ln253_4 = select i1 %icmp_ln258, i8 %sub_ln271_2, i8 %sub_ln271" [./wd_stage_2.h:253]   --->   Operation 153 'select' 'select_ln253_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (3.25ns)   --->   "%segments647_load_2 = load i8* %segments647_addr_4, align 1" [./wd_stage_2.h:253]   --->   Operation 154 'load' 'segments647_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i8 %segments647_load_2 to i32" [./wd_stage_2.h:253]   --->   Operation 155 'zext' 'zext_ln253_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (3.25ns)   --->   "%segments647_load_5 = load i8* %segments647_addr_5, align 1" [./wd_stage_2.h:253]   --->   Operation 156 'load' 'segments647_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln253_8 = zext i8 %segments647_load_5 to i10" [./wd_stage_2.h:253]   --->   Operation 157 'zext' 'zext_ln253_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/2] (3.25ns)   --->   "%segments647_load_6 = load i8* %segments647_addr_6, align 1" [./wd_stage_2.h:253]   --->   Operation 158 'load' 'segments647_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 13> <ROM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln253_9 = zext i8 %segments647_load_6 to i10" [./wd_stage_2.h:253]   --->   Operation 159 'zext' 'zext_ln253_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i3 %select_ln253_5 to i4" [./wd_stage_2.h:253]   --->   Operation 160 'zext' 'zext_ln253_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln253_3 = zext i3 %select_ln253_5 to i35" [./wd_stage_2.h:253]   --->   Operation 161 'zext' 'zext_ln253_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln253_4 = zext i3 %select_ln253_5 to i32" [./wd_stage_2.h:253]   --->   Operation 162 'zext' 'zext_ln253_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln253_5 = zext i4 %sext_ln253 to i16" [./wd_stage_2.h:253]   --->   Operation 163 'zext' 'zext_ln253_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/2] (2.32ns)   --->   "%line_bases_active_lo = load i17* %line_bases_active_ad, align 4" [./wd_stage_2.h:259]   --->   Operation 164 'load' 'line_bases_active_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_active_lo, i32 16)" [./wd_stage_2.h:259]   --->   Operation 165 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge" [./wd_stage_2.h:259]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (1.73ns)   --->   "call fastcc void @get_last_centroids([72 x i48]* %centroids, i3 zeroext %select_ln253, [4 x i48]* @last_c, i4 zeroext 0, i4 zeroext %zext_ln253_2)" [./wd_stage_2.h:260]   --->   Operation 167 'call' <Predicate = (tmp)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @get_last_centroids([72 x i48]* %centroids, i3 zeroext %select_ln253, [4 x i48]* @last_c, i4 zeroext 0, i4 zeroext %zext_ln253_2)" [./wd_stage_2.h:260]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 169 [1/1] (1.76ns)   --->   "br label %2" [./wd_stage_2.h:186->./wd_stage_2.h:263]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 16.6>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sum_x_0_i = phi i32 [ 0, %_ifconv ], [ %sum_x_1, %least_squares_line_label10 ]"   --->   Operation 170 'phi' 'sum_x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%sum_y_0_i = phi i32 [ 0, %_ifconv ], [ %sum_y_1, %least_squares_line_label10 ]"   --->   Operation 171 'phi' 'sum_y_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sum_xy_0_i = phi i32 [ 0, %_ifconv ], [ %sum_xy_1, %least_squares_line_label10 ]"   --->   Operation 172 'phi' 'sum_xy_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sum_xx_0_i = phi i32 [ 0, %_ifconv ], [ %sum_xx_1, %least_squares_line_label10 ]"   --->   Operation 173 'phi' 'sum_xx_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %_ifconv ], [ %i, %least_squares_line_label10 ]"   --->   Operation 174 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.30ns)   --->   "%icmp_ln186 = icmp eq i4 %i_0_i, -4" [./wd_stage_2.h:186->./wd_stage_2.h:263]   --->   Operation 175 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 176 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i, 1" [./wd_stage_2.h:186->./wd_stage_2.h:263]   --->   Operation 177 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %least_squares_line.exit, label %least_squares_line_label10" [./wd_stage_2.h:186->./wd_stage_2.h:263]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.30ns)   --->   "%icmp_ln187 = icmp ult i4 %i_0_i, %zext_ln253_2" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 179 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln186)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i4 %i_0_i to i64" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 180 'zext' 'zext_ln188' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%last_c_addr = getelementptr [4 x i48]* @last_c, i64 0, i64 %zext_ln188" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 181 'getelementptr' 'last_c_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (2.32ns)   --->   "%last_c_load = load i48* %last_c_addr, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 182 'load' 'last_c_load' <Predicate = (!icmp_ln186)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i32 %sum_xy_0_i to i35" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 183 'zext' 'zext_ln731' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (8.51ns)   --->   "%mul_ln731 = mul i35 %zext_ln731, %zext_ln253_3" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 184 'mul' 'mul_ln731' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln731_8 = zext i32 %sum_y_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 185 'zext' 'zext_ln731_8' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln731_9 = zext i32 %sum_x_0_i to i48" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 186 'zext' 'zext_ln731_9' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln731_10 = zext i35 %mul_ln731 to i48" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 187 'zext' 'zext_ln731_10' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (8.51ns)   --->   "%mul_ln731_2 = mul i48 %zext_ln731_8, %zext_ln731_9" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 188 'mul' 'mul_ln731_2' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln731_11 = zext i32 %sum_xx_0_i to i35" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 189 'zext' 'zext_ln731_11' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (8.51ns)   --->   "%mul_ln731_3 = mul i35 %zext_ln731_11, %zext_ln253_3" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 190 'mul' 'mul_ln731_3' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln731_12 = zext i35 %mul_ln731_3 to i48" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 191 'zext' 'zext_ln731_12' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (8.51ns)   --->   "%mul_ln731_4 = mul i48 %zext_ln731_9, %zext_ln731_9" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 192 'mul' 'mul_ln731_4' <Predicate = (icmp_ln186)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (3.10ns)   --->   "%sub_ln731 = sub i48 %zext_ln731_10, %mul_ln731_2" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 193 'sub' 'sub_ln731' <Predicate = (icmp_ln186)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (3.10ns)   --->   "%sub_ln731_4 = sub i48 %zext_ln731_12, %mul_ln731_4" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 194 'sub' 'sub_ln731_4' <Predicate = (icmp_ln186)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln731_6 = call i56 @_ssdm_op_BitConcatenate.i56.i48.i8(i48 %sub_ln731_4, i8 0)" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 195 'bitconcatenate' 'shl_ln731_6' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%t_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln731, i16 0)" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 196 'bitconcatenate' 't_V' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln731_6 to i64" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 197 'sext' 'sext_ln1148' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_6 : Operation 198 [68/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln186)> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.0>
ST_7 : Operation 199 [1/2] (2.32ns)   --->   "%last_c_load = load i48* %last_c_addr, align 8" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 199 'load' 'last_c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i48 %last_c_load to i16" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 200 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln188_3 = zext i16 %trunc_ln188 to i32" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 201 'zext' 'zext_ln188_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (2.55ns)   --->   "%sum_x = add i32 %zext_ln188_3, %sum_x_0_i" [./wd_stage_2.h:188->./wd_stage_2.h:263]   --->   Operation 202 'add' 'sum_x' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%centroids_y_1_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %last_c_load, i32 16, i32 47)" [./wd_stage_2.h:189->./wd_stage_2.h:263]   --->   Operation 203 'partselect' 'centroids_y_1_load_n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (2.55ns)   --->   "%sum_y = add i32 %sum_y_0_i, %centroids_y_1_load_n" [./wd_stage_2.h:189->./wd_stage_2.h:263]   --->   Operation 204 'add' 'sum_y' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (8.51ns)   --->   "%mul_ln190 = mul nsw i32 %zext_ln188_3, %centroids_y_1_load_n" [./wd_stage_2.h:190->./wd_stage_2.h:263]   --->   Operation 205 'mul' 'mul_ln190' <Predicate = (icmp_ln187)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (2.55ns)   --->   "%sum_xy = add i32 %sum_xy_0_i, %mul_ln190" [./wd_stage_2.h:190->./wd_stage_2.h:263]   --->   Operation 206 'add' 'sum_xy' <Predicate = (icmp_ln187)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [3/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_3, %zext_ln188_3" [./wd_stage_2.h:191->./wd_stage_2.h:263]   --->   Operation 207 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (0.69ns)   --->   "%sum_x_1 = select i1 %icmp_ln187, i32 %sum_x, i32 %sum_x_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 208 'select' 'sum_x_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.69ns)   --->   "%sum_y_1 = select i1 %icmp_ln187, i32 %sum_y, i32 %sum_y_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 209 'select' 'sum_y_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.69ns)   --->   "%sum_xy_1 = select i1 %icmp_ln187, i32 %sum_xy, i32 %sum_xy_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 210 'select' 'sum_xy_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 211 [2/3] (1.05ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_3, %zext_ln188_3" [./wd_stage_2.h:191->./wd_stage_2.h:263]   --->   Operation 211 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node sum_xx)   --->   "%mul_ln191 = mul nsw i32 %zext_ln188_3, %zext_ln188_3" [./wd_stage_2.h:191->./wd_stage_2.h:263]   --->   Operation 212 'mul' 'mul_ln191' <Predicate = (icmp_ln187)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:263]   --->   Operation 213 'add' 'sum_xx' <Predicate = (icmp_ln187)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.79>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str22) nounwind" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 214 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str22)" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 215 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_xx = add i32 %sum_xx_0_i, %mul_ln191" [./wd_stage_2.h:191->./wd_stage_2.h:263]   --->   Operation 216 'add' 'sum_xx' <Predicate = (icmp_ln187)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 217 [1/1] (0.69ns)   --->   "%sum_xx_1 = select i1 %icmp_ln187, i32 %sum_xx, i32 %sum_xx_0_i" [./wd_stage_2.h:187->./wd_stage_2.h:263]   --->   Operation 217 'select' 'sum_xx_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str22, i32 %tmp_i)" [./wd_stage_2.h:192->./wd_stage_2.h:263]   --->   Operation 218 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "br label %2" [./wd_stage_2.h:186->./wd_stage_2.h:263]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 5.07>
ST_11 : Operation 220 [67/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [36/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 221 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [36/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 222 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 5.07>
ST_12 : Operation 223 [66/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [35/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 224 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [35/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 225 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 5.07>
ST_13 : Operation 226 [65/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [34/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 227 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [34/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 228 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 5.07>
ST_14 : Operation 229 [64/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [33/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 230 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [33/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 231 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 5.07>
ST_15 : Operation 232 [63/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [32/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 233 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [32/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 234 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 5.07>
ST_16 : Operation 235 [62/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [31/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 236 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [31/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 237 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 5.07>
ST_17 : Operation 238 [61/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [30/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 239 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 240 [30/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 240 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 5.07>
ST_18 : Operation 241 [60/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [29/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 242 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [29/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 243 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 5.07>
ST_19 : Operation 244 [59/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [28/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 245 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [28/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 246 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 5.07>
ST_20 : Operation 247 [58/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 248 [27/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 248 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [27/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 249 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 5.07>
ST_21 : Operation 250 [57/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [26/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 251 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [26/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 252 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 5.07>
ST_22 : Operation 253 [56/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [25/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 254 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [25/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 255 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 5.07>
ST_23 : Operation 256 [55/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [24/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 257 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [24/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 258 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 5.07>
ST_24 : Operation 259 [54/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [23/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 260 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [23/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 261 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 5.07>
ST_25 : Operation 262 [53/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [22/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 263 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 264 [22/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 264 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 5.07>
ST_26 : Operation 265 [52/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 266 [21/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 266 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 267 [21/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 267 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 5.07>
ST_27 : Operation 268 [51/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 268 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [20/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 269 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [20/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 270 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 5.07>
ST_28 : Operation 271 [50/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 271 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 272 [19/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 272 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [19/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 273 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 5.07>
ST_29 : Operation 274 [49/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 274 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 275 [18/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 275 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 276 [18/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 276 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 5.07>
ST_30 : Operation 277 [48/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 277 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [17/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 278 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 279 [17/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 279 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 5.07>
ST_31 : Operation 280 [47/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 280 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [16/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 281 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 282 [16/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 282 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 5.07>
ST_32 : Operation 283 [46/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 283 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [15/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 284 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 285 [15/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 285 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 5.07>
ST_33 : Operation 286 [45/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 286 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [14/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 287 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [14/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 288 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 5.07>
ST_34 : Operation 289 [44/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 289 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [13/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 290 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 291 [13/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 291 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 5.07>
ST_35 : Operation 292 [43/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 292 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [12/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 293 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [12/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 294 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 5.07>
ST_36 : Operation 295 [42/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 295 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [11/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 296 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 297 [11/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 297 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 5.07>
ST_37 : Operation 298 [41/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 298 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 299 [10/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 299 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 300 [10/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 300 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 5.07>
ST_38 : Operation 301 [40/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 301 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [9/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 302 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 303 [9/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 303 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 5.07>
ST_39 : Operation 304 [39/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 304 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 305 [8/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 305 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 306 [8/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 306 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 5.07>
ST_40 : Operation 307 [38/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 307 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [7/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 308 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 309 [7/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 309 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 5.07>
ST_41 : Operation 310 [37/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 310 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 311 [6/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 311 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 312 [6/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 312 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 5.07>
ST_42 : Operation 313 [36/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 313 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 314 [5/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 314 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [5/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 315 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 5.07>
ST_43 : Operation 316 [35/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 316 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 317 [4/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 317 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 318 [4/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 318 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 5.07>
ST_44 : Operation 319 [34/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 319 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 320 [3/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 320 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 321 [3/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 321 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 5.07>
ST_45 : Operation 322 [33/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 322 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 323 [2/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 323 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 324 [2/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 324 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 5.07>
ST_46 : Operation 325 [32/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 325 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 326 [1/36] (4.13ns)   --->   "%udiv_ln196 = udiv i32 %sum_y_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 326 'udiv' 'udiv_ln196' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 327 [1/36] (4.13ns)   --->   "%tmp_V = udiv i32 %sum_x_0_i, %zext_ln253_4" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 327 'udiv' 'tmp_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 5.07>
ST_47 : Operation 328 [31/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 328 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 5.07>
ST_48 : Operation 329 [30/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 329 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 5.07>
ST_49 : Operation 330 [29/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 330 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 5.07>
ST_50 : Operation 331 [28/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 331 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 5.07>
ST_51 : Operation 332 [27/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 332 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 5.07>
ST_52 : Operation 333 [26/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 333 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 5.07>
ST_53 : Operation 334 [25/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 334 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 5.07>
ST_54 : Operation 335 [24/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 335 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 5.07>
ST_55 : Operation 336 [23/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 336 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 5.07>
ST_56 : Operation 337 [22/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 337 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 5.07>
ST_57 : Operation 338 [21/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 338 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 5.07>
ST_58 : Operation 339 [20/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 339 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 5.07>
ST_59 : Operation 340 [19/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 340 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 5.07>
ST_60 : Operation 341 [18/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 341 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 5.07>
ST_61 : Operation 342 [17/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 342 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 5.07>
ST_62 : Operation 343 [16/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 343 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 5.07>
ST_63 : Operation 344 [15/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 344 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 5.07>
ST_64 : Operation 345 [14/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 345 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 5.07>
ST_65 : Operation 346 [13/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 346 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 5.07>
ST_66 : Operation 347 [12/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 347 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 5.07>
ST_67 : Operation 348 [11/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 5.07>
ST_68 : Operation 349 [10/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 349 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 5.07>
ST_69 : Operation 350 [9/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 5.07>
ST_70 : Operation 351 [8/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 351 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 5.07>
ST_71 : Operation 352 [7/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 5.07>
ST_72 : Operation 353 [6/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 353 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 5.07>
ST_73 : Operation 354 [5/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 5.07>
ST_74 : Operation 355 [4/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 355 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 5.07>
ST_75 : Operation 356 [3/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 5.07>
ST_76 : Operation 357 [2/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 357 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 18.6>
ST_77 : Operation 358 [1/68] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 358 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 359 [1/1] (0.00ns)   --->   "%m_V = trunc i64 %sdiv_ln1148 to i24" [./wd_stage_2.h:195->./wd_stage_2.h:263]   --->   Operation 359 'trunc' 'm_V' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 360 [1/1] (0.00ns)   --->   "%r_V_4 = zext i32 %tmp_V to i56" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 360 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i24 %m_V to i56" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 361 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 362 [1/1] (8.51ns)   --->   "%r_V = mul nsw i56 %r_V_4, %sext_ln1118" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 362 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %r_V, i32 55)" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 363 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i56 %r_V to i8" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 364 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln851_7 = icmp eq i8 %trunc_ln851, 0" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 365 'icmp' 'icmp_ln851_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V, i32 8, i32 39)" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 366 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 367 [1/1] (2.55ns)   --->   "%add_ln851 = add i32 1, %tmp_s" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 367 'add' 'add_ln851' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%select_ln851 = select i1 %icmp_ln851_7, i32 %tmp_s, i32 %add_ln851" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 368 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%select_ln850 = select i1 %p_Result_s, i32 %select_ln851, i32 %tmp_s" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 369 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 370 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Val2_30 = sub i32 %udiv_ln196, %select_ln850" [./wd_stage_2.h:196->./wd_stage_2.h:263]   --->   Operation 370 'sub' 'p_Val2_30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i24 %m_V to i32" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 371 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 372 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1116, %zext_ln253_1" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 372 'mul' 'r_V_5' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 73> <Delay = 2.15>
ST_78 : Operation 373 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1116, %zext_ln253_1" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 373 'mul' 'r_V_5' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 74> <Delay = 2.15>
ST_79 : Operation 374 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1116, %zext_ln253_1" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 374 'mul' 'r_V_5' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 75> <Delay = 11.9>
ST_80 : Operation 375 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_5 = mul i32 %sext_ln1116, %zext_ln253_1" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 375 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 376 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %r_V_5 to i41" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 376 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 377 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_30, i8 0)" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 377 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %rhs_V to i41" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 378 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 379 [1/1] (2.87ns)   --->   "%ret_V = add nsw i41 %sext_ln728, %lhs_V" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 379 'add' 'ret_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 380 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln851_9 = trunc i32 %r_V_5 to i8" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 381 'trunc' 'trunc_ln851_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 382 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851_9, 0" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 382 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %ret_V, i32 8, i32 39)" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 383 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 384 [1/1] (2.55ns)   --->   "%add_ln851_6 = add i32 1, %tmp_8" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 384 'add' 'add_ln851_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node y_temp)   --->   "%select_ln851_6 = select i1 %icmp_ln851, i32 %tmp_8, i32 %add_ln851_6" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 385 'select' 'select_ln851_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 386 [1/1] (0.69ns) (out node of the LUT)   --->   "%y_temp = select i1 %p_Result_13, i32 %select_ln851_6, i32 %tmp_8" [./wd_stage_2.h:178->./wd_stage_2.h:264]   --->   Operation 386 'select' 'y_temp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i32 %y_temp to i16" [./wd_stage_2.h:265]   --->   Operation 387 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 388 [1/1] (2.55ns)   --->   "%y_left = sub nsw i32 %y_temp, %zext_ln253" [./wd_stage_2.h:265]   --->   Operation 388 'sub' 'y_left' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 389 [1/1] (2.55ns)   --->   "%y_right = add nsw i32 %y_temp, %zext_ln253" [./wd_stage_2.h:265]   --->   Operation 389 'add' 'y_right' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_left, i32 31)" [./wd_stage_2.h:266]   --->   Operation 390 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 391 [1/1] (2.47ns)   --->   "%icmp_ln267 = icmp sgt i32 %y_right, 319" [./wd_stage_2.h:267]   --->   Operation 391 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i32 %y_left to i16" [./wd_stage_2.h:268]   --->   Operation 392 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 393 [1/1] (0.80ns)   --->   "%select_ln268 = select i1 %tmp_52, i16 0, i16 %trunc_ln268" [./wd_stage_2.h:268]   --->   Operation 393 'select' 'select_ln268' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 394 [1/1] (2.07ns)   --->   "%add_ln268 = add i16 %trunc_ln265, %zext_ln253_5" [./wd_stage_2.h:268]   --->   Operation 394 'add' 'add_ln268' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 395 [1/1] (0.80ns)   --->   "%select_ln268_1 = select i1 %icmp_ln267, i16 319, i16 %add_ln268" [./wd_stage_2.h:268]   --->   Operation 395 'select' 'select_ln268_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 396 [2/2] (0.00ns)   --->   "call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 %zext_ln253_8, i10 %zext_ln253_9, i16 %select_ln268, i16 %select_ln268_1, [736 x i8]* %micro_roi_2_data_V)" [./wd_stage_2.h:268]   --->   Operation 396 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 76> <Delay = 0.00>
ST_81 : Operation 397 [1/2] (0.00ns)   --->   "call fastcc void @extract_micro_roi(i8* %eroded_data_V, i10 %zext_ln253_8, i10 %zext_ln253_9, i16 %select_ln268, i16 %select_ln268_1, [736 x i8]* %micro_roi_2_data_V)" [./wd_stage_2.h:268]   --->   Operation 397 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 77> <Delay = 2.07>
ST_82 : Operation 398 [1/1] (2.07ns)   --->   "%sub_ln271_1 = sub i16 %select_ln268_1, %select_ln268" [./wd_stage_2.h:271]   --->   Operation 398 'sub' 'sub_ln271_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 399 [2/2] (0.00ns)   --->   "call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_2_data_V, i16 zeroext %select_ln268, i8 zeroext %segments647_load_1, i8 zeroext %select_ln253_4, i16 zeroext %sub_ln271_1, i48* %c)" [./wd_stage_2.h:271]   --->   Operation 399 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 78> <Delay = 0.00>
ST_83 : Operation 400 [1/2] (0.00ns)   --->   "call fastcc void @get_centroid_fh([736 x i8]* %micro_roi_2_data_V, i16 zeroext %select_ln268, i8 zeroext %segments647_load_1, i8 zeroext %select_ln253_4, i16 zeroext %sub_ln271_1, i48* %c)" [./wd_stage_2.h:271]   --->   Operation 400 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 79> <Delay = 6.76>
ST_84 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i3 %select_ln253 to i4" [./wd_stage_2.h:272]   --->   Operation 401 'zext' 'zext_ln272' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 402 [1/1] (1.73ns)   --->   "%add_ln272_1 = add i4 -6, %zext_ln272" [./wd_stage_2.h:272]   --->   Operation 402 'add' 'add_ln272_1' <Predicate = (tmp)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i4 %add_ln272_1 to i5" [./wd_stage_2.h:272]   --->   Operation 403 'sext' 'sext_ln272' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 404 [1/1] (1.78ns)   --->   "%add_ln272 = add i5 %sext_ln272, %select_ln253_1" [./wd_stage_2.h:272]   --->   Operation 404 'add' 'add_ln272' <Predicate = (tmp)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i5 %add_ln272 to i64" [./wd_stage_2.h:272]   --->   Operation 405 'zext' 'zext_ln272_1' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 406 [1/1] (0.00ns)   --->   "%c_load = load i48* %c, align 8" [./wd_stage_2.h:272]   --->   Operation 406 'load' 'c_load' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 407 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln272_1" [./wd_stage_2.h:272]   --->   Operation 407 'getelementptr' 'centroids_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 408 [1/1] (3.25ns)   --->   "store i48 %c_load, i48* %centroids_addr, align 8" [./wd_stage_2.h:272]   --->   Operation 408 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 72> <RAM>
ST_84 : Operation 409 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./wd_stage_2.h:273]   --->   Operation 409 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_84 : Operation 410 [1/1] (1.65ns)   --->   "%line_index = add i3 %select_ln253, 1" [./wd_stage_2.h:258]   --->   Operation 410 'add' 'line_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 411 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_2.h:258]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./wd_stage_2.h:253) with incoming values : ('add_ln253', ./wd_stage_2.h:253) [13]  (1.77 ns)

 <State 2>: 4.9ns
The critical path consists of the following:
	'phi' operation ('seg_index_0', ./wd_stage_2.h:253) with incoming values : ('select_ln253_2', ./wd_stage_2.h:253) [15]  (0 ns)
	'add' operation ('add_ln256', ./wd_stage_2.h:256) [22]  (1.65 ns)
	'getelementptr' operation ('segments647_addr', ./wd_stage_2.h:256) [24]  (0 ns)
	'load' operation ('x_bottom', ./wd_stage_2.h:256) on array 'segments647' [25]  (3.25 ns)

 <State 3>: 5.88ns
The critical path consists of the following:
	'add' operation ('seg_index', ./wd_stage_2.h:253) [35]  (1.65 ns)
	'select' operation ('select_ln253_2', ./wd_stage_2.h:253) [49]  (0.98 ns)
	'getelementptr' operation ('segments647_addr_3', ./wd_stage_2.h:256) [51]  (0 ns)
	'load' operation ('segments647_load_1', ./wd_stage_2.h:253) on array 'segments647' [52]  (3.25 ns)

 <State 4>: 6.42ns
The critical path consists of the following:
	'load' operation ('segments647_load', ./wd_stage_2.h:256) on array 'segments647' [48]  (3.25 ns)
	'sub' operation ('sub_ln271_2', ./wd_stage_2.h:271) [58]  (1.92 ns)
	'select' operation ('select_ln253_4', ./wd_stage_2.h:253) [59]  (1.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum_x') with incoming values : ('sum_x', ./wd_stage_2.h:187->./wd_stage_2.h:263) [87]  (1.77 ns)

 <State 6>: 16.7ns
The critical path consists of the following:
	'phi' operation ('sum_x') with incoming values : ('sum_x', ./wd_stage_2.h:187->./wd_stage_2.h:263) [87]  (0 ns)
	'mul' operation ('mul_ln731_4', ./wd_stage_2.h:195->./wd_stage_2.h:263) [128]  (8.51 ns)
	'sub' operation ('sub_ln731_4', ./wd_stage_2.h:195->./wd_stage_2.h:263) [130]  (3.1 ns)
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 7>: 14.1ns
The critical path consists of the following:
	'load' operation ('last_c_load', ./wd_stage_2.h:188->./wd_stage_2.h:263) on array 'last_c' [102]  (2.32 ns)
	'mul' operation ('mul_ln190', ./wd_stage_2.h:190->./wd_stage_2.h:263) [108]  (8.51 ns)
	'add' operation ('sum_xy', ./wd_stage_2.h:190->./wd_stage_2.h:263) [109]  (2.55 ns)
	'select' operation ('sum_xy', ./wd_stage_2.h:187->./wd_stage_2.h:263) [114]  (0.698 ns)

 <State 8>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[111] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:263) [110]  (1.05 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[111] ('mul_ln191', ./wd_stage_2.h:191->./wd_stage_2.h:263) [110]  (0 ns)
	'add' operation of DSP[111] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:263) [111]  (2.1 ns)

 <State 10>: 2.8ns
The critical path consists of the following:
	'add' operation of DSP[111] ('sum_xx', ./wd_stage_2.h:191->./wd_stage_2.h:263) [111]  (2.1 ns)
	'select' operation ('sum_xx', ./wd_stage_2.h:187->./wd_stage_2.h:263) [115]  (0.698 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)

 <State 77>: 18.7ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_2.h:195->./wd_stage_2.h:263) [134]  (5.07 ns)
	'mul' operation ('r.V', ./wd_stage_2.h:196->./wd_stage_2.h:263) [140]  (8.51 ns)
	'add' operation ('add_ln851', ./wd_stage_2.h:196->./wd_stage_2.h:263) [145]  (2.55 ns)
	'select' operation ('select_ln851', ./wd_stage_2.h:196->./wd_stage_2.h:263) [146]  (0 ns)
	'select' operation ('select_ln850', ./wd_stage_2.h:196->./wd_stage_2.h:263) [147]  (0 ns)
	'sub' operation ('b', ./wd_stage_2.h:196->./wd_stage_2.h:263) [148]  (2.55 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:264) [150]  (2.15 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:264) [150]  (2.15 ns)

 <State 80>: 12ns
The critical path consists of the following:
	'mul' operation of DSP[150] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:264) [150]  (0 ns)
	'add' operation ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:264) [154]  (2.88 ns)
	'add' operation ('add_ln851_6', ./wd_stage_2.h:178->./wd_stage_2.h:264) [159]  (2.55 ns)
	'select' operation ('select_ln851_6', ./wd_stage_2.h:178->./wd_stage_2.h:264) [160]  (0 ns)
	'select' operation ('y_temp', ./wd_stage_2.h:178->./wd_stage_2.h:264) [161]  (0.698 ns)
	'add' operation ('y_right', ./wd_stage_2.h:265) [164]  (2.55 ns)
	'icmp' operation ('icmp_ln267', ./wd_stage_2.h:267) [166]  (2.47 ns)
	'select' operation ('select_ln268_1', ./wd_stage_2.h:268) [170]  (0.805 ns)

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 2.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln271_1', ./wd_stage_2.h:271) [172]  (2.08 ns)

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln272_1', ./wd_stage_2.h:272) [175]  (1.74 ns)
	'add' operation ('add_ln272', ./wd_stage_2.h:272) [177]  (1.78 ns)
	'getelementptr' operation ('centroids_addr', ./wd_stage_2.h:272) [180]  (0 ns)
	'store' operation ('store_ln272', ./wd_stage_2.h:272) of variable 'c_load', ./wd_stage_2.h:272 on array 'centroids' [181]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
