module control_mult (
    input clk,
    input rst,
    input lsb_B,
    input init,
    input z,

    output reg done,
    output reg sh,
    output reg reset,
    output reg add
);

  parameter START = 3'b000;
  parameter CHECK = 3'b001;
  parameter SHIFT = 3'b010;
  parameter ADD = 3'b011;
  parameter DONE = 3'b100;

  reg [2:0] state;

  reg [3:0] count;

  always @(posedge clk) begin
    if (rst) begin
      state = START;
    end else begin
      case (state)
        START: begin
          if (init) state = CHECK;
          else state = START;
        end
        CHECK: begin
          if (lsb_B) state = ADD;
          else state = SHIFT;
        end
        SHIFT: begin
          if (z) state = DONE;
          else state = CHECK;
        end
        ADD: begin
          state = SHIFT;
        end
        DONE: begin
          if (init) state = CHECK;
          else state = DONE;
        end

        default: state = START;
      endcase
    end
  end

  always @(*) begin
    case (state)
      START: begin
        done = 0;
        sh = 0;
        reset = 1;
        add = 0;
        count = 0;
      end
      SHIFT: begin
        done = 0;
        sh = 1;
        reset = 0;
        add = 0;
      end
      CHECK: begin
        done = 0;
        sh = 0;
        reset = 0;
        add = 0;
      end
      ADD: begin
        done = 0;
        sh = 0;
        reset = 0;
        add = 1;
      end
      DONE: begin
        done = 1 ^ init;
        sh = 0;
        reset = init;
        add = 0;
      end
      default: begin
        done = 0;
        sh = 0;
        reset = 1;
        add = 0;
        count = 0;
      end
    endcase
  end


`ifdef BENCH
  reg [8*40:1] state_name;
  always @(*) begin
    case (state)
      START: state_name = "START";
      CHECK: state_name = "CHECK";
      SHIFT: state_name = "SHIFT";
      ADD:   state_name = "ADD";
      DONE:  state_name = "DONE";
    endcase
  end
`endif



endmodule
