Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Oct  9 15:06:58 2020
| Host         : shivani-Lenovo-ideapad-320-15IKB running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.989    -9134.535                   2377                 6553        0.089        0.000                      0                 6553        4.020        0.000                       0                  3421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.989    -9134.535                   2377                 6553        0.089        0.000                      0                 6553        4.020        0.000                       0                  3421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2377  Failing Endpoints,  Worst Slack      -10.989ns,  Total Violation    -9134.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.989ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.721ns  (logic 3.288ns (15.868%)  route 17.433ns (84.132%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.312    22.708    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X45Y103        LUT3 (Prop_lut3_I2_O)        0.124    22.832 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][0][1]_i_2/O
                         net (fo=2, routed)           0.886    23.717    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][0][1]_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.124    23.841 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][0][1]_i_1/O
                         net (fo=1, routed)           0.000    23.841    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][0][1]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.652    12.831    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][0][1]/C
                         clock pessimism              0.147    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.029    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][0][1]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -23.841    
  -------------------------------------------------------------------
                         slack                                -10.989    

Slack (VIOLATED) :        -10.987ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[49][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.531ns  (logic 3.288ns (16.014%)  route 17.243ns (83.986%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.361    22.756    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I5_O)        0.124    22.880 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[49][0][1]_i_2/O
                         net (fo=2, routed)           0.647    23.527    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[49][0][1]_i_2_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.124    23.651 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[49][0][0]_i_1/O
                         net (fo=1, routed)           0.000    23.651    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[49][0][0]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[49][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.480    12.659    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X41Y97         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[49][0][0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.031    12.665    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[49][0][0]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                -10.987    

Slack (VIOLATED) :        -10.932ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[32][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.478ns  (logic 3.288ns (16.056%)  route 17.190ns (83.944%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.031    22.427    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.124    22.551 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[32][0][1]_i_2/O
                         net (fo=2, routed)           0.923    23.474    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[32][0][1]_i_2_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.598 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[32][0][1]_i_1/O
                         net (fo=1, routed)           0.000    23.598    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[32][0][1]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[32][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.481    12.660    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[32][0][1]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.031    12.666    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[32][0][1]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                -10.932    

Slack (VIOLATED) :        -10.914ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[17][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.504ns  (logic 3.288ns (16.036%)  route 17.216ns (83.964%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.213    22.609    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.124    22.733 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[17][0][1]_i_2/O
                         net (fo=2, routed)           0.767    23.500    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[17][0][1]_i_2_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.624 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[17][0][1]_i_1/O
                         net (fo=1, routed)           0.000    23.624    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[17][0][1]_i_1_n_0
    SLICE_X38Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[17][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.480    12.659    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[17][0][1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)        0.077    12.711    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[17][0][1]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -23.624    
  -------------------------------------------------------------------
                         slack                                -10.914    

Slack (VIOLATED) :        -10.902ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.497ns  (logic 3.288ns (16.042%)  route 17.209ns (83.958%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.397    22.793    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I1_O)        0.124    22.917 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[51][0][1]_i_2/O
                         net (fo=2, routed)           0.576    23.493    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[51][0][1]_i_2_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.617 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[51][0][0]_i_1/O
                         net (fo=1, routed)           0.000    23.617    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[51][0][0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.480    12.659    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][0][0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDRE (Setup_fdre_C_D)        0.081    12.715    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][0][0]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                -10.902    

Slack (VIOLATED) :        -10.894ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.434ns  (logic 3.288ns (16.091%)  route 17.146ns (83.909%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.334    22.730    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    22.854 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_2/O
                         net (fo=2, routed)           0.576    23.430    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_2_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.554 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][0]_i_1/O
                         net (fo=1, routed)           0.000    23.554    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][0]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.478    12.657    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.029    12.661    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][0]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -23.554    
  -------------------------------------------------------------------
                         slack                                -10.894    

Slack (VIOLATED) :        -10.890ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.432ns  (logic 3.288ns (16.092%)  route 17.144ns (83.908%))
  Logic Levels:           21  (LUT4=1 LUT5=1 LUT6=19)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.334    22.730    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    22.854 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_2/O
                         net (fo=2, routed)           0.574    23.428    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_2_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I3_O)        0.124    23.552 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_1/O
                         net (fo=1, routed)           0.000    23.552    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[45][0][1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.478    12.657    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.031    12.663    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[45][0][1]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -23.552    
  -------------------------------------------------------------------
                         slack                                -10.890    

Slack (VIOLATED) :        -10.868ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.651ns  (logic 3.288ns (15.922%)  route 17.362ns (84.078%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.178    22.573    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.124    22.697 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_2/O
                         net (fo=2, routed)           0.949    23.647    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_2_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I3_O)        0.124    23.771 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][0]_i_1/O
                         net (fo=1, routed)           0.000    23.771    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][0]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.654    12.833    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][0]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.077    12.903    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][0]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -23.771    
  -------------------------------------------------------------------
                         slack                                -10.868    

Slack (VIOLATED) :        -10.864ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.599ns  (logic 3.487ns (16.928%)  route 17.112ns (83.072%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.312    22.708    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X45Y103        LUT3 (Prop_lut3_I1_O)        0.120    22.828 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][2][1]_i_2/O
                         net (fo=2, routed)           0.564    23.392    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][2][1]_i_2_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I3_O)        0.327    23.719 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][2][1]_i_1/O
                         net (fo=1, routed)           0.000    23.719    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[58][2][1]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.652    12.831    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X45Y104        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][2][1]/C
                         clock pessimism              0.147    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X45Y104        FDRE (Setup_fdre_C_D)        0.031    12.855    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[58][2][1]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -23.719    
  -------------------------------------------------------------------
                         slack                                -10.864    

Slack (VIOLATED) :        -10.862ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.649ns  (logic 3.288ns (15.924%)  route 17.360ns (84.076%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=1 LUT6=18)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.826     3.120    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y113        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[6]_rep__2/Q
                         net (fo=124, routed)         1.356     4.932    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[51][1][1]_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I3_O)        0.124     5.056 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205/O
                         net (fo=1, routed)           0.894     5.950    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_205_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.124     6.074 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168/O
                         net (fo=1, routed)           0.665     6.739    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_168_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.863 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82/O
                         net (fo=1, routed)           0.694     7.558    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_82_n_0
    SLICE_X55Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.682 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35/O
                         net (fo=2, routed)           0.651     8.333    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17/O
                         net (fo=8, routed)           0.943     9.400    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][0]_i_17_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23/O
                         net (fo=60, routed)          0.836    10.360    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_23_n_0
    SLICE_X57Y114        LUT6 (Prop_lut6_I0_O)        0.124    10.484 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7/O
                         net (fo=2, routed)           0.692    11.176    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][1]_i_7_n_0
    SLICE_X49Y114        LUT6 (Prop_lut6_I1_O)        0.124    11.300 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4/O
                         net (fo=3, routed)           0.446    11.747    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[14][1][0]_i_4_n_0
    SLICE_X49Y114        LUT5 (Prop_lut5_I4_O)        0.150    11.897 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94/O
                         net (fo=1, routed)           0.956    12.853    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_94_n_0
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.326    13.179 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35/O
                         net (fo=1, routed)           0.704    13.883    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_35_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.007 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15/O
                         net (fo=4, routed)           0.814    14.820    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_15_n_0
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.944 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11/O
                         net (fo=97, routed)          0.885    15.829    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][0]_i_11_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.953 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10/O
                         net (fo=177, routed)         1.217    17.170    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][1][1]_i_10_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I3_O)        0.124    17.294 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115/O
                         net (fo=1, routed)           0.808    18.102    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_115_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I3_O)        0.124    18.226 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53/O
                         net (fo=1, routed)           0.586    18.812    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_53_n_0
    SLICE_X38Y121        LUT6 (Prop_lut6_I2_O)        0.124    18.936 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25/O
                         net (fo=1, routed)           0.726    19.662    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_25_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.786 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17/O
                         net (fo=1, routed)           0.816    20.602    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_17_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.726 f  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11/O
                         net (fo=51, routed)          0.546    21.272    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[0][2][1]_i_11_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I0_O)        0.124    21.396 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6/O
                         net (fo=168, routed)         1.178    22.573    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[1][2][1]_i_6_n_0
    SLICE_X37Y104        LUT3 (Prop_lut3_I2_O)        0.124    22.697 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_2/O
                         net (fo=2, routed)           0.947    23.645    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_2_n_0
    SLICE_X38Y102        LUT6 (Prop_lut6_I3_O)        0.124    23.769 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_1/O
                         net (fo=1, routed)           0.000    23.769    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count[38][3][1]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        1.654    12.833    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/s00_axi_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][1]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)        0.081    12.907    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i4/lru_count_reg[38][3][1]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                         -23.769    
  -------------------------------------------------------------------
                         slack                                -10.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[34][2][132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.224%)  route 0.283ns (66.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.551     0.887    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[14]_rep/Q
                         net (fo=64, routed)          0.283     1.311    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[3][2][133]_0[4]
    SLICE_X49Y98         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[34][2][132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.825     1.191    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[34][2][132]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[34][2][132]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.555     0.891    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.171     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.841%)  route 0.159ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.576     0.912    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.159     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.563     0.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[4]
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.141 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[4]
    SLICE_X30Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.828     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.282     0.912    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120     1.032    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.568     0.904    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.128     1.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.836     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.917    
    SLICE_X26Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.972    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.546     0.882    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.810     1.176    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.294     0.882    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.075     0.957    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.076     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.120     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y91         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y91         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.058     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.071     0.981    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[44][2][128]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.860%)  route 0.269ns (62.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.556     0.892    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/slv_reg0_reg[10]_rep/Q
                         net (fo=64, routed)          0.269     1.325    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[3][2][133]_0[0]
    SLICE_X51Y94         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[44][2][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3421, routed)        0.820     1.186    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[44][2][128]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.046     1.197    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_reg[44][2][128]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y90    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y90    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y90    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    design_1_i/AXI_Cache_LRU_0/inst/AXI_Cache_LRU_v1_0_S00_AXI_inst/UIP/i2/cache_miss_count_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



