$date
	Fri Sep 29 12:09:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_RTL_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
0"
0$
0#
#20
1!
1$
#30
0$
1#
#40
0!
1"
1$
#50
