<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>' to AST representation.
Generating RTLIL representation for module `\sctag_snpdp'.
Warning: Identifier `\clk_1' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-85" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:85</a>.
Warning: Identifier `\clk_2' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:93</a>.
Warning: Identifier `\clk_4' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-119" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:119</a>.
Warning: Identifier `\clk_5' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:129</a>.
Warning: Identifier `\clk_6' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:140</a>.
Warning: Identifier `\clk_7' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-153" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:153</a>.
Warning: Identifier `\clk_8' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:161</a>.
Warning: Identifier `\clk_10' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-186" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:186</a>.
Warning: Identifier `\clk_11' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:196</a>.
Warning: Identifier `\clk_12' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-206" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:206</a>.
Warning: Identifier `\snpctl_rd_ptr_d1_5' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:274</a>.
Successfully finished Verilog frontend.


</pre>