name: sva_basic03
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/sva/basic03.sv
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module top (
	clk,
	selA,
	selB,
	QA,
	QB,
	Q
);
	input wire clk;
	input wire selA;
	input wire selB;
	input wire QA;
	input wire QB;
	output reg Q;
	always @(posedge clk) begin
		if (selA) Q <= QA;
		if (selB) Q <= QB;
	end
endmodule
