<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: Clock Manager API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_l_k___m_g_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a>  </div>
  <div class="headertitle">
<div class="title">Clock Manager API</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This module defines the Clock Manager API for accessing, configuring, and controlling the HPS clock resources. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___c_l_k___m_g_r___s_t_a_t_u_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___s_t_a_t_u_s.html">Clock Manager Status</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___s_a_f_e___m_o_d_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___s_a_f_e___m_o_d_e.html">Safe Mode Options</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___b_y_p_a_s_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___b_y_p_a_s_s.html">PLL Bypass Control</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___g_a_t_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___g_a_t_e.html">Clock Gating Control</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___c_l_k___s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___c_l_k___s_e_l.html">Clock Source Selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___f_r_e_q"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___f_r_e_q.html">Clock Frequency Control</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___i_n_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___i_n_t.html">Clock Manager Interrupt Management</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_l_k___m_g_r___g_r_o_u_p___c_f_g"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r___g_r_o_u_p___c_f_g.html">Clock Group Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa32fe6dfaa6def16098e0039eb336383"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r.html#gaa32fe6dfaa6def16098e0039eb336383">alt_freq_t</a></td></tr>
<tr class="separator:gaa32fe6dfaa6def16098e0039eb336383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cdb80e84284365fe3d47c2f8050b13d"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___c_l_k___m_g_r.html#ga931510957187a22cb4e6adef8d9d105a">ALT_CLK_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r.html#ga4cdb80e84284365fe3d47c2f8050b13d">ALT_CLK_t</a></td></tr>
<tr class="separator:ga4cdb80e84284365fe3d47c2f8050b13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga931510957187a22cb4e6adef8d9d105a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k___m_g_r.html#ga931510957187a22cb4e6adef8d9d105a">ALT_CLK_e</a> { <br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaa2f619b461c4eb42162ee91aaa330c3f">ALT_CLK_IN_PIN_OSC1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aae7c24ec877ed3e161d459b85d474dd34">ALT_CLK_IN_PIN_OSC2</a>
, <a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa43af2e26cf00f389b934c80824adbd16">ALT_CLK_IN_PIN_JTAG</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aafb240157977b218d3046eead72d771c6">ALT_CLK_IN_PIN_ULPI0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa799fb5f081730851ad91a2eb96308c8a">ALT_CLK_IN_PIN_ULPI1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa032cc58f78b9e3b5698b43bce2da547a">ALT_CLK_IN_PIN_EMAC0_RX</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aae9008c63eced19a2ce1e92ab2b43c2dd">ALT_CLK_IN_PIN_EMAC1_RX</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa7d46a872d96624605073ef8806987cd2">ALT_CLK_MAIN_PLL</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa55ae616dcccaeb6f53f865d68ebcd9d6">ALT_CLK_PERIPHERAL_PLL</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aac42c9f6c8286dd5232cc56de95f1ec48">ALT_CLK_SDRAM_PLL</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa04437147392f88c0d6fcdfe38cec087c">ALT_CLK_OSC1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa5ba87bf06759a9e82600f026faf18c90">ALT_CLK_MAIN_PLL_C0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaf28f9a412efd3d9a98f0c2bc4bf9eb50">ALT_CLK_MAIN_PLL_C1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa998911a1692f31cd3be9b71d8fcb15f0">ALT_CLK_MAIN_PLL_C2</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa326c0c578a771fde8f5e637c187968cf">ALT_CLK_MAIN_PLL_C3</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa3bafbea54aed4f47a6062e14e498e5ae">ALT_CLK_MAIN_PLL_C4</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa07586d4f6234b5c7ee4c90ab83d09d63">ALT_CLK_MAIN_PLL_C5</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aacea09e96c019296af5a8bc1441a81714">ALT_CLK_MPU</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa549a44f80f5d518015769cb5e0cef6de">ALT_CLK_MPU_L2_RAM</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa22932c76d0ad16e26c81ce1c433346c7">ALT_CLK_MPU_PERIPH</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa794c33400f5e206e95079cf7d73ff1e7">ALT_CLK_L3_MAIN</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa4d370e8f3d506ebe65098e6d6a4e101a">ALT_CLK_L3_MP</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa6aec0b0dcd8ab4555ae3979a422042e0">ALT_CLK_L3_SP</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aae10fa4530d5608ddf7b20e590755151c">ALT_CLK_L4_MAIN</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad5a16f89c7757b7050b4cfb244b45bf5">ALT_CLK_L4_MP</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aae9f1cc0f4be2861d830cb5e38daec823">ALT_CLK_L4_SP</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aab36de76ff68402765bac48a552c40dbc">ALT_CLK_DBG_BASE</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa1a6749f7340d12446892bec489e1554d">ALT_CLK_DBG_AT</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaa02039589049f04be1e8c9ecf230a3db">ALT_CLK_DBG_TRACE</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa1da1b91ef0bfce03fb89351672f3f6f2">ALT_CLK_DBG_TIMER</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa34d4d0fd365466b4aa73414e15c3868e">ALT_CLK_DBG</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad64b17d501663d720ab8897f33fbbc93">ALT_CLK_MAIN_QSPI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aacb44c56873677e5fdb11ece686971a4d">ALT_CLK_MAIN_NAND_SDMMC</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa4ba9537982e6aa158c3fb32aaa435ed4">ALT_CLK_CFG</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa6d9572d6aa64deb7f31f9e102b0a9aed">ALT_CLK_H2F_USER0</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aafab623c5c56954dd4666b263f7bbe23b">ALT_CLK_PERIPHERAL_PLL_C0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa24c2c8033ca3aa033561256635866554">ALT_CLK_PERIPHERAL_PLL_C1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa30464de4462265eeb5761e6d6eee4d57">ALT_CLK_PERIPHERAL_PLL_C2</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aabeeca05bf0c60934e1643ae507e581f6">ALT_CLK_PERIPHERAL_PLL_C3</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa484db9c9b746d0b62997c0d4f43edf06">ALT_CLK_PERIPHERAL_PLL_C4</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaf6f90fa56501f8d1f5d66ce2074d90ae">ALT_CLK_PERIPHERAL_PLL_C5</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaede4cae44a6019172ef045080bbaa253">ALT_CLK_USB_MP</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa06760c60784324f2de1b671cfe52e7ae">ALT_CLK_SPI_M</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa55d3c910e7cbf5afed8fea4a5a9b20d0">ALT_CLK_QSPI</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa039e968e7627ff975889fc414bc15348">ALT_CLK_NAND_X</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aadde3fd5d765b2956d39ffeac850506f6">ALT_CLK_NAND</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa957ce13f7690015fb50b71ee8be8bfa3">ALT_CLK_SDMMC</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aac2b5aedbc5be416383907bedd10467e6">ALT_CLK_EMAC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa59996c24af7a3889ef493a43ce06d840">ALT_CLK_EMAC1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa04284165b1f2151b09e06703bf38af02">ALT_CLK_CAN0</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad9057970c5885b4040d5d2c92a097a14">ALT_CLK_CAN1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa5d2afdc34b969d0401187df235798d9d">ALT_CLK_GPIO_DB</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad4c9252c4c92dc8710314e4b6ffc2844">ALT_CLK_H2F_USER1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad31aa2aef1d49588cafac8a830bd95e2">ALT_CLK_SDRAM_PLL_C0</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa57220566e5d066b02eb416d6d9ead1f8">ALT_CLK_SDRAM_PLL_C1</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa6392af19990ff5ee32971ac9fccf70a4">ALT_CLK_SDRAM_PLL_C2</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa2e810fe19d944f7a003803d20e8dd0e0">ALT_CLK_SDRAM_PLL_C3</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaae5784c47fa355bf2b00f9eb51ce58f0">ALT_CLK_SDRAM_PLL_C4</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa55722ca2fc6796a013c52d1042b6730a">ALT_CLK_SDRAM_PLL_C5</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaf8b59a6b25637d9a6b3100b4943f5985">ALT_CLK_DDR_DQS</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa112e3115d9c2947eb5eeccb07c7ff32e">ALT_CLK_DDR_2X_DQS</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaf95c0f0333336252f7475631a93cebaf">ALT_CLK_DDR_DQ</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa8ebb41ca56d6c3f9ab7aee6680ac2301">ALT_CLK_H2F_USER2</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aaa522a01e7e0665211ad9c25241c59dd7">ALT_CLK_OUT_PIN_EMAC0_TX</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa1401fe041a943875cf74a7260ad92d16">ALT_CLK_OUT_PIN_EMAC1_TX</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa0da703b9ca5f7a94c231d9ec53875b89">ALT_CLK_OUT_PIN_SDMMC</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aadeb5a19337af2ef63daac47acbde3731">ALT_CLK_OUT_PIN_I2C0_SCL</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa0e1622f45dcdcf4fc326f86d859b23b0">ALT_CLK_OUT_PIN_I2C1_SCL</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aab111c141fc4175b17337b50be2eb9446">ALT_CLK_OUT_PIN_I2C2_SCL</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aad0f7812013eff5a44d15e4982163b56c">ALT_CLK_OUT_PIN_I2C3_SCL</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa46b4e89bbeca87c4933d2554adf9ee02">ALT_CLK_OUT_PIN_SPIM0</a>, 
<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aac2401d3cd2b06aa955045ee5b541ec39">ALT_CLK_OUT_PIN_SPIM1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___c_l_k___m_g_r.html#gga931510957187a22cb4e6adef8d9d105aa83c6d03906f409e2a59ce66c14c125af">ALT_CLK_OUT_PIN_QSPI</a>
<br/>
 }</td></tr>
<tr class="separator:ga931510957187a22cb4e6adef8d9d105a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaa32fe6dfaa6def16098e0039eb336383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t alt_freq_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition is an opaque type definition for clock frequency values in Hz. </p>

</div>
</div>
<a class="anchor" id="ga4cdb80e84284365fe3d47c2f8050b13d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___c_l_k___m_g_r.html#ga931510957187a22cb4e6adef8d9d105a">ALT_CLK_e</a>  ALT_CLK_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the names of the clock and PLL resources managed by the Clock Manager. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga931510957187a22cb4e6adef8d9d105a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_k___m_g_r.html#ga931510957187a22cb4e6adef8d9d105a">ALT_CLK_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the names of the clock and PLL resources managed by the Clock Manager. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaa2f619b461c4eb42162ee91aaa330c3f"></a>ALT_CLK_IN_PIN_OSC1</em>&nbsp;</td><td>
<p><b>OSC_CLK_1_HPS</b> External oscillator input:</p>
<ul>
<li>Input Pin</li>
<li>Clock source to Main PLL</li>
<li>Clock source to SDRAM PLL and Peripheral PLL if selected via register write</li>
<li>Clock source for clock in safe mode </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aae7c24ec877ed3e161d459b85d474dd34"></a>ALT_CLK_IN_PIN_OSC2</em>&nbsp;</td><td>
<p><b>OSC_CLK_2_HPS</b> External Oscillator input:</p>
<ul>
<li>Input Pin</li>
<li>Optional clock source to SDRAM PLL and Peripheral PLL if selected</li>
<li>Typically used for Ethernet reference clock </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa43af2e26cf00f389b934c80824adbd16"></a>ALT_CLK_IN_PIN_JTAG</em>&nbsp;</td><td>
<p><b>JTAG_TCK_HPS</b> </p>
<ul>
<li>Input Pin</li>
<li>External HPS JTAG clock input. </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aafb240157977b218d3046eead72d771c6"></a>ALT_CLK_IN_PIN_ULPI0</em>&nbsp;</td><td>
<p><b>ULPI0_CLK</b> ULPI Clock provided by external USB0 PHY</p>
<ul>
<li>Input Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa799fb5f081730851ad91a2eb96308c8a"></a>ALT_CLK_IN_PIN_ULPI1</em>&nbsp;</td><td>
<p><b>ULPI1_CLK</b> ULPI Clock provided by external USB1 PHY</p>
<ul>
<li>Input Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa032cc58f78b9e3b5698b43bce2da547a"></a>ALT_CLK_IN_PIN_EMAC0_RX</em>&nbsp;</td><td>
<p><b>EMAC0:RX_CLK</b> Rx Reference Clock for EMAC0</p>
<ul>
<li>Input Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aae9008c63eced19a2ce1e92ab2b43c2dd"></a>ALT_CLK_IN_PIN_EMAC1_RX</em>&nbsp;</td><td>
<p><b>EMAC1:RX_CLK</b> Rx Reference Clock for EMAC1</p>
<ul>
<li>Input Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa7d46a872d96624605073ef8806987cd2"></a>ALT_CLK_MAIN_PLL</em>&nbsp;</td><td>
<p><b>main_pll_ref_clkin</b> Main PLL input reference clock, used to designate the Main PLL in PLL clock selections. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa55ae616dcccaeb6f53f865d68ebcd9d6"></a>ALT_CLK_PERIPHERAL_PLL</em>&nbsp;</td><td>
<p><b>periph_pll_ref_clkin</b> Peripheral PLL input reference clock, used to designate the Peripheral PLL in PLL clock selections. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aac42c9f6c8286dd5232cc56de95f1ec48"></a>ALT_CLK_SDRAM_PLL</em>&nbsp;</td><td>
<p><b>sdram_pll_ref_clkin</b> SDRAM PLL input reference clock, used to designate the SDRAM PLL in PLL clock selections. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa04437147392f88c0d6fcdfe38cec087c"></a>ALT_CLK_OSC1</em>&nbsp;</td><td>
<p><b>osc1_clk</b> OSC1 Clock Group - The OSC1 clock group contains those clocks which are derived directly from the osc_clk_1_HPS pin.</p>
<ul>
<li>alias for ALT_CLK_IN_PIN_OSC1 </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa5ba87bf06759a9e82600f026faf18c90"></a>ALT_CLK_MAIN_PLL_C0</em>&nbsp;</td><td>
<p><b>Main</b> PLL C0 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaf28f9a412efd3d9a98f0c2bc4bf9eb50"></a>ALT_CLK_MAIN_PLL_C1</em>&nbsp;</td><td>
<p><b>Main</b> PLL C1 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa998911a1692f31cd3be9b71d8fcb15f0"></a>ALT_CLK_MAIN_PLL_C2</em>&nbsp;</td><td>
<p><b>Main</b> PLL C2 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa326c0c578a771fde8f5e637c187968cf"></a>ALT_CLK_MAIN_PLL_C3</em>&nbsp;</td><td>
<p><b>Main</b> PLL C3 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa3bafbea54aed4f47a6062e14e498e5ae"></a>ALT_CLK_MAIN_PLL_C4</em>&nbsp;</td><td>
<p><b>Main</b> PLL C4 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa07586d4f6234b5c7ee4c90ab83d09d63"></a>ALT_CLK_MAIN_PLL_C5</em>&nbsp;</td><td>
<p><b>Main</b> PLL C5 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aacea09e96c019296af5a8bc1441a81714"></a>ALT_CLK_MPU</em>&nbsp;</td><td>
<p><b>mpu_clk</b> Main PLL C0 Output. Clock for MPU subsystem, including CPU0 and CPU1.</p>
<ul>
<li>Alias for <em>ALT_CLK_MAIN_PLL_C0</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa549a44f80f5d518015769cb5e0cef6de"></a>ALT_CLK_MPU_L2_RAM</em>&nbsp;</td><td>
<p><b>mpu_l2_ram_clk</b> Clock for MPU level 2 (L2) RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa22932c76d0ad16e26c81ce1c433346c7"></a>ALT_CLK_MPU_PERIPH</em>&nbsp;</td><td>
<p><b>mpu_periph_clk</b> Clock for MPU snoop control unit (SCU) peripherals, such as the general interrupt controller (GIC) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa794c33400f5e206e95079cf7d73ff1e7"></a>ALT_CLK_L3_MAIN</em>&nbsp;</td><td>
<p><b>main_clk</b> Main PLL C1 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_MAIN_PLL_C1</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa4d370e8f3d506ebe65098e6d6a4e101a"></a>ALT_CLK_L3_MP</em>&nbsp;</td><td>
<p><b>l3_mp_clk</b> Clock for L3 Master Peripheral Switch </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa6aec0b0dcd8ab4555ae3979a422042e0"></a>ALT_CLK_L3_SP</em>&nbsp;</td><td>
<p><b>l3_sp_clk</b> Clock for L3 Slave Peripheral Switch </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aae10fa4530d5608ddf7b20e590755151c"></a>ALT_CLK_L4_MAIN</em>&nbsp;</td><td>
<p><b>l4_main_clk</b> Clock for L4 main bus</p>
<ul>
<li>Clock for DMA</li>
<li>Clock for SPI masters </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad5a16f89c7757b7050b4cfb244b45bf5"></a>ALT_CLK_L4_MP</em>&nbsp;</td><td>
<p><b>l4_mp_clk</b> Clock for L4 master peripherals (MP) bus </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aae9f1cc0f4be2861d830cb5e38daec823"></a>ALT_CLK_L4_SP</em>&nbsp;</td><td>
<p><b>l4_sp_clk</b> Clock for L4 slave peripherals (SP) bus </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aab36de76ff68402765bac48a552c40dbc"></a>ALT_CLK_DBG_BASE</em>&nbsp;</td><td>
<p><b>dbg_base_clk</b> Main PLL C2 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_MAIN_PLL_C2</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa1a6749f7340d12446892bec489e1554d"></a>ALT_CLK_DBG_AT</em>&nbsp;</td><td>
<p><b>dbg_at_clk</b> Clock for CoreSight debug Advanced Microcontroller Bus Architecture (AMBA) Trace Bus (ATB) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaa02039589049f04be1e8c9ecf230a3db"></a>ALT_CLK_DBG_TRACE</em>&nbsp;</td><td>
<p><b>dbg_trace_clk</b> Clock for CoreSight debug Trace Port Interface Unit (TPIU) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa1da1b91ef0bfce03fb89351672f3f6f2"></a>ALT_CLK_DBG_TIMER</em>&nbsp;</td><td>
<p><b>dbg_timer_clk</b> Clock for the trace timestamp generator </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa34d4d0fd365466b4aa73414e15c3868e"></a>ALT_CLK_DBG</em>&nbsp;</td><td>
<p><b>dbg_clk</b> Clock for Debug Access Port (DAP) and debug Advanced Peripheral Bus (APB) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad64b17d501663d720ab8897f33fbbc93"></a>ALT_CLK_MAIN_QSPI</em>&nbsp;</td><td>
<p><b>main_qspi_clk</b> Main PLL C3 Output. Quad SPI flash internal logic clock.</p>
<ul>
<li>Alias for <em>ALT_CLK_MAIN_PLL_C3</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aacb44c56873677e5fdb11ece686971a4d"></a>ALT_CLK_MAIN_NAND_SDMMC</em>&nbsp;</td><td>
<p><b>main_nand_sdmmc_clk</b> Main PLL C4 Output. Input clock to flash controller clocks block.</p>
<ul>
<li>Alias for <em>ALT_CLK_MAIN_PLL_C4</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa4ba9537982e6aa158c3fb32aaa435ed4"></a>ALT_CLK_CFG</em>&nbsp;</td><td>
<p><b>cfg_clk</b> FPGA manager configuration clock. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa6d9572d6aa64deb7f31f9e102b0a9aed"></a>ALT_CLK_H2F_USER0</em>&nbsp;</td><td>
<p><b>h2f_user0_clock</b> Clock to FPGA fabric </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aafab623c5c56954dd4666b263f7bbe23b"></a>ALT_CLK_PERIPHERAL_PLL_C0</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C0 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa24c2c8033ca3aa033561256635866554"></a>ALT_CLK_PERIPHERAL_PLL_C1</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C1 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa30464de4462265eeb5761e6d6eee4d57"></a>ALT_CLK_PERIPHERAL_PLL_C2</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C2 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aabeeca05bf0c60934e1643ae507e581f6"></a>ALT_CLK_PERIPHERAL_PLL_C3</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C3 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa484db9c9b746d0b62997c0d4f43edf06"></a>ALT_CLK_PERIPHERAL_PLL_C4</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C4 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaf6f90fa56501f8d1f5d66ce2074d90ae"></a>ALT_CLK_PERIPHERAL_PLL_C5</em>&nbsp;</td><td>
<p><b>Peripheral</b> PLL C5 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaede4cae44a6019172ef045080bbaa253"></a>ALT_CLK_USB_MP</em>&nbsp;</td><td>
<p><b>usb_mp_clk</b> Clock for USB </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa06760c60784324f2de1b671cfe52e7ae"></a>ALT_CLK_SPI_M</em>&nbsp;</td><td>
<p><b>spi_m_clk</b> Clock for L4 SPI master bus </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa55d3c910e7cbf5afed8fea4a5a9b20d0"></a>ALT_CLK_QSPI</em>&nbsp;</td><td>
<p><b>qspi_clk</b> Clock for Quad SPI </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa039e968e7627ff975889fc414bc15348"></a>ALT_CLK_NAND_X</em>&nbsp;</td><td>
<p><b>nand_x_clk</b> NAND flash controller master and slave clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aadde3fd5d765b2956d39ffeac850506f6"></a>ALT_CLK_NAND</em>&nbsp;</td><td>
<p><b>nand_clk</b> Main clock for NAND flash controller </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa957ce13f7690015fb50b71ee8be8bfa3"></a>ALT_CLK_SDMMC</em>&nbsp;</td><td>
<p><b>sdmmc_clk</b> Clock for SD/MMC logic input clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aac2b5aedbc5be416383907bedd10467e6"></a>ALT_CLK_EMAC0</em>&nbsp;</td><td>
<p><b>emac0_clk</b> EMAC 0 clock - Peripheral PLL C0 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_PERIPHERAL_PLL_C0</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa59996c24af7a3889ef493a43ce06d840"></a>ALT_CLK_EMAC1</em>&nbsp;</td><td>
<p><b>emac1_clk</b> EMAC 1 clock - Peripheral PLL C1 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_PERIPHERAL_PLL_C1</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa04284165b1f2151b09e06703bf38af02"></a>ALT_CLK_CAN0</em>&nbsp;</td><td>
<p><b>can0_clk</b> Controller area network (CAN) controller 0 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad9057970c5885b4040d5d2c92a097a14"></a>ALT_CLK_CAN1</em>&nbsp;</td><td>
<p><b>can1_clk</b> Controller area network (CAN) controller 1 clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa5d2afdc34b969d0401187df235798d9d"></a>ALT_CLK_GPIO_DB</em>&nbsp;</td><td>
<p><b>gpio_db_clk</b> Debounce clock for GPIO0, GPIO1, and GPIO2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad4c9252c4c92dc8710314e4b6ffc2844"></a>ALT_CLK_H2F_USER1</em>&nbsp;</td><td>
<p><b>h2f_user1_clock</b> Clock to FPGA fabric - Peripheral PLL C5 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_PERIPHERAL_PLL_C5</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad31aa2aef1d49588cafac8a830bd95e2"></a>ALT_CLK_SDRAM_PLL_C0</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C0 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa57220566e5d066b02eb416d6d9ead1f8"></a>ALT_CLK_SDRAM_PLL_C1</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C1 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa6392af19990ff5ee32971ac9fccf70a4"></a>ALT_CLK_SDRAM_PLL_C2</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C2 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa2e810fe19d944f7a003803d20e8dd0e0"></a>ALT_CLK_SDRAM_PLL_C3</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C3 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaae5784c47fa355bf2b00f9eb51ce58f0"></a>ALT_CLK_SDRAM_PLL_C4</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C4 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa55722ca2fc6796a013c52d1042b6730a"></a>ALT_CLK_SDRAM_PLL_C5</em>&nbsp;</td><td>
<p><b>SDRAM</b> PLL C5 Output </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaf8b59a6b25637d9a6b3100b4943f5985"></a>ALT_CLK_DDR_DQS</em>&nbsp;</td><td>
<p><b>ddr_dqs_clk</b> Clock for MPFE, single-port controller, CSR access, and PHY - SDRAM PLL C0 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_SDRAM_PLL_C0</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa112e3115d9c2947eb5eeccb07c7ff32e"></a>ALT_CLK_DDR_2X_DQS</em>&nbsp;</td><td>
<p><b>ddr_2x_dqs_clk</b> Clock for PHY - SDRAM PLL C1 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_SDRAM_PLL_C1</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaf95c0f0333336252f7475631a93cebaf"></a>ALT_CLK_DDR_DQ</em>&nbsp;</td><td>
<p><b>ddr_dq_clk</b> Clock for PHY - SDRAM PLL C2 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_SDRAM_PLL_C2</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa8ebb41ca56d6c3f9ab7aee6680ac2301"></a>ALT_CLK_H2F_USER2</em>&nbsp;</td><td>
<p><b>h2f_user2_clock</b> Clock to FPGA fabric - SDRAM PLL C5 Output</p>
<ul>
<li>Alias for <em>ALT_CLK_SDRAM_PLL_C5</em> </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aaa522a01e7e0665211ad9c25241c59dd7"></a>ALT_CLK_OUT_PIN_EMAC0_TX</em>&nbsp;</td><td>
<p><b>EMAC0:TX_CLK</b> Tx Reference Clock for EMAC0</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa1401fe041a943875cf74a7260ad92d16"></a>ALT_CLK_OUT_PIN_EMAC1_TX</em>&nbsp;</td><td>
<p><b>EMAC1:TX_CLK</b> Tx Reference Clock for EMAC1</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa0da703b9ca5f7a94c231d9ec53875b89"></a>ALT_CLK_OUT_PIN_SDMMC</em>&nbsp;</td><td>
<p><b>SDMMC:CLK</b> SD/MMC Card Clock</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aadeb5a19337af2ef63daac47acbde3731"></a>ALT_CLK_OUT_PIN_I2C0_SCL</em>&nbsp;</td><td>
<p><b>I2C0:SCL</b> I2C Clock for I2C0</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa0e1622f45dcdcf4fc326f86d859b23b0"></a>ALT_CLK_OUT_PIN_I2C1_SCL</em>&nbsp;</td><td>
<p><b>I2C1:SCL</b> I2C Clock for I2C1</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aab111c141fc4175b17337b50be2eb9446"></a>ALT_CLK_OUT_PIN_I2C2_SCL</em>&nbsp;</td><td>
<p><b>I2C2:SCL</b> I2C Clock for I2C2/2 wire</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aad0f7812013eff5a44d15e4982163b56c"></a>ALT_CLK_OUT_PIN_I2C3_SCL</em>&nbsp;</td><td>
<p><b>I2C3:SCL</b> I2C Clock for I2C1/2 wire</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa46b4e89bbeca87c4933d2554adf9ee02"></a>ALT_CLK_OUT_PIN_SPIM0</em>&nbsp;</td><td>
<p><b>SPIM0:CLK</b> SPI Clock</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aac2401d3cd2b06aa955045ee5b541ec39"></a>ALT_CLK_OUT_PIN_SPIM1</em>&nbsp;</td><td>
<p><b>SPIM1:CLK</b> SPI Clock</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931510957187a22cb4e6adef8d9d105aa83c6d03906f409e2a59ce66c14c125af"></a>ALT_CLK_OUT_PIN_QSPI</em>&nbsp;</td><td>
<p><b>QSPI:CLK</b> QSPI Flash Clock</p>
<ul>
<li>Output Pin </li>
</ul>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
