

================================================================
== Vitis HLS Report for 'decision_function_11'
================================================================
* Date:           Thu Jan 23 13:40:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_46_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_46_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_43_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_43_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_24_val_read, i18 363" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_286 = icmp_slt  i18 %x_40_val_read, i18 635" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_286' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_287 = icmp_slt  i18 %x_21_val_read, i18 257" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_287' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_288 = icmp_slt  i18 %x_17_val_read, i18 37" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_288' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_289 = icmp_slt  i18 %x_45_val_read, i18 238" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_289' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_290 = icmp_slt  i18 %x_52_val_read, i18 82433" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_290' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_291 = icmp_slt  i18 %x_22_val_read, i18 90" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_291' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_292 = icmp_slt  i18 %x_32_val_read, i18 670" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_292' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_293 = icmp_slt  i18 %x_21_val_read, i18 232" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_293' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_294 = icmp_slt  i18 %x_52_val_read, i18 44545" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_294' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_295 = icmp_slt  i18 %x_21_val_read, i18 179" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_295' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_296 = icmp_slt  i18 %x_1_val_read, i18 241113" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_296' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_297 = icmp_slt  i18 %x_33_val_read, i18 822" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_297' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_298 = icmp_slt  i18 %x_34_val_read, i18 453" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_298' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_299 = icmp_slt  i18 %x_39_val_read, i18 1223" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_299' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_300 = icmp_slt  i18 %x_7_val_read, i18 23901" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_300' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_301 = icmp_slt  i18 %x_23_val_read, i18 37" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_301' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_302 = icmp_slt  i18 %x_28_val_read, i18 4452" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_302' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_303 = icmp_slt  i18 %x_43_val_read, i18 86" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_303' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_304 = icmp_slt  i18 %x_12_val_read, i18 260490" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_304' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_305 = icmp_slt  i18 %x_33_val_read, i18 871" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_305' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_306 = icmp_slt  i18 %x_27_val_read, i18 30858" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_306' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_307 = icmp_slt  i18 %x_24_val_read, i18 307" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_307' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_308 = icmp_slt  i18 %x_46_val_read, i18 233" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_308' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_309 = icmp_slt  i18 %x_25_val_read, i18 287" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_309' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_310 = icmp_slt  i18 %x_17_val_read, i18 49" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_310' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_311 = icmp_slt  i18 %x_23_val_read, i18 21" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_311' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_312 = icmp_slt  i18 %x_45_val_read, i18 318" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_312' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_313 = icmp_slt  i18 %x_34_val_read, i18 485" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_313' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_314 = icmp_slt  i18 %x_26_val_read, i18 4004" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_314' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_286, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_137 = xor i1 %icmp_ln86_286, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_137" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_275 = and i1 %icmp_ln86_288, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_55)   --->   "%xor_ln104_139 = xor i1 %icmp_ln86_288, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_55 = and i1 %and_ln102, i1 %xor_ln104_139" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_276 = and i1 %icmp_ln86_289, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_56)   --->   "%xor_ln104_140 = xor i1 %icmp_ln86_289, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_56 = and i1 %and_ln104, i1 %xor_ln104_140" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_279 = and i1 %icmp_ln86_292, i1 %and_ln102_275" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_143 = xor i1 %icmp_ln86_292, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_280 = and i1 %icmp_ln86_293, i1 %and_ln104_55" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%xor_ln104_144 = xor i1 %icmp_ln86_293, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_281 = and i1 %icmp_ln86_294, i1 %and_ln102_276" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_288)   --->   "%xor_ln104_145 = xor i1 %icmp_ln86_294, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_282 = and i1 %icmp_ln86_295, i1 %and_ln104_56" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%xor_ln104_146 = xor i1 %icmp_ln86_295, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%and_ln102_287 = and i1 %icmp_ln86_300, i1 %and_ln102_279" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_303 = and i1 %icmp_ln86_301, i1 %xor_ln104_143" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_288 = and i1 %and_ln102_303, i1 %and_ln102_275" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_282)   --->   "%and_ln102_289 = and i1 %icmp_ln86_302, i1 %and_ln102_280" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%and_ln102_304 = and i1 %icmp_ln86_303, i1 %xor_ln104_144" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%and_ln102_290 = and i1 %and_ln102_304, i1 %and_ln104_55" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_286)   --->   "%and_ln102_291 = and i1 %icmp_ln86_304, i1 %and_ln102_281" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_288)   --->   "%and_ln102_305 = and i1 %icmp_ln86_305, i1 %xor_ln104_145" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_288)   --->   "%and_ln102_292 = and i1 %and_ln102_305, i1 %and_ln102_276" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_290)   --->   "%and_ln102_293 = and i1 %icmp_ln86_306, i1 %and_ln102_282" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%and_ln102_306 = and i1 %icmp_ln86_307, i1 %xor_ln104_146" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%and_ln102_294 = and i1 %and_ln102_306, i1 %and_ln104_56" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%xor_ln117 = xor i1 %and_ln102_287, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_279, i1 %and_ln102_288" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%select_ln117 = select i1 %and_ln102_279, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%select_ln117_279 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_280)   --->   "%zext_ln117_30 = zext i2 %select_ln117_279" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_282)   --->   "%or_ln117_266 = or i1 %and_ln102_275, i1 %and_ln102_289" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_280 = select i1 %and_ln102_275, i3 %zext_ln117_30, i3 4" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_280' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns)   --->   "%or_ln117_267 = or i1 %and_ln102_275, i1 %and_ln102_280" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_282)   --->   "%select_ln117_281 = select i1 %or_ln117_266, i3 %select_ln117_280, i3 5" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%or_ln117_268 = or i1 %or_ln117_267, i1 %and_ln102_290" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_282 = select i1 %or_ln117_267, i3 %select_ln117_281, i3 6" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_282' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%select_ln117_283 = select i1 %or_ln117_268, i3 %select_ln117_282, i3 7" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_284)   --->   "%zext_ln117_31 = zext i3 %select_ln117_283" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_286)   --->   "%or_ln117_269 = or i1 %and_ln102, i1 %and_ln102_291" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_284 = select i1 %and_ln102, i4 %zext_ln117_31, i4 8" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_284' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln117_270 = or i1 %and_ln102, i1 %and_ln102_281" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_286)   --->   "%select_ln117_285 = select i1 %or_ln117_269, i4 %select_ln117_284, i4 9" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_288)   --->   "%or_ln117_271 = or i1 %or_ln117_270, i1 %and_ln102_292" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_286 = select i1 %or_ln117_270, i4 %select_ln117_285, i4 10" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_286' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_272 = or i1 %and_ln102, i1 %and_ln102_276" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_288)   --->   "%select_ln117_287 = select i1 %or_ln117_271, i4 %select_ln117_286, i4 11" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_290)   --->   "%or_ln117_273 = or i1 %or_ln117_272, i1 %and_ln102_293" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_288 = select i1 %or_ln117_272, i4 %select_ln117_287, i4 12" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_288' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_274 = or i1 %or_ln117_272, i1 %and_ln102_282" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_290)   --->   "%select_ln117_289 = select i1 %or_ln117_273, i4 %select_ln117_288, i4 13" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%or_ln117_275 = or i1 %or_ln117_274, i1 %and_ln102_294" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_290 = select i1 %or_ln117_274, i4 %select_ln117_289, i4 14" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_290' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%select_ln117_291 = select i1 %or_ln117_275, i4 %select_ln117_290, i4 15" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_292)   --->   "%zext_ln117_32 = zext i4 %select_ln117_291" [firmware/BDT.h:117]   --->   Operation 112 'zext' 'zext_ln117_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_292 = select i1 %icmp_ln86, i5 %zext_ln117_32, i5 16" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_292' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 114 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns)   --->   "%and_ln102_274 = and i1 %icmp_ln86_287, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_54)   --->   "%xor_ln104_138 = xor i1 %icmp_ln86_287, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_54 = and i1 %xor_ln104_138, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_277 = and i1 %icmp_ln86_290, i1 %and_ln102_274" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_57)   --->   "%xor_ln104_141 = xor i1 %icmp_ln86_290, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_57 = and i1 %and_ln102_274, i1 %xor_ln104_141" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_278 = and i1 %icmp_ln86_291, i1 %and_ln104_54" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_58)   --->   "%xor_ln104_142 = xor i1 %icmp_ln86_291, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_58 = and i1 %and_ln104_54, i1 %xor_ln104_142" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns)   --->   "%and_ln102_283 = and i1 %icmp_ln86_296, i1 %and_ln102_277" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_296)   --->   "%xor_ln104_147 = xor i1 %icmp_ln86_296, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_284 = and i1 %icmp_ln86_297, i1 %and_ln104_57" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_300)   --->   "%xor_ln104_148 = xor i1 %icmp_ln86_297, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%and_ln102_285 = and i1 %icmp_ln86_298, i1 %and_ln102_278" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%xor_ln104_149 = xor i1 %icmp_ln86_298, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.12ns)   --->   "%and_ln102_286 = and i1 %icmp_ln86_299, i1 %and_ln104_58" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_150 = xor i1 %icmp_ln86_299, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_294)   --->   "%and_ln102_295 = and i1 %icmp_ln86_308, i1 %and_ln102_283" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_296)   --->   "%and_ln102_307 = and i1 %icmp_ln86_309, i1 %xor_ln104_147" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_296)   --->   "%and_ln102_296 = and i1 %and_ln102_307, i1 %and_ln102_277" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_298)   --->   "%and_ln102_297 = and i1 %icmp_ln86_310, i1 %and_ln102_284" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_300)   --->   "%and_ln102_308 = and i1 %icmp_ln86_288, i1 %xor_ln104_148" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_300)   --->   "%and_ln102_298 = and i1 %and_ln102_308, i1 %and_ln104_57" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%and_ln102_299 = and i1 %icmp_ln86_311, i1 %and_ln102_285" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%and_ln102_309 = and i1 %icmp_ln86_312, i1 %xor_ln104_149" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%and_ln102_300 = and i1 %and_ln102_309, i1 %and_ln102_278" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%and_ln102_301 = and i1 %icmp_ln86_313, i1 %and_ln102_286" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_310 = and i1 %icmp_ln86_314, i1 %xor_ln104_150" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_302 = and i1 %and_ln102_310, i1 %and_ln104_58" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_294)   --->   "%or_ln117_276 = or i1 %icmp_ln86, i1 %and_ln102_295" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns)   --->   "%or_ln117_277 = or i1 %icmp_ln86, i1 %and_ln102_283" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_294)   --->   "%select_ln117_293 = select i1 %or_ln117_276, i5 %select_ln117_292, i5 17" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_296)   --->   "%or_ln117_278 = or i1 %or_ln117_277, i1 %and_ln102_296" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_294 = select i1 %or_ln117_277, i5 %select_ln117_293, i5 18" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_294' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln117_279 = or i1 %icmp_ln86, i1 %and_ln102_277" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_296)   --->   "%select_ln117_295 = select i1 %or_ln117_278, i5 %select_ln117_294, i5 19" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_298)   --->   "%or_ln117_280 = or i1 %or_ln117_279, i1 %and_ln102_297" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_296 = select i1 %or_ln117_279, i5 %select_ln117_295, i5 20" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_296' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln117_281 = or i1 %or_ln117_279, i1 %and_ln102_284" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_298)   --->   "%select_ln117_297 = select i1 %or_ln117_280, i5 %select_ln117_296, i5 21" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_300)   --->   "%or_ln117_282 = or i1 %or_ln117_281, i1 %and_ln102_298" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_298 = select i1 %or_ln117_281, i5 %select_ln117_297, i5 22" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_298' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln117_283 = or i1 %icmp_ln86, i1 %and_ln102_274" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_300)   --->   "%select_ln117_299 = select i1 %or_ln117_282, i5 %select_ln117_298, i5 23" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%or_ln117_284 = or i1 %or_ln117_283, i1 %and_ln102_299" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_300 = select i1 %or_ln117_283, i5 %select_ln117_299, i5 24" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_300' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln117_285 = or i1 %or_ln117_283, i1 %and_ln102_285" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_302)   --->   "%select_ln117_301 = select i1 %or_ln117_284, i5 %select_ln117_300, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%or_ln117_286 = or i1 %or_ln117_285, i1 %and_ln102_300" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_302 = select i1 %or_ln117_285, i5 %select_ln117_301, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_302' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.12ns)   --->   "%or_ln117_287 = or i1 %or_ln117_283, i1 %and_ln102_278" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_304)   --->   "%select_ln117_303 = select i1 %or_ln117_286, i5 %select_ln117_302, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%or_ln117_288 = or i1 %or_ln117_287, i1 %and_ln102_301" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_304 = select i1 %or_ln117_287, i5 %select_ln117_303, i5 28" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_304' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln117_289 = or i1 %or_ln117_287, i1 %and_ln102_286" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_306)   --->   "%select_ln117_305 = select i1 %or_ln117_288, i5 %select_ln117_304, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_290 = or i1 %or_ln117_289, i1 %and_ln102_302" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_306 = select i1 %or_ln117_289, i5 %select_ln117_305, i5 30" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_306' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_307 = select i1 %or_ln117_290, i5 %select_ln117_306, i5 31" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 6, i5 1, i13 183, i5 2, i13 8168, i5 3, i13 7992, i5 4, i13 7913, i5 5, i13 348, i5 6, i13 8134, i5 7, i13 433, i5 8, i13 8096, i5 9, i13 528, i5 10, i13 112, i5 11, i13 389, i5 12, i13 8178, i5 13, i13 7969, i5 14, i13 105, i5 15, i13 8, i5 16, i13 8065, i5 17, i13 11, i5 18, i13 7984, i5 19, i13 2048, i5 20, i13 7925, i5 21, i13 7577, i5 22, i13 7687, i5 23, i13 396, i5 24, i13 1065, i5 25, i13 3, i5 26, i13 635, i5 27, i13 150, i5 28, i13 8146, i5 29, i13 7917, i5 30, i13 601, i5 31, i13 8183, i13 0, i5 %select_ln117_307" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_40_val_read', firmware/BDT.h:86) on port 'x_40_val' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_286', firmware/BDT.h:86) [45]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [75]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_275', firmware/BDT.h:102) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_279', firmware/BDT.h:102) [93]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [135]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_279', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_280', firmware/BDT.h:117) [140]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_281', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_282', firmware/BDT.h:117) [144]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_283', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_284', firmware/BDT.h:117) [148]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_285', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_286', firmware/BDT.h:117) [152]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_287', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_288', firmware/BDT.h:117) [156]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_289', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_290', firmware/BDT.h:117) [160]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_291', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_292', firmware/BDT.h:117) [164]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [74]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_274', firmware/BDT.h:102) [78]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_277', firmware/BDT.h:102) [87]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_283', firmware/BDT.h:102) [101]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_277', firmware/BDT.h:117) [165]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_294', firmware/BDT.h:117) [168]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_295', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_296', firmware/BDT.h:117) [172]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_297', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_298', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_299', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_300', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_301', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_302', firmware/BDT.h:117) [184]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_303', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_304', firmware/BDT.h:117) [188]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_305', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_306', firmware/BDT.h:117) [192]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_307', firmware/BDT.h:117) [193]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [194]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
