# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 10.srcs/sources_1/new/Add_Sub_4bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Instruction_Dec.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Mux_2way_3bit.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Lab 10.srcs/sources_1/new/PC_3bit.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../Lab 10.srcs/sources_1/new/RCA_3.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab 10.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab 10.srcs/sim_1/new/Nanoprocessor_Sim.vhd" \

# Do not sort compile order
nosort
