###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1459   # Number of WRITE/WRITEP commands
num_reads_done                 =       226474   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       194014   # Number of read row buffer hits
num_read_cmds                  =       226474   # Number of READ/READP commands
num_writes_done                =         1463   # Number of read requests issued
num_write_row_hits             =          925   # Number of write row buffer hits
num_act_cmds                   =        33029   # Number of ACT commands
num_pre_cmds                   =        33014   # Number of PRE commands
num_ondemand_pres              =        16426   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8888029   # Cyles of rank active rank.0
rank_active_cycles.1           =      8415722   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1111971   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1584278   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       203063   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          875   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          246   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          284   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          611   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1163   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2637   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          750   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           24   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           33   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18251   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           26   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           25   # Write cmd latency (cycles)
write_latency[140-159]         =           33   # Write cmd latency (cycles)
write_latency[160-179]         =           28   # Write cmd latency (cycles)
write_latency[180-199]         =           20   # Write cmd latency (cycles)
write_latency[200-]            =         1268   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       134188   # Read request latency (cycles)
read_latency[40-59]            =        40848   # Read request latency (cycles)
read_latency[60-79]            =        21699   # Read request latency (cycles)
read_latency[80-99]            =         4748   # Read request latency (cycles)
read_latency[100-119]          =         4063   # Read request latency (cycles)
read_latency[120-139]          =         3048   # Read request latency (cycles)
read_latency[140-159]          =         1634   # Read request latency (cycles)
read_latency[160-179]          =         1451   # Read request latency (cycles)
read_latency[180-199]          =         1295   # Read request latency (cycles)
read_latency[200-]             =        13500   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.28333e+06   # Write energy
read_energy                    =  9.13143e+08   # Read energy
act_energy                     =  9.03673e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.33746e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.60453e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54613e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.25141e+09   # Active standby energy rank.1
average_read_latency           =      63.6357   # Average read request latency (cycles)
average_interarrival           =      43.8711   # Average request interarrival latency (cycles)
total_energy                   =  1.38072e+10   # Total energy (pJ)
average_power                  =      1380.72   # Average power (mW)
average_bandwidth              =      1.94506   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6398   # Number of WRITE/WRITEP commands
num_reads_done                 =       259864   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       219901   # Number of read row buffer hits
num_read_cmds                  =       259864   # Number of READ/READP commands
num_writes_done                =         6405   # Number of read requests issued
num_write_row_hits             =         4623   # Number of write row buffer hits
num_act_cmds                   =        41800   # Number of ACT commands
num_pre_cmds                   =        41772   # Number of PRE commands
num_ondemand_pres              =        23166   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8678111   # Cyles of rank active rank.0
rank_active_cycles.1           =      8563794   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1321889   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1436206   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       241622   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          659   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          213   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          303   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          625   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2635   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          708   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           30   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           28   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18222   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           57   # Write cmd latency (cycles)
write_latency[80-99]           =          104   # Write cmd latency (cycles)
write_latency[100-119]         =          122   # Write cmd latency (cycles)
write_latency[120-139]         =          214   # Write cmd latency (cycles)
write_latency[140-159]         =          208   # Write cmd latency (cycles)
write_latency[160-179]         =          252   # Write cmd latency (cycles)
write_latency[180-199]         =          223   # Write cmd latency (cycles)
write_latency[200-]            =         5190   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       139468   # Read request latency (cycles)
read_latency[40-59]            =        48466   # Read request latency (cycles)
read_latency[60-79]            =        28244   # Read request latency (cycles)
read_latency[80-99]            =         7668   # Read request latency (cycles)
read_latency[100-119]          =         5846   # Read request latency (cycles)
read_latency[120-139]          =         4631   # Read request latency (cycles)
read_latency[140-159]          =         2330   # Read request latency (cycles)
read_latency[160-179]          =         2037   # Read request latency (cycles)
read_latency[180-199]          =         1662   # Read request latency (cycles)
read_latency[200-]             =        19512   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.19388e+07   # Write energy
read_energy                    =  1.04777e+09   # Read energy
act_energy                     =  1.14365e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.34507e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.89379e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41514e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.34381e+09   # Active standby energy rank.1
average_read_latency           =      74.8522   # Average read request latency (cycles)
average_interarrival           =      37.5554   # Average request interarrival latency (cycles)
total_energy                   =  1.39816e+10   # Total energy (pJ)
average_power                  =      1398.16   # Average power (mW)
average_bandwidth              =      2.27216   # Average bandwidth
