

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x11f365c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe27c49cf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe27c49cf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe27c49cec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe27c49ce8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401e5f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16mb_sad_calc_nvmwPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16mb_sad_calc_nvmwPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1408 (sad.1.sm_70.ptx:789) @%p3 bra BB3_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b38 (sad.1.sm_70.ptx:1064) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1490 (sad.1.sm_70.ptx:807) @%p4 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (sad.1.sm_70.ptx:1052) membar.gl;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1968 (sad.1.sm_70.ptx:965) @%p5 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1970 (sad.1.sm_70.ptx:967) @%p4 bra BB3_15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1970 (sad.1.sm_70.ptx:967) @%p4 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (sad.1.sm_70.ptx:1052) membar.gl;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c0 (sad.1.sm_70.ptx:978) @%p8 bra BB3_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (sad.1.sm_70.ptx:1021) setp.lt.u32%p11, %r20, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19d0 (sad.1.sm_70.ptx:981) @%p9 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a58 (sad.1.sm_70.ptx:1011) add.s32 %r223, %r238, %r13;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e0 (sad.1.sm_70.ptx:984) @%p10 bra BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a28 (sad.1.sm_70.ptx:1001) add.s32 %r222, %r19, %r13;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (sad.1.sm_70.ptx:985) bra.uni BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (sad.1.sm_70.ptx:992) add.s32 %r221, %r238, %r13;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x19f8 (sad.1.sm_70.ptx:989) bra.uni BB3_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a28 (sad.1.sm_70.ptx:1001) add.s32 %r222, %r19, %r13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1a90 (sad.1.sm_70.ptx:1022) @%p11 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (sad.1.sm_70.ptx:1052) membar.gl;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1b08 (sad.1.sm_70.ptx:1048) @%p12 bra BB3_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (sad.1.sm_70.ptx:1052) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16mb_sad_calc_nvmwPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16mb_sad_calc_nvmwPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z16mb_sad_calc_nvmwPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: CTA/core = 18, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z16mb_sad_calc_nvmwPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16mb_sad_calc_nvmwPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 188563
gpu_sim_insn = 224598528
gpu_ipc =    1191.1061
gpu_tot_sim_cycle = 188563
gpu_tot_sim_insn = 224598528
gpu_tot_ipc =    1191.1061
gpu_tot_issued_cta = 1584
gpu_occupancy = 43.3103% 
gpu_tot_occupancy = 43.3103% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 558
partiton_level_parallism =      19.7556
partiton_level_parallism_total  =      19.7556
partiton_level_parallism_util =      20.8321
partiton_level_parallism_util_total  =      20.8321
L2_BW  =     724.4625 GB/Sec
L2_BW_total  =     724.4625 GB/Sec
gpu_total_sim_rate=135955
############## bottleneck_stats #############
cycles: core 188563, icnt 188563, l2 188563, dram 141589
gpu_ipc	1191.106
gpu_tot_issued_cta = 1584, average cycles = 119
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 96656 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.123	80
L1D data util	0.527	80	0.534	2
L1D tag util	0.175	80	0.178	53
L2 data util	0.177	64	0.179	17
L2 tag util	0.296	64	0.298	17
n_l2_access	 3568417
icnt s2m util	0.000	0	0.000	17	flits per packet: -nan
icnt m2s util	0.000	0	0.000	17	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.057	32	0.057	24

latency_l1_hit:	16281307, num_l1_reqs:	814030
L1 hit latency:	20
latency_l2_hit:	1194113309, num_l2_reqs:	1746817
L2 hit latency:	683
latency_dram:	489935303, num_dram_reqs:	1821600
DRAM latency:	268

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.562
TB slot    	0.562
L1I tag util	0.251	80	0.254	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.130	80	0.131	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.128	80	0.129	0

smem port	0.000	0

n_reg_bank	16
reg port	0.202	16	0.212	8
L1D tag util	0.175	80	0.178	53
L1D fill util	0.004	80	0.005	2
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.008	80
L1D hit rate	0.309
L1D miss rate	0.691
L1D rsfail rate	0.000
L2 tag util	0.296	64	0.298	17
L2 fill util	0.000	0	0.000	17
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	17
L2 missq util	0.000	64	0.000	49
L2 hit rate	0.490
L2 miss rate	0.510
L2 rsfail rate	0.000

dram activity	0.106	32	0.109	11

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.326

run 0.031, fetch 0.000, sync 0.032, control 0.000, data 0.934, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 23111, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 23107, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 23185, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 23040, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 23049, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[5]: Access = 33300, Miss = 22988, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 22947, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[7]: Access = 33300, Miss = 23058, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 23040, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[9]: Access = 33300, Miss = 23112, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[10]: Access = 33300, Miss = 22977, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 33300, Miss = 23010, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 23007, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[13]: Access = 33300, Miss = 23020, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[14]: Access = 33300, Miss = 23010, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 23127, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 22977, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 23022, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 23082, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 23075, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[20]: Access = 33300, Miss = 22959, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 23015, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 33300, Miss = 23048, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 22959, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 23076, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 31635, Miss = 21858, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 23009, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 23012, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 23048, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[29]: Access = 33300, Miss = 22999, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[30]: Access = 33300, Miss = 23013, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 22975, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[32]: Access = 33300, Miss = 23043, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 31635, Miss = 21850, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 22932, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[35]: Access = 33300, Miss = 23002, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 23049, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 33300, Miss = 23002, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 23027, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[39]: Access = 33300, Miss = 22941, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[40]: Access = 33300, Miss = 23093, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 22950, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[42]: Access = 33300, Miss = 22914, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[43]: Access = 33300, Miss = 23114, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 23009, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 22938, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 23011, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[47]: Access = 33300, Miss = 23118, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 31635, Miss = 21862, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[49]: Access = 31635, Miss = 21932, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 23078, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[51]: Access = 33300, Miss = 22997, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 22991, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 23025, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[54]: Access = 31635, Miss = 21906, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 23073, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[56]: Access = 33300, Miss = 23098, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 31635, Miss = 21806, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 23102, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[59]: Access = 33300, Miss = 22991, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[60]: Access = 33300, Miss = 23061, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[61]: Access = 33300, Miss = 23014, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[62]: Access = 33300, Miss = 23056, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 23079, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 33300, Miss = 22990, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 29970, Miss = 20588, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 33300, Miss = 23011, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 33300, Miss = 23061, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[68]: Access = 33300, Miss = 22999, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 33300, Miss = 22971, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 21880, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[71]: Access = 33300, Miss = 22994, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 33300, Miss = 22998, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 29970, Miss = 20643, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 21735, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 33300, Miss = 23108, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[76]: Access = 33300, Miss = 23005, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 29970, Miss = 20674, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[78]: Access = 29970, Miss = 20696, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[79]: Access = 33300, Miss = 22998, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 11
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1823330
	L1D_total_cache_miss_rate = 0.6913
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1220
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15332
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159941
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 814030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 41897
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159941
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15332
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
4702, 4702, 4702, 4702, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 2351, 
gpgpu_n_tot_thrd_icount = 238334976
gpgpu_n_tot_w_icount = 7447968
gpgpu_n_stall_shd_mem = 11105406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57137
gpgpu_n_mem_write_global = 3652704
gpgpu_n_mem_texture = 15332
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 3546576
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1668342
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1867536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30650597	W0_Idle:1116398	W0_Scoreboard:18075713	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1793088	W29:1930896	W30:0	W31:0	W32:3723984
single_issue_nums: WS0:1869045	WS1:1869045	WS2:1854939	WS3:1854939	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 457096 {8:57137,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 84420864 {8:1927728,40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 122656 {8:15332,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2285480 {40:57137,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29221632 {8:3652704,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2453120 {40:61328,}
maxmflatency = 2359 
max_icnt2mem_latency = 1454 
maxmrqlatency = 198 
max_icnt2sh_latency = 927 
averagemflatency = 507 
avg_icnt2mem_latency = 268 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 41 
mrq_lat_table:9365 	9668 	13565 	24374 	27921 	10795 	941 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1639230 	729835 	874906 	526747 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64901 	50268 	57129 	1163385 	499943 	266292 	305283 	445308 	741144 	131520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1545747 	274463 	322811 	393825 	447816 	454014 	253624 	55951 	22918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	186 	71 	97 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        56        58        58        56        56        58        58        58        58        58        58        57        58        59        58 
dram[1]:        56        56        58        58        57        56        58        58        58        57        59        58        56        56        58        58 
dram[2]:        58        57        58        58        58        58        59        59        58        59        58        58        57        56        58        58 
dram[3]:        58        58        58        58        58        59        58        58        58        58        58        58        58        58        58        58 
dram[4]:        58        59        56        56        58        58        58        58        58        58        58        58        58        58        57        57 
dram[5]:        58        58        56        56        58        58        57        57        58        58        56        56        59        59        56        56 
dram[6]:        58        58        58        58        58        58        58        58        59        59        56        56        58        58        57        57 
dram[7]:        58        58        58        58        57        58        59        58        58        58        58        58        58        58        58        58 
dram[8]:        56        57        59        58        56        56        58        58        58        58        58        58        57        58        58        58 
dram[9]:        56        56        58        58        57        56        58        58        58        57        58        58        56        56        59        59 
dram[10]:        58        57        58        58        58        58        58        58        58        58        58        59        57        56        58        58 
dram[11]:        58        58        58        58        58        58        58        59        58        59        58        58        58        58        58        58 
dram[12]:        58        58        56        56        59        59        58        58        58        58        58        58        58        58        57        57 
dram[13]:        59        59        56        56        58        58        57        57        58        58        56        56        58        58        56        56 
dram[14]:        58        58        58        58        58        58        58        58        58        58        56        56        59        58        57        57 
dram[15]:        58        58        58        58        57        58        58        58        59        58        58        58        58        58        58        58 
dram[16]:        56        57        58        58        56        56        59        59        58        58        58        58        57        58        58        58 
dram[17]:        56        56        58        59        57        56        58        58        58        57        58        58        56        56        58        58 
dram[18]:        58        57        58        58        58        58        58        58        58        58        58        58        56        56        58        59 
dram[19]:        58        58        58        58        58        58        58        58        58        58        58        59        59        58        58        58 
dram[20]:        58        58        56        56        58        58        58        59        59        59        58        58        58        58        57        57 
dram[21]:        58        58        56        56        59        58        57        57        58        58        56        56        58        58        56        56 
dram[22]:        59        58        58        58        58        58        58        58        58        58        56        56        58        58        57        56 
dram[23]:        58        58        58        58        57        58        58        58        58        58        58        57        59        58        58        59 
dram[24]:        56        57        58        58        56        56        58        58        59        58        58        59        57        58        58        58 
dram[25]:        56        56        58        58        56        56        58        59        58        57        58        58        56        56        58        58 
dram[26]:        57        57        58        59        59        58        58        58        58        58        58        58        56        56        58        58 
dram[27]:        59        58        58        58        58        58        58        58        58        58        58        58        58        58        58        59 
dram[28]:        58        58        56        56        58        58        58        58        58        58        58        59        59        58        57        57 
dram[29]:        58        58        56        56        58        58        57        58        59        58        56        56        58        58        56        56 
dram[30]:        58        58        58        57        59        58        58        59        58        58        56        56        58        58        57        56 
dram[31]:        59        58        58        59        57        58        58        58        58        58        58        57        58        58        58        58 
maximum service time to same row:
dram[0]:    104876    105162    103660    105237     90558     89884     90553     91534     91313     90967     96516     98310     97823     97242     97985     97960 
dram[1]:    104985    105154    103648    106470     90549     89883     90719     91523     91292     89551     96499     98293     97815     97598     97988     97033 
dram[2]:    106024    105146    103645    106462     90538     90016     90714     91506     91273     89543     96491     98482     97811     97566     97969     97021 
dram[3]:    106013    105129    105712    106451     90529     90006     90706     91494     91268     89538     93251     98470     98547     97556     97957     97012 
dram[4]:    106004    105113    105704    106443     90522     89996     90699     91454     91783     89530     93224     98454     98542     97364     97095     97000 
dram[5]:    105996    105097    105696    106916     90814     89784     91133     91434     91775     89526     93212     98437     98534     97346     97081     96988 
dram[6]:    105953    105085    105688    106916     90806     89776     91126     91415     91770     91244     93199     97804     98531     97334     97069     96977 
dram[7]:    105945    105081    105683    107133     90790     89767     91119     91400     91763     91232     93188     97796     98735     97314     97064     96966 
dram[8]:    105938    105933    105624    107126     90783     89756     91103     90963     89980     91221     91871     97792     98726     97302     97057     96952 
dram[9]:    105932    105924    105616    107120     91415     89748     89919     90947     89976     91237     91859     97783     98714     97427     98403     96937 
dram[10]:    105929    105916    105607    105976     91408     90121     89911     90939     89968     91699     91847     97776     98699     97411     98394     98120 
dram[11]:    105933    105908    105599    105969     91401     90638     89900     90807     89960     91689     91838     97788     96676     97387     97895     97418 
dram[12]:    105928    105744    105764    105961     91396     90630     89887     90802     89956     91669     91835     97751     96663     97370     97880     97399 
dram[13]:    105920    105735    106551    105956     92380     90618     89883     90791     91955     90509     92124     97719     96655     97679     97864     97387 
dram[14]:    105382    105728    106546    105604     92369     89373     90686     90786     91947     90501     92116     97602     96644     97764     97851     97380 
dram[15]:    105375    105720    106543    105596     92361     89362     91537     90790     91150     90494     92108     97594     95086     97748     97832     97378 
dram[16]:    105367    105715    107627    105589     91257     89353     91530     91404     89867     90486     92100     97583     95081     97732     97828     97973 
dram[17]:    105362    105997    107606    105581     91244     89345     91522     90976     89859     90481     92176     97575     95057     97720     97981     97964 
dram[18]:    105354    105980    107590    106632     91232     89338     90988     90971     89852     91024     92164     97570     95041     98124     97957     97610 
dram[19]:    105454    105969    107587    106697     91220     90081     90980     90969     89844     91112     92151     96302     95022     98108     97940     97595 
dram[20]:    105442    105961    107108    106691     89338     90072     90973     90961     89836     91091     92135     96290     95876     98093     97937     97587 
dram[21]:    105431    105960    107096    106683     89321     90064     90980     90963     90710     91087     97511     96267     95848     97984     98065     97580 
dram[22]:    105423    105996    107089    106651     89301     90060     90417     90957     90699     91328     98064     96244     95817     97976     98249     97574 
dram[23]:    105535    105988    107081    106646     89278     89939     90405     90949     90696     91309     98056     96244     95784     97964     98241     97571 
dram[24]:    105527    104856    107076    106638     89269     89923     90393     90948     90818     91292     98048     97764     98201     97950     98234     97626 
dram[25]:    105519    104848    106443    106630     90686     89915     90385     91714     90742     91284     98041     97755     98193     97950     98017     97619 
dram[26]:    105514    104841    106435    103725     90670     89907     90382     91700     90734     91276     97518     97748     98184     97934     98009     97611 
dram[27]:    105506    104833    106426    103720     90662     89566     91404     91692     90728     91392     97510     97740     97950     97929     98004     97920 
dram[28]:    105498    104825    105274    103712     89912     89559     91396     91679     90719     91384     97499     97446     97302     97912     97993     98273 
dram[29]:    105491    104896    105265    103697     89904     89551     91364     91154     90703     91377     97483     97423     97285     97895     97988     98265 
dram[30]:    105483    104888    105250    103685     89896     89546     91349     91144     90983     91369     97479     97406     97273     97855     97980     98254 
dram[31]:    105169    104881    105238    103672     89891     89535     91345     91137     90968     91352     98329     97383     97254     97839     97969     97997 
average row accesses per activate:
dram[0]: 56.666668 56.666668 57.333332 57.333332 53.500000 55.250000 57.000000 57.000000 53.500000 51.750000 57.000000 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[1]: 56.666668 56.666668 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 53.500000 51.500000 57.666668 57.333332 56.666668 57.000000 57.333332 57.333332 
dram[2]: 57.333332 57.000000 56.666668 56.666668 53.500000 55.250000 57.250000 57.250000 53.000000 51.500000 57.000000 57.333332 57.000000 56.666668 56.666668 57.000000 
dram[3]: 57.333332 57.333332 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 53.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[4]: 57.333332 57.333332 57.000000 56.666668 53.500000 55.250000 57.000000 57.000000 53.500000 51.750000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[5]: 57.333332 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.000000 53.250000 51.500000 56.666668 56.666668 57.666668 57.666668 57.000000 56.666668 
dram[6]: 56.666668 56.666668 57.333332 57.333332 53.000000 55.000000 57.000000 57.000000 53.750000 52.000000 57.000000 56.666668 57.000000 57.000000 57.000000 57.000000 
dram[7]: 56.666668 56.666668 57.000000 57.333332 53.750000 55.250000 57.000000 57.000000 53.500000 51.750000 57.333332 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[8]: 56.666668 56.666668 57.666668 57.333332 53.500000 55.500000 57.000000 57.000000 53.500000 51.750000 57.000000 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[9]: 56.666668 57.000000 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 53.500000 51.500000 57.333332 57.000000 56.666668 56.666668 57.666668 57.666668 
dram[10]: 57.333332 57.000000 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 53.000000 51.250000 57.333332 57.666668 57.000000 57.000000 56.666668 57.000000 
dram[11]: 57.333332 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.250000 53.500000 51.750000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[12]: 57.000000 57.000000 56.666668 56.666668 53.750000 55.500000 57.250000 57.000000 53.500000 51.750000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[13]: 57.666668 57.666668 57.000000 56.666668 53.250000 55.000000 57.000000 57.000000 53.250000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[14]: 56.666668 56.666668 57.333332 57.333332 53.000000 55.000000 57.000000 57.000000 53.500000 51.750000 56.666668 56.666668 57.333332 57.333332 57.333332 57.000000 
dram[15]: 56.666668 56.666668 57.000000 57.333332 53.500000 55.250000 56.750000 56.750000 52.500000 51.750000 57.666668 57.333332 56.666668 56.666668 57.333332 57.333332 
dram[16]: 56.666668 56.666668 57.333332 57.000000 53.750000 55.250000 57.250000 57.250000 51.750000 52.000000 57.000000 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[17]: 56.666668 56.666668 57.333332 57.666668 53.500000 55.500000 56.750000 56.750000 51.500000 51.500000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
dram[18]: 57.333332 57.333332 56.666668 56.666668 53.500000 55.250000 57.000000 57.000000 51.250000 51.250000 57.333332 57.333332 56.666668 56.666668 57.000000 57.333332 
dram[19]: 57.333332 57.333332 56.666668 56.666668 53.250000 55.000000 57.000000 57.000000 51.500000 51.500000 56.666668 57.000000 57.666668 57.666668 56.666668 56.666668 
dram[20]: 57.000000 57.000000 56.666668 56.666668 54.750000 55.250000 57.000000 57.250000 52.000000 52.000000 56.666668 56.666668 57.000000 57.000000 56.666668 56.666668 
dram[21]: 57.333332 57.333332 56.666668 56.666668 55.250000 55.750000 57.250000 57.000000 51.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[22]: 57.000000 57.000000 57.666668 57.333332 55.000000 56.750000 57.000000 57.000000 51.750000 51.750000 56.666668 56.666668 57.000000 57.333332 57.000000 56.666668 
dram[23]: 56.666668 56.666668 57.000000 57.333332 55.250000 57.000000 56.750000 56.750000 51.750000 51.750000 57.333332 57.000000 57.000000 56.666668 57.666668 57.666668 
dram[24]: 56.666668 56.666668 57.333332 57.000000 55.250000 57.250000 57.000000 57.000000 52.000000 51.750000 57.333332 57.666668 56.666668 56.666668 57.000000 57.000000 
dram[25]: 56.666668 56.666668 57.333332 57.333332 55.250000 57.000000 57.000000 57.000000 51.500000 51.750000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
dram[26]: 57.000000 57.000000 56.666668 57.000000 55.500000 55.750000 57.000000 57.000000 51.250000 51.250000 57.333332 57.333332 56.666668 56.666668 57.000000 57.000000 
dram[27]: 57.666668 57.666668 56.666668 56.666668 55.000000 55.000000 57.000000 57.000000 51.500000 51.500000 56.666668 56.666668 57.333332 57.333332 56.666668 57.000000 
dram[28]: 57.000000 57.000000 56.666668 56.666668 55.250000 55.250000 57.000000 57.000000 51.750000 51.750000 56.666668 57.000000 57.333332 57.333332 56.666668 56.666668 
dram[29]: 57.333332 57.333332 56.666668 56.666668 55.000000 55.250000 57.000000 57.000000 51.750000 51.750000 56.666668 56.666668 57.333332 57.333332 56.666668 56.666668 
dram[30]: 56.666668 57.000000 57.333332 57.000000 55.250000 55.000000 57.250000 57.250000 51.750000 51.750000 56.666668 56.666668 57.000000 57.333332 57.000000 56.666668 
dram[31]: 57.000000 56.666668 57.333332 57.666668 55.250000 55.250000 56.750000 56.750000 51.750000 51.750000 57.333332 57.000000 56.666668 56.666668 57.333332 57.333332 
average row locality = 96656/1728 = 55.935184
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       458       458       460       460       574       593       612       612       574       555       459       460       458       458       460       460 
dram[1]:       458       458       459       460       574       593       611       611       574       554       461       460       458       459       460       460 
dram[2]:       460       459       458       458       574       593       613       613       572       554       459       460       459       458       458       459 
dram[3]:       460       460       458       458       574       593       612       612       574       554       458       458       460       460       458       458 
dram[4]:       460       460       459       458       574       593       612       612       574       555       458       458       459       459       458       458 
dram[5]:       460       460       458       458       573       592       612       612       573       554       458       458       461       461       459       458 
dram[6]:       458       458       460       460       572       592       612       612       575       556       459       458       459       459       459       459 
dram[7]:       458       458       459       460       575       593       612       612       574       555       460       460       458       458       460       460 
dram[8]:       458       458       461       460       574       594       612       612       574       555       459       460       458       458       459       459 
dram[9]:       458       459       459       460       574       593       611       611       574       554       460       459       458       458       461       461 
dram[10]:       460       459       458       458       574       593       612       612       572       553       460       461       459       459       458       459 
dram[11]:       460       460       458       458       573       592       612       613       574       555       458       458       460       460       458       458 
dram[12]:       459       459       458       458       575       594       613       612       574       555       458       458       459       459       458       458 
dram[13]:       461       461       459       458       573       592       612       612       573       554       458       458       460       460       458       458 
dram[14]:       458       458       460       460       572       592       612       612       574       555       458       458       460       460       460       459 
dram[15]:       458       458       459       460       574       593       611       611       559       555       461       460       458       458       460       460 
dram[16]:       458       458       460       459       575       593       613       613       555       556       459       460       458       458       459       459 
dram[17]:       458       458       460       461       574       594       611       611       554       554       460       459       458       458       460       460 
dram[18]:       460       460       458       458       574       593       612       612       553       553       460       460       458       458       459       460 
dram[19]:       460       460       458       458       573       592       612       612       554       554       458       459       461       461       458       458 
dram[20]:       459       459       458       458       588       593       612       613       556       556       458       458       459       459       458       458 
dram[21]:       460       460       458       458       593       598       613       612       554       554       458       458       460       460       458       458 
dram[22]:       459       459       461       460       592       611       612       612       555       555       458       458       459       460       459       458 
dram[23]:       458       458       459       460       593       612       611       611       555       555       460       459       459       458       461       461 
dram[24]:       458       458       460       459       593       613       612       612       556       555       460       461       458       458       459       459 
dram[25]:       458       458       460       460       593       612       612       612       554       555       460       459       458       458       460       460 
dram[26]:       459       459       458       459       594       596       612       612       553       553       460       460       458       458       459       459 
dram[27]:       461       461       458       458       592       592       612       612       554       554       458       458       460       460       458       459 
dram[28]:       459       459       458       458       593       593       612       612       555       555       458       459       460       460       458       458 
dram[29]:       460       460       458       458       592       593       612       612       555       555       458       458       460       460       458       458 
dram[30]:       458       459       460       459       593       592       613       613       555       555       458       458       459       460       459       458 
dram[31]:       459       458       460       461       593       593       611       611       555       555       460       459       458       458       460       460 
total dram writes = 259462
bank skew: 613/458 = 1.34
chip skew: 8131/8088 = 1.01
average mf latency per bank:
dram[0]:      16252     15942      6683      6334      5949      6856      6249      6534      6212      5906      5409      6241      6043      6378      6123      6174
dram[1]:      16368     16252      6790      6182      5858      7069      5902      6852      6395      5891      5219      6489      6240      6550      6452      6098
dram[2]:      16321     16513      6745      6430      5769      6841      5895      6638      6206      6047      5181      6429      6242      6762      6514      6684
dram[3]:      16507     15855      6486      6630      5799      6335      5805      6399      6276      6126      5185      6398      6220      6543      6564      6839
dram[4]:      16737     16570      6745      6891      6200      6501      5907      6404      6499      6462      5490      6396      6492      6905      6649      6933
dram[5]:      16197     15951      6821      7226      6109      6405      6009      6362      6583      6679      5821      6371      6686      6803      6439      6720
dram[6]:      16714     16027      6621      7012      6304      6350      6195      6583      6558      6794      5598      6192      6507      7129      6507      6678
dram[7]:      16915     16691      6490      6510      6542      6587      6171      6806      6024      6911      5851      5859      6258      7222      6667      6649
dram[8]:      16590     15827      5961      6342      6296      6330      6121      6615      5873      6943      5674      5569      6732      7102      6542      6565
dram[9]:      16797     15814      5860      6332      6216      6220      5970      6663      5693      6995      5854      5595      6666      6644      6442      6369
dram[10]:      16923     15786      5912      6365      6097      6334      5939      6544      5955      6696      6268      5914      6643      6707      6784      6612
dram[11]:      17311     15786      6112      6366      5834      6025      5768      6285      6202      6328      6577      6074      6848      6805      7000      6203
dram[12]:      17489     15737      6121      6442      5937      6020      5523      6187      6282      6338      6442      6067      6612      6789      6818      6010
dram[13]:      16930     15513      6155      6272      6513      5722      5789      5825      6074      5754      6242      5925      6389      6579      6928      6177
dram[14]:      17130     15722      6088      5953      6356      5587      5923      5663      5945      5838      6187      5779      6297      6282      7003      6153
dram[15]:      16924     15780      6361      5740      6551      5429      6219      5615      5935      5928      5965      5526      5982      6200      6965      6249
dram[16]:      17394     15534      6647      6004      6641      5322      6371      5829      5629      5917      6062      5492      6183      6230      7141      6355
dram[17]:      17075     15439      6799      5751      6339      5435      6626      5709      5583      5994      5990      5688      6290      6265      7126      6251
dram[18]:      17470     15249      6884      5977      6510      5579      6640      5901      5754      6301      6136      5757      6297      6473      6750      6418
dram[19]:      17227     15798      6540      6222      6355      5970      6256      6057      5494      6793      6054      5953      6207      6617      6504      6165
dram[20]:      17018     15800      6487      6158      6308      6060      6100      5782      5548      6911      6001      6425      6318      6362      6649      6228
dram[21]:      16905     15876      6536      6202      5929      6146      5775      5928      5723      7131      6349      6698      6493      6286      6880      6293
dram[22]:      16907     15837      6513      6076      6029      6076      5649      5655      6177      6890      6508      6289      6655      6525      7441      6083
dram[23]:      16782     15887      6429      6378      6079      6172      5535      5726      6334      6910      6233      6332      6411      6463      7183      6351
dram[24]:      16893     15578      6374      6282      6013      6230      5657      5922      6439      6760      6390      6081      6557      6440      6971      6353
dram[25]:      17029     15964      6056      6543      5961      6409      5793      6063      6273      6600      5984      6040      6477      6476      6747      6816
dram[26]:      16344     16168      5867      6272      5991      6385      5819      6260      6002      6196      5768      6383      6376      6469      6773      6702
dram[27]:      15908     15777      5837      5967      6092      6155      5795      6394      5875      6024      5756      6282      6666      6458      6809      6471
dram[28]:      16135     15887      5393      5760      6125      6336      5728      6571      5763      5907      5735      6198      6311      6272      6688      5894
dram[29]:      15749     16236      5601      6018      6167      6338      5743      6491      5749      5771      5547      5792      6394      6173      6393      5965
dram[30]:      16269     16385      5836      6281      6497      6029      5896      6619      6028      5774      5660      5666      6563      6022      6148      6070
dram[31]:      15874     16546      6031      6449      6525      5828      6216      6786      5806      5804      5887      5736      6430      6196      5968      6056
maximum mf latency per bank:
dram[0]:       2085      2169      1437      1466      1389      1560      1427      1525      1476      1469      1379      1534      1591      1573      1403      1544
dram[1]:       2067      2152      1450      1508      1597      1595      1488      1511      1472      1488      1333      1426      1613      1519      1468      1453
dram[2]:       2103      2143      1458      1511      1459      1578      1418      1546      1471      1449      1552      1606      1589      1507      1519      1499
dram[3]:       2019      2177      1481      1487      1570      1498      1422      1515      1461      1445      1415      1564      1540      1578      1429      1441
dram[4]:       2060      2237      1493      1512      1564      1599      1497      1601      1443      1444      1428      1624      1661      1593      1476      1468
dram[5]:       2145      2213      1460      1693      1626      1597      1545      1581      1462      1506      1559      1619      1579      1813      1419      1484
dram[6]:       2120      2214      1450      1567      1586      1479      1512      1497      1521      1558      1559      1610      1582      1664      1476      1519
dram[7]:       2091      2223      1507      1516      1471      1633      1418      1484      1584      1560      1507      1539      1560      1723      1599      1577
dram[8]:       2359      2168      1548      1439      1482      1551      1395      1485      1468      1541      1441      1460      1775      1674      1644      1504
dram[9]:       2217      2294      1489      1516      1449      1546      1403      1483      1564      1458      1568      1518      1706      1658      1509      1486
dram[10]:       2160      2241      1455      1454      1492      1592      1543      1469      1468      1439      1480      1512      1532      1701      1545      1519
dram[11]:       2191      2276      1469      1428      1476      1514      1486      1439      1402      1415      1493      1522      1546      1626      1550      1639
dram[12]:       2073      2177      1409      1462      1366      1487      1387      1486      1581      1605      1506      1366      1514      1740      1552      1633
dram[13]:       2089      2155      1446      1424      1548      1455      1416      1398      1548      1561      1504      1388      1488      1653      1546      1576
dram[14]:       2087      2132      1372      1398      1523      1542      1452      1368      1455      1541      1534      1407      1487      1469      1546      1652
dram[15]:       2115      2118      1350      1399      1511      1553      1480      1370      1484      1526      1534      1436      1483      1453      1552      1526
dram[16]:       2197      2135      1471      1391      1461      1520      1471      1457      1405      1513      1492      1384      1472      1602      1544      1488
dram[17]:       2214      2117      1519      1493      1443      1522      1435      1383      1403      1426      1484      1365      1517      1604      1554      1460
dram[18]:       2249      2150      1551      1484      1478      1457      1484      1413      1422      1423      1440      1382      1543      1565      1516      1482
dram[19]:       2066      2121      1364      1483      1477      1483      1432      1424      1425      1435      1410      1475      1449      1551      1463      1397
dram[20]:       2155      2180      1403      1509      1424      1576      1412      1376      1578      1410      1422      1441      1405      1594      1496      1419
dram[21]:       2210      2119      1440      1518      1622      1586      1381      1423      1635      1432      1499      1391      1619      1620      1564      1453
dram[22]:       2299      2125      1424      1622      1655      1562      1432      1405      1674      1438      1533      1358      1748      1564      1620      1473
dram[23]:       2196      2111      1426      1625      1653      1573      1471      1542      1671      1438      1497      1405      1498      1589      1568      1466
dram[24]:       2177      2114      1468      1628      1558      1514      1397      1570      1701      1447      1599      1517      1790      1598      1767      1423
dram[25]:       2148      2142      1471      1611      1529      1504      1380      1439      1531      1428      1460      1405      1564      1596      1603      1468
dram[26]:       2280      2214      1412      1590      1367      1523      1383      1588      1538      1653      1459      1618      1510      1593      1595      1586
dram[27]:       2120      2141      1426      1427      1525      1419      1428      1453      1540      1508      1427      1457      1613      1502      1607      1450
dram[28]:       2123      2159      1386      1672      1597      1572      1455      1507      1495      1394      1452      1422      1457      1478      1565      1464
dram[29]:       2147      2134      1398      1532      1498      1479      1429      1486      1456      1388      1472      1433      1369      1448      1575      1433
dram[30]:       2213      2194      1413      1459      1595      1505      1476      1557      1470      1416      1525      1462      1408      1593      1582      1404
dram[31]:       2240      2196      1464      1485      1526      1414      1517      1457      1373      1452      1539      1399      1425      1595      1608      1383
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133396 n_act=54 n_pre=38 n_ref_event=0 n_req=3023 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.05729
n_activity=16868 dram_eff=0.4809
bk0: 0a 140739i bk1: 0a 140770i bk2: 0a 140728i bk3: 0a 140750i bk4: 0a 140567i bk5: 0a 140446i bk6: 0a 140515i bk7: 0a 140550i bk8: 0a 140509i bk9: 0a 140590i bk10: 0a 140805i bk11: 0a 140827i bk12: 0a 140789i bk13: 0a 140790i bk14: 0a 140779i bk15: 0a 140704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982137
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982137
Bank_Level_Parallism = 1.178966
Bank_Level_Parallism_Col = 1.173089
Bank_Level_Parallism_Ready = 1.077426
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.127138 

BW Util details:
bwutil = 0.057286 
total_CMD = 141589 
util_bw = 8111 
Wasted_Col = 6489 
Wasted_Row = 319 
Idle = 126670 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 423 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6406 
rwq = 0 
CCDLc_limit_alone = 6406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3023 
total_req = 8111 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8111 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057286 
Either_Row_CoL_Bus_Util = 0.057865 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001221 
queue_avg = 0.234743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.234743
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133401 n_act=54 n_pre=38 n_ref_event=0 n_req=3022 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8110 bw_util=0.05728
n_activity=16890 dram_eff=0.4802
bk0: 0a 140741i bk1: 0a 140773i bk2: 0a 140767i bk3: 0a 140745i bk4: 0a 140599i bk5: 0a 140494i bk6: 0a 140502i bk7: 0a 140540i bk8: 0a 140468i bk9: 0a 140540i bk10: 0a 140793i bk11: 0a 140814i bk12: 0a 140777i bk13: 0a 140779i bk14: 0a 140748i bk15: 0a 140759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982131
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982131
Bank_Level_Parallism = 1.177175
Bank_Level_Parallism_Col = 1.170466
Bank_Level_Parallism_Ready = 1.080148
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.123434 

BW Util details:
bwutil = 0.057278 
total_CMD = 141589 
util_bw = 8110 
Wasted_Col = 6539 
Wasted_Row = 308 
Idle = 126632 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6438 
rwq = 0 
CCDLc_limit_alone = 6438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8110 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3022 
total_req = 8110 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8110 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057278 
Either_Row_CoL_Bus_Util = 0.057829 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.001710 
queue_avg = 0.233316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.233316
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133403 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16852 dram_eff=0.4811
bk0: 0a 140723i bk1: 0a 140779i bk2: 0a 140804i bk3: 0a 140752i bk4: 0a 140567i bk5: 0a 140509i bk6: 0a 140554i bk7: 0a 140551i bk8: 0a 140549i bk9: 0a 140582i bk10: 0a 140798i bk11: 0a 140816i bk12: 0a 140775i bk13: 0a 140778i bk14: 0a 140724i bk15: 0a 140805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.168909
Bank_Level_Parallism_Col = 1.163884
Bank_Level_Parallism_Ready = 1.058468
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.124206 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6428 
Wasted_Row = 331 
Idle = 126723 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 433 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6254 
rwq = 0 
CCDLc_limit_alone = 6254 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133403 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057815 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001588 
queue_avg = 0.227235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.227235
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16646 dram_eff=0.487
bk0: 0a 140707i bk1: 0a 140815i bk2: 0a 140765i bk3: 0a 140778i bk4: 0a 140603i bk5: 0a 140560i bk6: 0a 140545i bk7: 0a 140552i bk8: 0a 140580i bk9: 0a 140604i bk10: 0a 140780i bk11: 0a 140801i bk12: 0a 140814i bk13: 0a 140759i bk14: 0a 140796i bk15: 0a 140773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.170020
Bank_Level_Parallism_Col = 1.165701
Bank_Level_Parallism_Ready = 1.050450
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.139946 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6263 
Wasted_Row = 340 
Idle = 126879 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 436 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6025 
rwq = 0 
CCDLc_limit_alone = 6025 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000977 
queue_avg = 0.229975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.229975
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133406 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16996 dram_eff=0.477
bk0: 0a 140769i bk1: 0a 140793i bk2: 0a 140802i bk3: 0a 140799i bk4: 0a 140571i bk5: 0a 140558i bk6: 0a 140536i bk7: 0a 140515i bk8: 0a 140603i bk9: 0a 140623i bk10: 0a 140783i bk11: 0a 140792i bk12: 0a 140807i bk13: 0a 140762i bk14: 0a 140790i bk15: 0a 140773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.140968
Bank_Level_Parallism_Col = 1.136221
Bank_Level_Parallism_Ready = 1.045763
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.111869 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6595 
Wasted_Row = 344 
Idle = 126543 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 439 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6321 
rwq = 0 
CCDLc_limit_alone = 6321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133406 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057794 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001955 
queue_avg = 0.231918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.231918
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16859 dram_eff=0.4809
bk0: 0a 140753i bk1: 0a 140790i bk2: 0a 140767i bk3: 0a 140777i bk4: 0a 140518i bk5: 0a 140522i bk6: 0a 140536i bk7: 0a 140476i bk8: 0a 140589i bk9: 0a 140583i bk10: 0a 140761i bk11: 0a 140805i bk12: 0a 140756i bk13: 0a 140786i bk14: 0a 140749i bk15: 0a 140794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.170942
Bank_Level_Parallism_Col = 1.168721
Bank_Level_Parallism_Ready = 1.075367
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.134908 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6462 
Wasted_Row = 360 
Idle = 126660 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 460 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6198 
rwq = 0 
CCDLc_limit_alone = 6198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000977 
queue_avg = 0.252463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.252463
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133395 n_act=54 n_pre=38 n_ref_event=0 n_req=3020 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8108 bw_util=0.05726
n_activity=16869 dram_eff=0.4806
bk0: 0a 140793i bk1: 0a 140749i bk2: 0a 140746i bk3: 0a 140802i bk4: 0a 140480i bk5: 0a 140477i bk6: 0a 140508i bk7: 0a 140524i bk8: 0a 140588i bk9: 0a 140544i bk10: 0a 140759i bk11: 0a 140800i bk12: 0a 140735i bk13: 0a 140794i bk14: 0a 140712i bk15: 0a 140747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982119
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982119
Bank_Level_Parallism = 1.188735
Bank_Level_Parallism_Col = 1.190133
Bank_Level_Parallism_Ready = 1.085101
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.138997 

BW Util details:
bwutil = 0.057264 
total_CMD = 141589 
util_bw = 8108 
Wasted_Col = 6374 
Wasted_Row = 396 
Idle = 126711 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 464 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6216 
rwq = 0 
CCDLc_limit_alone = 6216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133395 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8108 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3020 
total_req = 8108 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8108 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057264 
Either_Row_CoL_Bus_Util = 0.057872 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000732 
queue_avg = 0.251898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.251898
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3024 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8112 bw_util=0.05729
n_activity=16734 dram_eff=0.4848
bk0: 0a 140788i bk1: 0a 140782i bk2: 0a 140775i bk3: 0a 140794i bk4: 0a 140588i bk5: 0a 140449i bk6: 0a 140503i bk7: 0a 140521i bk8: 0a 140588i bk9: 0a 140524i bk10: 0a 140781i bk11: 0a 140818i bk12: 0a 140783i bk13: 0a 140779i bk14: 0a 140685i bk15: 0a 140746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982143
Bank_Level_Parallism = 1.180937
Bank_Level_Parallism_Col = 1.175813
Bank_Level_Parallism_Ready = 1.069773
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.126734 

BW Util details:
bwutil = 0.057293 
total_CMD = 141589 
util_bw = 8112 
Wasted_Col = 6416 
Wasted_Row = 328 
Idle = 126733 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 430 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6337 
rwq = 0 
CCDLc_limit_alone = 6337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8112 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3024 
total_req = 8112 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8112 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057293 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001587 
queue_avg = 0.247590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.24759
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3023 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.05729
n_activity=16895 dram_eff=0.4801
bk0: 0a 140798i bk1: 0a 140768i bk2: 0a 140788i bk3: 0a 140771i bk4: 0a 140561i bk5: 0a 140499i bk6: 0a 140480i bk7: 0a 140483i bk8: 0a 140573i bk9: 0a 140599i bk10: 0a 140695i bk11: 0a 140799i bk12: 0a 140809i bk13: 0a 140766i bk14: 0a 140754i bk15: 0a 140773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982137
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982137
Bank_Level_Parallism = 1.173191
Bank_Level_Parallism_Col = 1.171035
Bank_Level_Parallism_Ready = 1.064234
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.116684 

BW Util details:
bwutil = 0.057286 
total_CMD = 141589 
util_bw = 8111 
Wasted_Col = 6466 
Wasted_Row = 366 
Idle = 126646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 435 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6426 
rwq = 0 
CCDLc_limit_alone = 6426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3023 
total_req = 8111 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8111 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057286 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.001465 
queue_avg = 0.248098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.248098
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133404 n_act=54 n_pre=38 n_ref_event=0 n_req=3022 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8110 bw_util=0.05728
n_activity=16877 dram_eff=0.4805
bk0: 0a 140819i bk1: 0a 140799i bk2: 0a 140803i bk3: 0a 140704i bk4: 0a 140600i bk5: 0a 140506i bk6: 0a 140461i bk7: 0a 140486i bk8: 0a 140582i bk9: 0a 140568i bk10: 0a 140699i bk11: 0a 140810i bk12: 0a 140815i bk13: 0a 140821i bk14: 0a 140716i bk15: 0a 140753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982131
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982131
Bank_Level_Parallism = 1.171620
Bank_Level_Parallism_Col = 1.167892
Bank_Level_Parallism_Ready = 1.062762
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.116074 

BW Util details:
bwutil = 0.057278 
total_CMD = 141589 
util_bw = 8110 
Wasted_Col = 6480 
Wasted_Row = 350 
Idle = 126649 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 428 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6396 
rwq = 0 
CCDLc_limit_alone = 6396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133404 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8110 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3022 
total_req = 8110 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8110 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057278 
Either_Row_CoL_Bus_Util = 0.057808 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.002077 
queue_avg = 0.239807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.239807
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133406 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16999 dram_eff=0.4769
bk0: 0a 140818i bk1: 0a 140778i bk2: 0a 140781i bk3: 0a 140757i bk4: 0a 140555i bk5: 0a 140553i bk6: 0a 140498i bk7: 0a 140538i bk8: 0a 140588i bk9: 0a 140580i bk10: 0a 140742i bk11: 0a 140786i bk12: 0a 140745i bk13: 0a 140820i bk14: 0a 140722i bk15: 0a 140804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.155683
Bank_Level_Parallism_Col = 1.153131
Bank_Level_Parallism_Ready = 1.054397
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.109858 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6563 
Wasted_Row = 367 
Idle = 126552 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 424 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6411 
rwq = 0 
CCDLc_limit_alone = 6411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133406 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057794 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001955 
queue_avg = 0.232292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.232292
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133401 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=17501 dram_eff=0.4632
bk0: 0a 140824i bk1: 0a 140803i bk2: 0a 140805i bk3: 0a 140788i bk4: 0a 140515i bk5: 0a 140564i bk6: 0a 140517i bk7: 0a 140512i bk8: 0a 140601i bk9: 0a 140539i bk10: 0a 140757i bk11: 0a 140808i bk12: 0a 140737i bk13: 0a 140774i bk14: 0a 140683i bk15: 0a 140814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.127146
Bank_Level_Parallism_Col = 1.126667
Bank_Level_Parallism_Ready = 1.052424
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.079643 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6929 
Wasted_Row = 403 
Idle = 126150 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 436 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6843 
rwq = 0 
CCDLc_limit_alone = 6843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057829 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001343 
queue_avg = 0.233457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.233457
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133397 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=17376 dram_eff=0.4666
bk0: 0a 140811i bk1: 0a 140812i bk2: 0a 140807i bk3: 0a 140792i bk4: 0a 140523i bk5: 0a 140589i bk6: 0a 140497i bk7: 0a 140527i bk8: 0a 140535i bk9: 0a 140562i bk10: 0a 140735i bk11: 0a 140758i bk12: 0a 140703i bk13: 0a 140809i bk14: 0a 140726i bk15: 0a 140823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.144714
Bank_Level_Parallism_Col = 1.143900
Bank_Level_Parallism_Ready = 1.061675
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.101521 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6731 
Wasted_Row = 392 
Idle = 126359 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 437 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6611 
rwq = 0 
CCDLc_limit_alone = 6611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133397 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057858 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000854 
queue_avg = 0.228732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.228732
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=17098 dram_eff=0.4741
bk0: 0a 140807i bk1: 0a 140796i bk2: 0a 140820i bk3: 0a 140790i bk4: 0a 140550i bk5: 0a 140572i bk6: 0a 140549i bk7: 0a 140554i bk8: 0a 140525i bk9: 0a 140617i bk10: 0a 140741i bk11: 0a 140749i bk12: 0a 140694i bk13: 0a 140820i bk14: 0a 140701i bk15: 0a 140796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.149801
Bank_Level_Parallism_Col = 1.147878
Bank_Level_Parallism_Ready = 1.052670
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.105306 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6619 
Wasted_Row = 374 
Idle = 126489 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 435 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6498 
rwq = 0 
CCDLc_limit_alone = 6498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.000977 
queue_avg = 0.237582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.237582
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133401 n_act=54 n_pre=38 n_ref_event=0 n_req=3020 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8108 bw_util=0.05726
n_activity=17132 dram_eff=0.4733
bk0: 0a 140818i bk1: 0a 140728i bk2: 0a 140790i bk3: 0a 140704i bk4: 0a 140594i bk5: 0a 140551i bk6: 0a 140546i bk7: 0a 140522i bk8: 0a 140570i bk9: 0a 140587i bk10: 0a 140774i bk11: 0a 140660i bk12: 0a 140747i bk13: 0a 140801i bk14: 0a 140663i bk15: 0a 140798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982119
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982119
Bank_Level_Parallism = 1.162888
Bank_Level_Parallism_Col = 1.162052
Bank_Level_Parallism_Ready = 1.073384
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.111028 

BW Util details:
bwutil = 0.057264 
total_CMD = 141589 
util_bw = 8108 
Wasted_Col = 6636 
Wasted_Row = 383 
Idle = 126462 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 447 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6519 
rwq = 0 
CCDLc_limit_alone = 6519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8108 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3020 
total_req = 8108 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8108 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057264 
Either_Row_CoL_Bus_Util = 0.057829 
Issued_on_Two_Bus_Simul_Util = 0.000085 
issued_two_Eff = 0.001466 
queue_avg = 0.241339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.241339
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133407 n_act=54 n_pre=38 n_ref_event=0 n_req=3018 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8095 bw_util=0.05717
n_activity=16967 dram_eff=0.4771
bk0: 0a 140796i bk1: 0a 140690i bk2: 0a 140816i bk3: 0a 140677i bk4: 0a 140527i bk5: 0a 140537i bk6: 0a 140564i bk7: 0a 140522i bk8: 0a 140581i bk9: 0a 140548i bk10: 0a 140782i bk11: 0a 140718i bk12: 0a 140771i bk13: 0a 140793i bk14: 0a 140687i bk15: 0a 140776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982107
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982107
Bank_Level_Parallism = 1.179886
Bank_Level_Parallism_Col = 1.178731
Bank_Level_Parallism_Ready = 1.080173
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.120643 

BW Util details:
bwutil = 0.057173 
total_CMD = 141589 
util_bw = 8095 
Wasted_Col = 6494 
Wasted_Row = 376 
Idle = 126624 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6419 
rwq = 0 
CCDLc_limit_alone = 6419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133407 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8095 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3018 
total_req = 8095 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8095 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057173 
Either_Row_CoL_Bus_Util = 0.057787 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.000611 
queue_avg = 0.238740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.23874
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133415 n_act=54 n_pre=38 n_ref_event=0 n_req=3017 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8093 bw_util=0.05716
n_activity=16877 dram_eff=0.4795
bk0: 0a 140741i bk1: 0a 140726i bk2: 0a 140815i bk3: 0a 140784i bk4: 0a 140508i bk5: 0a 140517i bk6: 0a 140516i bk7: 0a 140535i bk8: 0a 140621i bk9: 0a 140605i bk10: 0a 140686i bk11: 0a 140748i bk12: 0a 140810i bk13: 0a 140805i bk14: 0a 140709i bk15: 0a 140757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982101
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982101
Bank_Level_Parallism = 1.180370
Bank_Level_Parallism_Col = 1.179548
Bank_Level_Parallism_Ready = 1.068454
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.119629 

BW Util details:
bwutil = 0.057158 
total_CMD = 141589 
util_bw = 8093 
Wasted_Col = 6403 
Wasted_Row = 379 
Idle = 126714 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 429 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6325 
rwq = 0 
CCDLc_limit_alone = 6325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133415 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8093 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3017 
total_req = 8093 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8093 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057158 
Either_Row_CoL_Bus_Util = 0.057730 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001346 
queue_avg = 0.233097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.233097
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133425 n_act=54 n_pre=38 n_ref_event=0 n_req=3014 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8090 bw_util=0.05714
n_activity=16697 dram_eff=0.4845
bk0: 0a 140761i bk1: 0a 140824i bk2: 0a 140788i bk3: 0a 140768i bk4: 0a 140479i bk5: 0a 140549i bk6: 0a 140515i bk7: 0a 140516i bk8: 0a 140632i bk9: 0a 140537i bk10: 0a 140731i bk11: 0a 140776i bk12: 0a 140734i bk13: 0a 140820i bk14: 0a 140782i bk15: 0a 140724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982084
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982084
Bank_Level_Parallism = 1.184889
Bank_Level_Parallism_Col = 1.183712
Bank_Level_Parallism_Ready = 1.066502
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.129372 

BW Util details:
bwutil = 0.057137 
total_CMD = 141589 
util_bw = 8090 
Wasted_Col = 6305 
Wasted_Row = 376 
Idle = 126818 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 417 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6178 
rwq = 0 
CCDLc_limit_alone = 6178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133425 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8090 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3014 
total_req = 8090 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8090 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057137 
Either_Row_CoL_Bus_Util = 0.057660 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.002205 
queue_avg = 0.223789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.223789
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133424 n_act=54 n_pre=38 n_ref_event=0 n_req=3012 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8088 bw_util=0.05712
n_activity=16534 dram_eff=0.4892
bk0: 0a 140762i bk1: 0a 140823i bk2: 0a 140790i bk3: 0a 140754i bk4: 0a 140542i bk5: 0a 140544i bk6: 0a 140494i bk7: 0a 140534i bk8: 0a 140617i bk9: 0a 140530i bk10: 0a 140720i bk11: 0a 140787i bk12: 0a 140726i bk13: 0a 140811i bk14: 0a 140765i bk15: 0a 140697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982072
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982072
Bank_Level_Parallism = 1.197351
Bank_Level_Parallism_Col = 1.194417
Bank_Level_Parallism_Ready = 1.075173
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.142727 

BW Util details:
bwutil = 0.057123 
total_CMD = 141589 
util_bw = 8088 
Wasted_Col = 6210 
Wasted_Row = 351 
Idle = 126940 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 405 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6126 
rwq = 0 
CCDLc_limit_alone = 6126 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133424 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8088 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3012 
total_req = 8088 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8088 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057123 
Either_Row_CoL_Bus_Util = 0.057667 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.001837 
queue_avg = 0.224827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.224827
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133424 n_act=54 n_pre=38 n_ref_event=0 n_req=3012 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8088 bw_util=0.05712
n_activity=16593 dram_eff=0.4874
bk0: 0a 140705i bk1: 0a 140816i bk2: 0a 140793i bk3: 0a 140742i bk4: 0a 140440i bk5: 0a 140534i bk6: 0a 140474i bk7: 0a 140518i bk8: 0a 140604i bk9: 0a 140496i bk10: 0a 140729i bk11: 0a 140720i bk12: 0a 140732i bk13: 0a 140784i bk14: 0a 140731i bk15: 0a 140722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982072
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982072
Bank_Level_Parallism = 1.220737
Bank_Level_Parallism_Col = 1.218531
Bank_Level_Parallism_Ready = 1.103363
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.152159 

BW Util details:
bwutil = 0.057123 
total_CMD = 141589 
util_bw = 8088 
Wasted_Col = 6221 
Wasted_Row = 351 
Idle = 126929 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 425 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6158 
rwq = 0 
CCDLc_limit_alone = 6158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133424 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8088 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3012 
total_req = 8088 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8088 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057123 
Either_Row_CoL_Bus_Util = 0.057667 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.001837 
queue_avg = 0.235774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.235774
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133406 n_act=54 n_pre=38 n_ref_event=0 n_req=3017 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8102 bw_util=0.05722
n_activity=16508 dram_eff=0.4908
bk0: 0a 140739i bk1: 0a 140814i bk2: 0a 140821i bk3: 0a 140702i bk4: 0a 140525i bk5: 0a 140531i bk6: 0a 140494i bk7: 0a 140451i bk8: 0a 140619i bk9: 0a 140567i bk10: 0a 140706i bk11: 0a 140798i bk12: 0a 140738i bk13: 0a 140780i bk14: 0a 140722i bk15: 0a 140786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982101
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982101
Bank_Level_Parallism = 1.204313
Bank_Level_Parallism_Col = 1.201318
Bank_Level_Parallism_Ready = 1.081338
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.147764 

BW Util details:
bwutil = 0.057222 
total_CMD = 141589 
util_bw = 8102 
Wasted_Col = 6207 
Wasted_Row = 345 
Idle = 126935 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 420 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6127 
rwq = 0 
CCDLc_limit_alone = 6127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133406 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8102 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3017 
total_req = 8102 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8102 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057222 
Either_Row_CoL_Bus_Util = 0.057794 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001344 
queue_avg = 0.242095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.242095
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133401 n_act=54 n_pre=38 n_ref_event=0 n_req=3021 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8112 bw_util=0.05729
n_activity=16755 dram_eff=0.4842
bk0: 0a 140710i bk1: 0a 140821i bk2: 0a 140771i bk3: 0a 140771i bk4: 0a 140551i bk5: 0a 140517i bk6: 0a 140469i bk7: 0a 140486i bk8: 0a 140533i bk9: 0a 140529i bk10: 0a 140769i bk11: 0a 140753i bk12: 0a 140703i bk13: 0a 140812i bk14: 0a 140741i bk15: 0a 140789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982125
Bank_Level_Parallism = 1.189182
Bank_Level_Parallism_Col = 1.185425
Bank_Level_Parallism_Ready = 1.085182
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.130734 

BW Util details:
bwutil = 0.057293 
total_CMD = 141589 
util_bw = 8112 
Wasted_Col = 6447 
Wasted_Row = 342 
Idle = 126688 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 418 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6380 
rwq = 0 
CCDLc_limit_alone = 6380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8112 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3021 
total_req = 8112 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8112 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057293 
Either_Row_CoL_Bus_Util = 0.057829 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001954 
queue_avg = 0.240930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.24093
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133384 n_act=54 n_pre=38 n_ref_event=0 n_req=3028 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8128 bw_util=0.05741
n_activity=16887 dram_eff=0.4813
bk0: 0a 140714i bk1: 0a 140824i bk2: 0a 140769i bk3: 0a 140821i bk4: 0a 140536i bk5: 0a 140464i bk6: 0a 140503i bk7: 0a 140490i bk8: 0a 140463i bk9: 0a 140570i bk10: 0a 140740i bk11: 0a 140722i bk12: 0a 140773i bk13: 0a 140829i bk14: 0a 140695i bk15: 0a 140813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982166
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982166
Bank_Level_Parallism = 1.181576
Bank_Level_Parallism_Col = 1.178210
Bank_Level_Parallism_Ready = 1.080955
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.120175 

BW Util details:
bwutil = 0.057406 
total_CMD = 141589 
util_bw = 8128 
Wasted_Col = 6525 
Wasted_Row = 349 
Idle = 126587 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 423 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6509 
rwq = 0 
CCDLc_limit_alone = 6509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133384 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8128 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3028 
total_req = 8128 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8128 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057406 
Either_Row_CoL_Bus_Util = 0.057949 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.001828 
queue_avg = 0.241735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.241735
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133380 n_act=54 n_pre=38 n_ref_event=0 n_req=3030 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8130 bw_util=0.05742
n_activity=16957 dram_eff=0.4794
bk0: 0a 140769i bk1: 0a 140802i bk2: 0a 140772i bk3: 0a 140799i bk4: 0a 140552i bk5: 0a 140395i bk6: 0a 140500i bk7: 0a 140552i bk8: 0a 140478i bk9: 0a 140583i bk10: 0a 140748i bk11: 0a 140748i bk12: 0a 140742i bk13: 0a 140803i bk14: 0a 140743i bk15: 0a 140819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982178
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982178
Bank_Level_Parallism = 1.178800
Bank_Level_Parallism_Col = 1.177776
Bank_Level_Parallism_Ready = 1.073801
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.124656 

BW Util details:
bwutil = 0.057420 
total_CMD = 141589 
util_bw = 8130 
Wasted_Col = 6467 
Wasted_Row = 375 
Idle = 126617 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6360 
rwq = 0 
CCDLc_limit_alone = 6360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133380 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8130 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3030 
total_req = 8130 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8130 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057420 
Either_Row_CoL_Bus_Util = 0.057978 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.001584 
queue_avg = 0.237575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.237575
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133373 n_act=54 n_pre=38 n_ref_event=0 n_req=3031 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8131 bw_util=0.05743
n_activity=17100 dram_eff=0.4755
bk0: 0a 140782i bk1: 0a 140792i bk2: 0a 140747i bk3: 0a 140818i bk4: 0a 140556i bk5: 0a 140405i bk6: 0a 140521i bk7: 0a 140551i bk8: 0a 140534i bk9: 0a 140525i bk10: 0a 140760i bk11: 0a 140799i bk12: 0a 140757i bk13: 0a 140786i bk14: 0a 140698i bk15: 0a 140783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982184
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982184
Bank_Level_Parallism = 1.168123
Bank_Level_Parallism_Col = 1.167928
Bank_Level_Parallism_Ready = 1.073423
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.115225 

BW Util details:
bwutil = 0.057427 
total_CMD = 141589 
util_bw = 8131 
Wasted_Col = 6582 
Wasted_Row = 389 
Idle = 126487 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 438 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6486 
rwq = 0 
CCDLc_limit_alone = 6486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133373 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8131 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3031 
total_req = 8131 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8131 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057427 
Either_Row_CoL_Bus_Util = 0.058027 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000852 
queue_avg = 0.243380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.24338
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133375 n_act=54 n_pre=38 n_ref_event=0 n_req=3029 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8129 bw_util=0.05741
n_activity=17027 dram_eff=0.4774
bk0: 0a 140782i bk1: 0a 140818i bk2: 0a 140782i bk3: 0a 140757i bk4: 0a 140549i bk5: 0a 140493i bk6: 0a 140460i bk7: 0a 140529i bk8: 0a 140569i bk9: 0a 140460i bk10: 0a 140760i bk11: 0a 140754i bk12: 0a 140729i bk13: 0a 140783i bk14: 0a 140652i bk15: 0a 140799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982172
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982172
Bank_Level_Parallism = 1.176194
Bank_Level_Parallism_Col = 1.176306
Bank_Level_Parallism_Ready = 1.080330
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.115199 

BW Util details:
bwutil = 0.057413 
total_CMD = 141589 
util_bw = 8129 
Wasted_Col = 6596 
Wasted_Row = 389 
Idle = 126475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 454 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6529 
rwq = 0 
CCDLc_limit_alone = 6529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133375 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8129 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3029 
total_req = 8129 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8129 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057413 
Either_Row_CoL_Bus_Util = 0.058013 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000852 
queue_avg = 0.243840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.24384
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133395 n_act=54 n_pre=38 n_ref_event=0 n_req=3020 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8109 bw_util=0.05727
n_activity=16977 dram_eff=0.4776
bk0: 0a 140806i bk1: 0a 140791i bk2: 0a 140789i bk3: 0a 140813i bk4: 0a 140588i bk5: 0a 140501i bk6: 0a 140514i bk7: 0a 140538i bk8: 0a 140609i bk9: 0a 140467i bk10: 0a 140725i bk11: 0a 140809i bk12: 0a 140792i bk13: 0a 140774i bk14: 0a 140666i bk15: 0a 140791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982119
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982119
Bank_Level_Parallism = 1.161172
Bank_Level_Parallism_Col = 1.159172
Bank_Level_Parallism_Ready = 1.066346
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.118712 

BW Util details:
bwutil = 0.057271 
total_CMD = 141589 
util_bw = 8109 
Wasted_Col = 6569 
Wasted_Row = 368 
Idle = 126543 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 449 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6407 
rwq = 0 
CCDLc_limit_alone = 6407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133395 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8109 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3020 
total_req = 8109 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8109 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057271 
Either_Row_CoL_Bus_Util = 0.057872 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000854 
queue_avg = 0.239694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.239694
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133401 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=17040 dram_eff=0.4758
bk0: 0a 140783i bk1: 0a 140785i bk2: 0a 140801i bk3: 0a 140799i bk4: 0a 140559i bk5: 0a 140503i bk6: 0a 140516i bk7: 0a 140531i bk8: 0a 140610i bk9: 0a 140529i bk10: 0a 140748i bk11: 0a 140800i bk12: 0a 140820i bk13: 0a 140759i bk14: 0a 140763i bk15: 0a 140757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.151756
Bank_Level_Parallism_Col = 1.152480
Bank_Level_Parallism_Ready = 1.056124
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.112515 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6575 
Wasted_Row = 408 
Idle = 126499 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 430 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6402 
rwq = 0 
CCDLc_limit_alone = 6402 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133401 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057829 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001343 
queue_avg = 0.242222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.242222
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133400 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=16996 dram_eff=0.477
bk0: 0a 140731i bk1: 0a 140795i bk2: 0a 140816i bk3: 0a 140801i bk4: 0a 140526i bk5: 0a 140494i bk6: 0a 140530i bk7: 0a 140547i bk8: 0a 140576i bk9: 0a 140544i bk10: 0a 140803i bk11: 0a 140805i bk12: 0a 140818i bk13: 0a 140770i bk14: 0a 140781i bk15: 0a 140795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.153605
Bank_Level_Parallism_Col = 1.153360
Bank_Level_Parallism_Ready = 1.046626
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.113132 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6503 
Wasted_Row = 396 
Idle = 126583 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 432 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6349 
rwq = 0 
CCDLc_limit_alone = 6349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057836 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001221 
queue_avg = 0.240965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.240965
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133397 n_act=54 n_pre=38 n_ref_event=0 n_req=3019 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8107 bw_util=0.05726
n_activity=17074 dram_eff=0.4748
bk0: 0a 140763i bk1: 0a 140792i bk2: 0a 140803i bk3: 0a 140800i bk4: 0a 140565i bk5: 0a 140488i bk6: 0a 140534i bk7: 0a 140527i bk8: 0a 140643i bk9: 0a 140581i bk10: 0a 140817i bk11: 0a 140797i bk12: 0a 140774i bk13: 0a 140759i bk14: 0a 140816i bk15: 0a 140806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982113
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982113
Bank_Level_Parallism = 1.144132
Bank_Level_Parallism_Col = 1.143916
Bank_Level_Parallism_Ready = 1.041199
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.114062 

BW Util details:
bwutil = 0.057257 
total_CMD = 141589 
util_bw = 8107 
Wasted_Col = 6510 
Wasted_Row = 397 
Idle = 126575 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 444 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6272 
rwq = 0 
CCDLc_limit_alone = 6272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133397 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8107 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3019 
total_req = 8107 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8107 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057257 
Either_Row_CoL_Bus_Util = 0.057858 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.000854 
queue_avg = 0.235604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.235604
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133398 n_act=54 n_pre=38 n_ref_event=0 n_req=3021 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8109 bw_util=0.05727
n_activity=17089 dram_eff=0.4745
bk0: 0a 140745i bk1: 0a 140745i bk2: 0a 140809i bk3: 0a 140771i bk4: 0a 140480i bk5: 0a 140550i bk6: 0a 140554i bk7: 0a 140531i bk8: 0a 140542i bk9: 0a 140553i bk10: 0a 140809i bk11: 0a 140803i bk12: 0a 140771i bk13: 0a 140784i bk14: 0a 140751i bk15: 0a 140785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982125
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982125
Bank_Level_Parallism = 1.155888
Bank_Level_Parallism_Col = 1.152335
Bank_Level_Parallism_Ready = 1.059933
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.105703 

BW Util details:
bwutil = 0.057271 
total_CMD = 141589 
util_bw = 8109 
Wasted_Col = 6645 
Wasted_Row = 353 
Idle = 126482 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 440 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6534 
rwq = 0 
CCDLc_limit_alone = 6534 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133398 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8109 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3021 
total_req = 8109 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8109 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057271 
Either_Row_CoL_Bus_Util = 0.057851 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.001221 
queue_avg = 0.240718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.240718
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=141589 n_nop=133397 n_act=54 n_pre=38 n_ref_event=0 n_req=3023 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=8111 bw_util=0.05729
n_activity=16954 dram_eff=0.4784
bk0: 0a 140754i bk1: 0a 140766i bk2: 0a 140778i bk3: 0a 140753i bk4: 0a 140520i bk5: 0a 140571i bk6: 0a 140557i bk7: 0a 140515i bk8: 0a 140571i bk9: 0a 140623i bk10: 0a 140805i bk11: 0a 140796i bk12: 0a 140784i bk13: 0a 140787i bk14: 0a 140749i bk15: 0a 140761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982137
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.982137
Bank_Level_Parallism = 1.158988
Bank_Level_Parallism_Col = 1.156359
Bank_Level_Parallism_Ready = 1.059302
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.121628 

BW Util details:
bwutil = 0.057286 
total_CMD = 141589 
util_bw = 8111 
Wasted_Col = 6501 
Wasted_Row = 364 
Idle = 126613 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 424 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6336 
rwq = 0 
CCDLc_limit_alone = 6336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141589 
n_nop = 133397 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 8111 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 3023 
total_req = 8111 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 8111 
Row_Bus_Util =  0.000650 
CoL_Bus_Util = 0.057286 
Either_Row_CoL_Bus_Util = 0.057858 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.001343 
queue_avg = 0.232356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.232356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55626, Miss = 28472, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56074, Miss = 28487, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 55740, Miss = 28472, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 55842, Miss = 28472, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 55677, Miss = 28477, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 55882, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 55712, Miss = 28471, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 55989, Miss = 28470, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 55681, Miss = 28471, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56042, Miss = 28477, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 55630, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 55990, Miss = 28470, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 55586, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 55940, Miss = 28471, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 55731, Miss = 28480, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 55979, Miss = 28466, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 55680, Miss = 28472, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 56106, Miss = 28480, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 55756, Miss = 28472, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 55763, Miss = 28479, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 55810, Miss = 28470, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 55584, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 55776, Miss = 28484, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 55481, Miss = 28471, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 55852, Miss = 28464, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 55403, Miss = 28470, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 55861, Miss = 28471, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 55519, Miss = 28477, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 55848, Miss = 28471, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 55614, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 55821, Miss = 28371, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 55658, Miss = 28472, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 55713, Miss = 28338, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 55586, Miss = 28466, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 55635, Miss = 28336, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 55542, Miss = 28486, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 55647, Miss = 28335, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 55464, Miss = 28471, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 55667, Miss = 28342, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 55568, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 55910, Miss = 28451, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 55645, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56012, Miss = 28464, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 55554, Miss = 28477, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56001, Miss = 28472, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 55571, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56023, Miss = 28480, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 55527, Miss = 28472, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 56005, Miss = 28480, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 55545, Miss = 28472, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 56039, Miss = 28472, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 55596, Miss = 28472, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56024, Miss = 28470, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 55622, Miss = 28478, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 55923, Miss = 28470, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 55612, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 55932, Miss = 28477, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 55632, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 55866, Miss = 28470, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 55609, Miss = 28471, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 55924, Miss = 28465, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 55680, Miss = 28478, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 56049, Miss = 28473, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 55641, Miss = 28472, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3568417
L2_total_cache_misses = 1821600
L2_total_cache_miss_rate = 0.5105
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 61328
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1628352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1794473
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57137
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 61328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3449952
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.166
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3771169
icnt_total_pkts_simt_to_mem=3725173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3725173
Req_Network_cycles = 188563
Req_Network_injected_packets_per_cycle =      19.7556 
Req_Network_conflicts_per_cycle =      11.1315
Req_Network_conflicts_per_cycle_util =      11.7380
Req_Bank_Level_Parallism =      20.8321
Req_Network_in_buffer_full_per_cycle =       1.4221
Req_Network_in_buffer_avg_util =      64.2078
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3087

Reply_Network_injected_packets_num = 3771169
Reply_Network_cycles = 188563
Reply_Network_injected_packets_per_cycle =       19.9995
Reply_Network_conflicts_per_cycle =       14.3672
Reply_Network_conflicts_per_cycle_util =      15.0604
Reply_Bank_Level_Parallism =      20.9644
Reply_Network_in_buffer_full_per_cycle =       0.0030
Reply_Network_in_buffer_avg_util =      12.3473
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2500
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 32 sec (1652 sec)
gpgpu_simulation_rate = 135955 (inst/sec)
gpgpu_simulation_rate = 114 (cycle/sec)
gpgpu_silicon_slowdown = 9929824x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
