{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612089779740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612089779740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 11:42:59 2021 " "Processing started: Sun Jan 31 11:42:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612089779740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089779740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089779740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612089780317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612089780317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grafic_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grafic_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grafic_gen-rtl " "Found design unit 1: grafic_gen-rtl" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792241 ""} { "Info" "ISGN_ENTITY_NAME" "1 grafic_gen " "Found entity 1: grafic_gen" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dez-rtl " "Found design unit 1: bin2dez-rtl" {  } { { "double_dabble.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/double_dabble.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792244 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dez " "Found entity 1: bin2dez" {  } { { "double_dabble.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/double_dabble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792246 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-rtl " "Found design unit 1: sync-rtl" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792248 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/ch1adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ch1adc/synthesis/ch1adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ch1ADC-rtl " "Found design unit 1: Ch1ADC-rtl" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ch1ADC " "Found entity 1: Ch1ADC" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1612089792263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Ch1ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/ch1adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/ch1adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ch1ADC_adc_mega_0 " "Found entity 1: Ch1ADC_adc_mega_0" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_const_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de10_lite_const_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_const_pkg " "Found design unit 1: DE10_Lite_const_pkg" {  } { { "DE10_LITE_const_pkg.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE_const_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite-rtl " "Found design unit 1: DE10_Lite-rtl" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792295 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite " "Found entity 1: DE10_Lite" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE " "Elaborating entity \"DE10_LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612089792491 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] DE10_LITE.vhd(22) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at DE10_LITE.vhd(22)" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792514 "|DE10_LITE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce debounce:I_DEBOUNCE_KEY1 A:rtl " "Elaborating entity \"debounce\" using architecture \"A:rtl\" for hierarchy \"debounce:I_DEBOUNCE_KEY1\"" {  } { { "DE10_LITE.vhd" "I_DEBOUNCE_KEY1" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync sync:I_VGA_CONTROL A:rtl " "Elaborating entity \"sync\" using architecture \"A:rtl\" for hierarchy \"sync:I_VGA_CONTROL\"" {  } { { "DE10_LITE.vhd" "I_VGA_CONTROL" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n sync3.vhd(52) " "VHDL Process Statement warning at sync3.vhd(52): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612089792584 "|DE10_LITE|sync:I_VGA_CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n sync3.vhd(133) " "VHDL Process Statement warning at sync3.vhd(133): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612089792585 "|DE10_LITE|sync:I_VGA_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ch1ADC Ch1ADC:ADC " "Elaborating entity \"Ch1ADC\" for hierarchy \"Ch1ADC:ADC\"" {  } { { "DE10_LITE.vhd" "ADC" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ch1ADC_adc_mega_0 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0 " "Elaborating entity \"Ch1ADC_adc_mega_0\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\"" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "adc_mega_0" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792722 ""}  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612089792722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089792802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089792802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612089792834 "|DE10_LITE|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089792861 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612089792861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089792864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793107 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612089793107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612089793546 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612089793546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612089793607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grafic_gen grafic_gen:grafic_generator " "Elaborating entity \"grafic_gen\" for hierarchy \"grafic_gen:grafic_generator\"" {  } { { "DE10_LITE.vhd" "grafic_generator" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n grafic_gen.vhd(40) " "VHDL Process Statement warning at grafic_gen.vhd(40): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612089793620 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GREEN_out grafic_gen.vhd(37) " "VHDL Process Statement warning at grafic_gen.vhd(37): inferring latch(es) for signal or variable \"GREEN_out\", which holds its previous value in one or more paths through the process" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612089793620 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BLUE_out grafic_gen.vhd(37) " "VHDL Process Statement warning at grafic_gen.vhd(37): inferring latch(es) for signal or variable \"BLUE_out\", which holds its previous value in one or more paths through the process" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612089793620 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[0\] grafic_gen.vhd(37) " "Inferred latch for \"BLUE_out\[0\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[1\] grafic_gen.vhd(37) " "Inferred latch for \"BLUE_out\[1\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[2\] grafic_gen.vhd(37) " "Inferred latch for \"BLUE_out\[2\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[3\] grafic_gen.vhd(37) " "Inferred latch for \"BLUE_out\[3\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[0\] grafic_gen.vhd(37) " "Inferred latch for \"GREEN_out\[0\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[1\] grafic_gen.vhd(37) " "Inferred latch for \"GREEN_out\[1\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[2\] grafic_gen.vhd(37) " "Inferred latch for \"GREEN_out\[2\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[3\] grafic_gen.vhd(37) " "Inferred latch for \"GREEN_out\[3\]\" at grafic_gen.vhd(37)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089793621 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dez bin2dez:Anzeige " "Elaborating entity \"bin2dez\" for hierarchy \"bin2dez:Anzeige\"" {  } { { "DE10_LITE.vhd" "Anzeige" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089793629 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1612089793732 "|DE10_LITE|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089793877 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612089793877 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612089793877 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794167 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612089794167 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612089794167 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089794198 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612089794198 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612089794198 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612089794913 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1612089794913 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 24 -1 0 } } { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 25 -1 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1612089794924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1612089794924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612089795102 "|DE10_Lite|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612089795102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612089795209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1612089795868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.map.smsg " "Generated suppressed messages file C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089796044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612089796318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612089796318 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612089796508 "|DE10_Lite|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612089796508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612089796511 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612089796511 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612089796511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Implemented 477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612089796511 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1612089796511 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612089796511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612089796511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612089796551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 11:43:16 2021 " "Processing ended: Sun Jan 31 11:43:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612089796551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612089796551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612089796551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612089796551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612089798238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612089798239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 11:43:17 2021 " "Processing started: Sun Jan 31 11:43:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612089798239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612089798239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612089798239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612089798574 ""}
{ "Info" "0" "" "Project  = DE10_LITE" {  } {  } 0 0 "Project  = DE10_LITE" 0 0 "Fitter" 0 0 1612089798576 ""}
{ "Info" "0" "" "Revision = DE10_LITE" {  } {  } 0 0 "Revision = DE10_LITE" 0 0 "Fitter" 0 0 1612089798577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612089798709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612089798709 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612089798736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612089798785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612089798785 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612089798892 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612089798892 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612089799138 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612089799171 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612089799473 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612089799473 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799510 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612089799510 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612089799511 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612089799511 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612089799511 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612089799511 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612089799513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612089799513 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612089799524 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612089799619 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612089801119 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612089801119 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1612089801119 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE.SDC " "Reading SDC File: 'DE10_LITE.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612089801122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1612089801124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1612089801124 ""}  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612089801124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1612089801125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1612089801125 ""}  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612089801125 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612089801126 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1612089801126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1612089801126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25MHz " "Node: clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sync:I_VGA_CONTROL\|pt_counter\[2\] clk_25MHz " "Register sync:I_VGA_CONTROL\|pt_counter\[2\] is being clocked by clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612089801129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612089801129 "|DE10_Lite|clk_25MHz"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612089801132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1612089801132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612089801138 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612089801139 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1612089801139 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612089801139 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612089801143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612089801143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " "  40.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612089801143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612089801143 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612089801143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25MHz " "Destination node clk_25MHz" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612089801212 ""}  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612089801212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25MHz  " "Automatically promoted node clk_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25MHz~0 " "Destination node clk_25MHz~0" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612089801212 ""}  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612089801212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:I_DEBOUNCE_KEY0\|BUTTON_out  " "Automatically promoted node debounce:I_DEBOUNCE_KEY0\|BUTTON_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sequencer_on " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sequencer_on" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.readConversionState " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.readConversionState" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.pendingConversionState " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.pendingConversionState" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.idleState " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|currState.idleState" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:I_DEBOUNCE_KEY0\|BUTTON_out~1 " "Destination node debounce:I_DEBOUNCE_KEY0\|BUTTON_out~1" {  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin2dez:Anzeige\|BCD0\[3\]~0 " "Destination node bin2dez:Anzeige\|BCD0\[3\]~0" {  } { { "double_dabble.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/double_dabble.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0~0 " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0~0" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0\[2\]~1 " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0\[2\]~1" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0~2 " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|CH0~2" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|nextState.doneConversionState~0 " "Destination node Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|nextState.doneConversionState~0" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612089801212 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1612089801212 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612089801212 ""}  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612089801212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612089801858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612089801860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612089801860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612089801862 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612089801865 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612089801868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612089801868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612089801869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612089801911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612089801913 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612089801913 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1612089802123 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1612089802206 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612089802206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612089802207 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612089802226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612089804824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612089805039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612089805085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612089807134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612089807134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612089808150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612089810038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612089810038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612089810724 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612089810724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612089810728 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612089810968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612089810993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612089811730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612089811730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612089812878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612089813981 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612089814478 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 MAX 10 " "49 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612089815379 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1612089815379 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_HS " "Pin VGA_HS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1612089815384 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_VS " "Pin VGA_VS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1612089815384 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612089815384 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1612089815384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.fit.smsg " "Generated suppressed messages file C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612089815535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5387 " "Peak virtual memory: 5387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612089816121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 11:43:36 2021 " "Processing ended: Sun Jan 31 11:43:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612089816121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612089816121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612089816121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612089816121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612089817566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612089817566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 11:43:37 2021 " "Processing started: Sun Jan 31 11:43:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612089817566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612089817566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612089817566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612089817995 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612089820045 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612089820201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612089821342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 11:43:41 2021 " "Processing ended: Sun Jan 31 11:43:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612089821342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612089821342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612089821342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612089821342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612089821982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612089822811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612089822811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 11:43:42 2021 " "Processing started: Sun Jan 31 11:43:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612089822811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612089822811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE -c DE10_LITE " "Command: quartus_sta DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612089822811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612089822966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612089823233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612089823234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823282 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612089823596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612089823596 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1612089823596 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE.SDC " "Reading SDC File: 'DE10_LITE.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612089823600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1612089823601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1612089823602 ""}  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1612089823602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1612089823602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1612089823603 ""}  } { { "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1612089823603 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612089823603 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089823603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1612089823603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25MHz " "Node: clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sync:I_VGA_CONTROL\|pt_counter\[2\] clk_25MHz " "Register sync:I_VGA_CONTROL\|pt_counter\[2\] is being clocked by clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612089823608 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612089823608 "|DE10_Lite|clk_25MHz"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612089823609 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612089823609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089823611 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612089823612 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089823612 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612089823615 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612089823634 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1612089823641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612089823644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -882.339 " "Worst-case setup slack is -882.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -882.339           -8822.316 MAX10_CLK1_50  " " -882.339           -8822.316 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -4.058 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -1.007              -4.058 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 MAX10_CLK1_50  " "    0.248               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.872               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    5.872               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.173 " "Worst-case recovery slack is 16.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.173               0.000 MAX10_CLK1_50  " "   16.173               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.799 " "Worst-case removal slack is 2.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799               0.000 MAX10_CLK1_50  " "    2.799               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.490 " "Worst-case minimum pulse width slack is 9.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 MAX10_CLK1_50  " "    9.490               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.575               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   14.575               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089823659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089823659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.945 ns " "Worst Case Available Settling Time: 34.945 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089823671 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089823671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612089823677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612089823708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612089824915 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25MHz " "Node: clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sync:I_VGA_CONTROL\|pt_counter\[2\] clk_25MHz " "Register sync:I_VGA_CONTROL\|pt_counter\[2\] is being clocked by clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612089825050 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612089825050 "|DE10_Lite|clk_25MHz"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612089825052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612089825052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825053 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612089825054 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612089825068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -874.226 " "Worst-case setup slack is -874.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -874.226           -8741.340 MAX10_CLK1_50  " " -874.226           -8741.340 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 MAX10_CLK1_50  " "    0.247               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.609               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.609               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.515 " "Worst-case recovery slack is 16.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.515               0.000 MAX10_CLK1_50  " "   16.515               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.558 " "Worst-case removal slack is 2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.558               0.000 MAX10_CLK1_50  " "    2.558               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.506 " "Worst-case minimum pulse width slack is 9.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.506               0.000 MAX10_CLK1_50  " "    9.506               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.631               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   14.631               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.373 ns " "Worst Case Available Settling Time: 35.373 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825098 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612089825104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_25MHz " "Node: clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sync:I_VGA_CONTROL\|pt_counter\[2\] clk_25MHz " "Register sync:I_VGA_CONTROL\|pt_counter\[2\] is being clocked by clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612089825307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612089825307 "|DE10_Lite|clk_25MHz"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: ADC\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612089825308 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612089825308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825309 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 20.000 found on PLL node: ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612089825310 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612089825312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -834.195 " "Worst-case setup slack is -834.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -834.195           -8341.434 MAX10_CLK1_50  " " -834.195           -8341.434 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.440               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    6.440               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.225 " "Worst-case hold slack is -0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.097 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -0.225              -1.097 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 MAX10_CLK1_50  " "    0.102               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.014 " "Worst-case recovery slack is 18.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.014               0.000 MAX10_CLK1_50  " "   18.014               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.400 " "Worst-case removal slack is 1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.400               0.000 MAX10_CLK1_50  " "    1.400               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 MAX10_CLK1_50  " "    9.265               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.903               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   14.903               0.000 ADC\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612089825329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612089825329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.800 ns " "Worst Case Available Settling Time: 37.800 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612089825340 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612089825340 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612089826712 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612089826713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612089826782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 11:43:46 2021 " "Processing ended: Sun Jan 31 11:43:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612089826782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612089826782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612089826782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612089826782 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 193 s " "Quartus Prime Full Compilation was successful. 0 errors, 193 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612089827491 ""}
