    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Dir
Dir__0__DM__MASK EQU 0x38000
Dir__0__DM__SHIFT EQU 15
Dir__0__DR EQU CYREG_PRT2_DR
Dir__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Dir__0__HSIOM_MASK EQU 0x00F00000
Dir__0__HSIOM_SHIFT EQU 20
Dir__0__INTCFG EQU CYREG_PRT2_INTCFG
Dir__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Dir__0__MASK EQU 0x20
Dir__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Dir__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Dir__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Dir__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Dir__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Dir__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Dir__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Dir__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Dir__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Dir__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Dir__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Dir__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Dir__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Dir__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Dir__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Dir__0__PC EQU CYREG_PRT2_PC
Dir__0__PC2 EQU CYREG_PRT2_PC2
Dir__0__PORT EQU 2
Dir__0__PS EQU CYREG_PRT2_PS
Dir__0__SHIFT EQU 5
Dir__DR EQU CYREG_PRT2_DR
Dir__INTCFG EQU CYREG_PRT2_INTCFG
Dir__INTSTAT EQU CYREG_PRT2_INTSTAT
Dir__MASK EQU 0x20
Dir__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Dir__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Dir__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Dir__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Dir__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Dir__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Dir__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Dir__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Dir__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Dir__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Dir__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Dir__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Dir__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Dir__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Dir__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Dir__PC EQU CYREG_PRT2_PC
Dir__PC2 EQU CYREG_PRT2_PC2
Dir__PORT EQU 2
Dir__PS EQU CYREG_PRT2_PS
Dir__SHIFT EQU 5

; Step
Step__0__DM__MASK EQU 0x1C0000
Step__0__DM__SHIFT EQU 18
Step__0__DR EQU CYREG_PRT2_DR
Step__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Step__0__HSIOM_MASK EQU 0x0F000000
Step__0__HSIOM_SHIFT EQU 24
Step__0__INTCFG EQU CYREG_PRT2_INTCFG
Step__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Step__0__MASK EQU 0x40
Step__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step__0__PC EQU CYREG_PRT2_PC
Step__0__PC2 EQU CYREG_PRT2_PC2
Step__0__PORT EQU 2
Step__0__PS EQU CYREG_PRT2_PS
Step__0__SHIFT EQU 6
Step__DR EQU CYREG_PRT2_DR
Step__INTCFG EQU CYREG_PRT2_INTCFG
Step__INTSTAT EQU CYREG_PRT2_INTSTAT
Step__MASK EQU 0x40
Step__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Step__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Step__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Step__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Step__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Step__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Step__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Step__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Step__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Step__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Step__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Step__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Step__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Step__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Step__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Step__PC EQU CYREG_PRT2_PC
Step__PC2 EQU CYREG_PRT2_PC2
Step__PORT EQU 2
Step__PS EQU CYREG_PRT2_PS
Step__SHIFT EQU 6

; QuadA
QuadA__0__DM__MASK EQU 0x1C0000
QuadA__0__DM__SHIFT EQU 18
QuadA__0__DR EQU CYREG_PRT0_DR
QuadA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
QuadA__0__HSIOM_MASK EQU 0x0F000000
QuadA__0__HSIOM_SHIFT EQU 24
QuadA__0__INTCFG EQU CYREG_PRT0_INTCFG
QuadA__0__INTSTAT EQU CYREG_PRT0_INTSTAT
QuadA__0__MASK EQU 0x40
QuadA__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
QuadA__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
QuadA__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
QuadA__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
QuadA__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
QuadA__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
QuadA__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
QuadA__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
QuadA__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
QuadA__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
QuadA__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
QuadA__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
QuadA__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
QuadA__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
QuadA__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
QuadA__0__PC EQU CYREG_PRT0_PC
QuadA__0__PC2 EQU CYREG_PRT0_PC2
QuadA__0__PORT EQU 0
QuadA__0__PS EQU CYREG_PRT0_PS
QuadA__0__SHIFT EQU 6
QuadA__DR EQU CYREG_PRT0_DR
QuadA__INTCFG EQU CYREG_PRT0_INTCFG
QuadA__INTSTAT EQU CYREG_PRT0_INTSTAT
QuadA__MASK EQU 0x40
QuadA__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
QuadA__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
QuadA__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
QuadA__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
QuadA__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
QuadA__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
QuadA__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
QuadA__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
QuadA__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
QuadA__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
QuadA__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
QuadA__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
QuadA__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
QuadA__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
QuadA__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
QuadA__PC EQU CYREG_PRT0_PC
QuadA__PC2 EQU CYREG_PRT0_PC2
QuadA__PORT EQU 0
QuadA__PS EQU CYREG_PRT0_PS
QuadA__SHIFT EQU 6

; QuadB
QuadB__0__DM__MASK EQU 0x38000
QuadB__0__DM__SHIFT EQU 15
QuadB__0__DR EQU CYREG_PRT0_DR
QuadB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
QuadB__0__HSIOM_MASK EQU 0x00F00000
QuadB__0__HSIOM_SHIFT EQU 20
QuadB__0__INTCFG EQU CYREG_PRT0_INTCFG
QuadB__0__INTSTAT EQU CYREG_PRT0_INTSTAT
QuadB__0__MASK EQU 0x20
QuadB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
QuadB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
QuadB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
QuadB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
QuadB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
QuadB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
QuadB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
QuadB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
QuadB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
QuadB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
QuadB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
QuadB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
QuadB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
QuadB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
QuadB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
QuadB__0__PC EQU CYREG_PRT0_PC
QuadB__0__PC2 EQU CYREG_PRT0_PC2
QuadB__0__PORT EQU 0
QuadB__0__PS EQU CYREG_PRT0_PS
QuadB__0__SHIFT EQU 5
QuadB__DR EQU CYREG_PRT0_DR
QuadB__INTCFG EQU CYREG_PRT0_INTCFG
QuadB__INTSTAT EQU CYREG_PRT0_INTSTAT
QuadB__MASK EQU 0x20
QuadB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
QuadB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
QuadB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
QuadB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
QuadB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
QuadB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
QuadB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
QuadB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
QuadB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
QuadB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
QuadB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
QuadB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
QuadB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
QuadB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
QuadB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
QuadB__PC EQU CYREG_PRT0_PC
QuadB__PC2 EQU CYREG_PRT0_PC2
QuadB__PORT EQU 0
QuadB__PS EQU CYREG_PRT0_PS
QuadB__SHIFT EQU 5

; LedPin
LedPin__0__DM__MASK EQU 0x1C0000
LedPin__0__DM__SHIFT EQU 18
LedPin__0__DR EQU CYREG_PRT1_DR
LedPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LedPin__0__HSIOM_MASK EQU 0x0F000000
LedPin__0__HSIOM_SHIFT EQU 24
LedPin__0__INTCFG EQU CYREG_PRT1_INTCFG
LedPin__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LedPin__0__MASK EQU 0x40
LedPin__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LedPin__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LedPin__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LedPin__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LedPin__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LedPin__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LedPin__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LedPin__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LedPin__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LedPin__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LedPin__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LedPin__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LedPin__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LedPin__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LedPin__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LedPin__0__PC EQU CYREG_PRT1_PC
LedPin__0__PC2 EQU CYREG_PRT1_PC2
LedPin__0__PORT EQU 1
LedPin__0__PS EQU CYREG_PRT1_PS
LedPin__0__SHIFT EQU 6
LedPin__DR EQU CYREG_PRT1_DR
LedPin__INTCFG EQU CYREG_PRT1_INTCFG
LedPin__INTSTAT EQU CYREG_PRT1_INTSTAT
LedPin__MASK EQU 0x40
LedPin__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LedPin__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LedPin__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LedPin__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LedPin__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LedPin__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LedPin__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LedPin__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LedPin__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LedPin__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LedPin__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LedPin__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LedPin__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LedPin__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LedPin__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LedPin__PC EQU CYREG_PRT1_PC
LedPin__PC2 EQU CYREG_PRT1_PC2
LedPin__PORT EQU 1
LedPin__PS EQU CYREG_PRT1_PS
LedPin__SHIFT EQU 6

; MotorA
MotorA__0__DM__MASK EQU 0x07
MotorA__0__DM__SHIFT EQU 0
MotorA__0__DR EQU CYREG_PRT0_DR
MotorA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorA__0__HSIOM_MASK EQU 0x0000000F
MotorA__0__HSIOM_SHIFT EQU 0
MotorA__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorA__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorA__0__MASK EQU 0x01
MotorA__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MotorA__0__OUT_SEL_SHIFT EQU 0
MotorA__0__OUT_SEL_VAL EQU 0
MotorA__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorA__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorA__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorA__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorA__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorA__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorA__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorA__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorA__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorA__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorA__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorA__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorA__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorA__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorA__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorA__0__PC EQU CYREG_PRT0_PC
MotorA__0__PC2 EQU CYREG_PRT0_PC2
MotorA__0__PORT EQU 0
MotorA__0__PS EQU CYREG_PRT0_PS
MotorA__0__SHIFT EQU 0
MotorA__DR EQU CYREG_PRT0_DR
MotorA__INTCFG EQU CYREG_PRT0_INTCFG
MotorA__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorA__MASK EQU 0x01
MotorA__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorA__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorA__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorA__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorA__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorA__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorA__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorA__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorA__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorA__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorA__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorA__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorA__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorA__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorA__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorA__PC EQU CYREG_PRT0_PC
MotorA__PC2 EQU CYREG_PRT0_PC2
MotorA__PORT EQU 0
MotorA__PS EQU CYREG_PRT0_PS
MotorA__SHIFT EQU 0

; MotorB
MotorB__0__DM__MASK EQU 0x38
MotorB__0__DM__SHIFT EQU 3
MotorB__0__DR EQU CYREG_PRT0_DR
MotorB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorB__0__HSIOM_MASK EQU 0x000000F0
MotorB__0__HSIOM_SHIFT EQU 4
MotorB__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorB__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorB__0__MASK EQU 0x02
MotorB__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MotorB__0__OUT_SEL_SHIFT EQU 2
MotorB__0__OUT_SEL_VAL EQU 1
MotorB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorB__0__PC EQU CYREG_PRT0_PC
MotorB__0__PC2 EQU CYREG_PRT0_PC2
MotorB__0__PORT EQU 0
MotorB__0__PS EQU CYREG_PRT0_PS
MotorB__0__SHIFT EQU 1
MotorB__DR EQU CYREG_PRT0_DR
MotorB__INTCFG EQU CYREG_PRT0_INTCFG
MotorB__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorB__MASK EQU 0x02
MotorB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorB__PC EQU CYREG_PRT0_PC
MotorB__PC2 EQU CYREG_PRT0_PC2
MotorB__PORT EQU 0
MotorB__PS EQU CYREG_PRT0_PS
MotorB__SHIFT EQU 1

; UART_1_rx
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

; UART_1_SCB
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_1_SCB_IRQ
UART_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_1_SCB_IRQ__INTC_MASK EQU 0x400
UART_1_SCB_IRQ__INTC_NUMBER EQU 10
UART_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_SCBCLK
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

; UART_1_tx
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B01

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A00

; MotorPWM_cy_m0s8_tcpwm_1
MotorPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
MotorPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
MotorPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
MotorPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
MotorPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
MotorPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
MotorPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
MotorPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
MotorPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
MotorPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
MotorPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
MotorPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
MotorPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
MotorPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
MotorPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; PIDTimer_cy_m0s8_tcpwm_1
PIDTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PIDTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PIDTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PIDTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PIDTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PIDTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PIDTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PIDTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PIDTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PIDTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PIDTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PIDTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PIDTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PIDTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PIDTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; QuadDec_1_cy_m0s8_tcpwm_1
QuadDec_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
QuadDec_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
QuadDec_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
QuadDec_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; PIDLoopInt
PIDLoopInt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PIDLoopInt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PIDLoopInt__INTC_MASK EQU 0x10000
PIDLoopInt__INTC_NUMBER EQU 16
PIDLoopInt__INTC_PRIOR_MASK EQU 0xC0
PIDLoopInt__INTC_PRIOR_NUM EQU 2
PIDLoopInt__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PIDLoopInt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PIDLoopInt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SerialDataInt
SerialDataInt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SerialDataInt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SerialDataInt__INTC_MASK EQU 0x20000
SerialDataInt__INTC_NUMBER EQU 17
SerialDataInt__INTC_PRIOR_MASK EQU 0xC000
SerialDataInt__INTC_PRIOR_NUM EQU 3
SerialDataInt__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
SerialDataInt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SerialDataInt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; StepDirCounter_CounterUDB
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
StepDirCounter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StepDirCounter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StepDirCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
StepDirCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
StepDirCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
StepDirCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
StepDirCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
StepDirCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
StepDirCounter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
StepDirCounter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
StepDirCounter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
StepDirCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
StepDirCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
StepDirCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
StepDirCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
StepDirCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
StepDirCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StepDirCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; MotorControlReg
MotorControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
MotorControlReg_Sync_ctrl_reg__0__POS EQU 0
MotorControlReg_Sync_ctrl_reg__1__MASK EQU 0x02
MotorControlReg_Sync_ctrl_reg__1__POS EQU 1
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
MotorControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
MotorControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
MotorControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
MotorControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
MotorControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
MotorControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
MotorControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
MotorControlReg_Sync_ctrl_reg__MASK EQU 0x03
MotorControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
MotorControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
MotorControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

; QuadCounterWrap
QuadCounterWrap__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
QuadCounterWrap__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
QuadCounterWrap__INTC_MASK EQU 0x80000
QuadCounterWrap__INTC_NUMBER EQU 19
QuadCounterWrap__INTC_PRIOR_MASK EQU 0xC0000000
QuadCounterWrap__INTC_PRIOR_NUM EQU 0
QuadCounterWrap__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
QuadCounterWrap__INTC_SET_EN_REG EQU CYREG_CM0_ISER
QuadCounterWrap__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SerialDataTimer_cy_m0s8_tcpwm_1
SerialDataTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
SerialDataTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
SerialDataTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
SerialDataTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
SerialDataTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
SerialDataTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
SerialDataTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
SerialDataTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
SerialDataTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
SerialDataTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
SerialDataTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
SerialDataTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
SerialDataTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
SerialDataTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
SerialDataTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; StepDirCounterWrap
StepDirCounterWrap__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StepDirCounterWrap__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StepDirCounterWrap__INTC_MASK EQU 0x01
StepDirCounterWrap__INTC_NUMBER EQU 0
StepDirCounterWrap__INTC_PRIOR_MASK EQU 0xC0
StepDirCounterWrap__INTC_PRIOR_NUM EQU 1
StepDirCounterWrap__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StepDirCounterWrap__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StepDirCounterWrap__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
