// Seed: 2617532859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_10;
  assign id_9 = 1;
  wire id_11;
endmodule
module module_1 (
    output tri1  module_1,
    input  tri0  id_1,
    input  wor   id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = |id_1;
  id_6(
      1, 1, 1
  );
  wire id_7;
  wire id_8;
endmodule
