# 4deepFIFO in Verilog
This project implements a simple FIFO (First-In-First-Out) memory block with a queue size of 4 using Verilog.
Code designed and Simulated using Xilinx Vivado.
