\hypertarget{struct_d_m_a___type_def}{\section{D\-M\-A\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}}
}


{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{I\-F\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{L\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{H\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{L\-I\-F\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{H\-I\-F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 793 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-F\-C\-R@{H\-I\-F\-C\-R}}
\index{H\-I\-F\-C\-R@{H\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-H\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}
D\-M\-A high interrupt flag clear register, Address offset\-: 0x0\-C 

Definition at line 481 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!H\-I\-S\-R@{H\-I\-S\-R}}
\index{H\-I\-S\-R@{H\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{H\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-H\-I\-S\-R}}\label{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}
D\-M\-A high interrupt status register, Address offset\-: 0x04 

Definition at line 479 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!I\-F\-C\-R@{I\-F\-C\-R}}
\index{I\-F\-C\-R@{I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}
D\-M\-A interrupt clear flag register, Address offset\-: 0x04 

Definition at line 796 of file stm32f10x.\-h.

\hypertarget{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-I\-S\-R}}\label{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}
D\-M\-A interrupt status register, Address offset\-: 0x00 

Definition at line 795 of file stm32f10x.\-h.

\hypertarget{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-F\-C\-R@{L\-I\-F\-C\-R}}
\index{L\-I\-F\-C\-R@{L\-I\-F\-C\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-L\-I\-F\-C\-R}}\label{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}
D\-M\-A low interrupt flag clear register, Address offset\-: 0x08 

Definition at line 480 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{\index{D\-M\-A\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Type\-Def}!L\-I\-S\-R@{L\-I\-S\-R}}
\index{L\-I\-S\-R@{L\-I\-S\-R}!DMA_TypeDef@{D\-M\-A\-\_\-\-Type\-Def}}
\subsubsection[{L\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Type\-Def\-::\-L\-I\-S\-R}}\label{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}
D\-M\-A low interrupt status register, Address offset\-: 0x00 

Definition at line 478 of file stm32f4xx.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
