<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-08-31T01:40:24Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>chipsalliance/aib-phy-hardware</title>
    <updated>2022-08-31T01:40:24Z</updated>
    <id>tag:github.com,2022-08-31:/chipsalliance/aib-phy-hardware</id>
    <link href="https://github.com/chipsalliance/aib-phy-hardware" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Advanced Interface Bus (AIB) die-to-die hardware open source&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>alexforencich/verilog-uart</title>
    <updated>2022-08-31T01:40:24Z</updated>
    <id>tag:github.com,2022-08-31:/alexforencich/verilog-uart</id>
    <link href="https://github.com/alexforencich/verilog-uart" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Verilog UART&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>