//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_61
.address_size 64

	// .globl	fusion_1231
.shared .align 4 .b8 shared_cache_0[4224];
.shared .align 4 .b8 shared_cache_01[128];
.shared .align 4 .b8 shared_cache_02[128];
.shared .align 4 .b8 shared_cache_03[128];
.shared .align 4 .b8 shared_cache_04[4224];
.shared .align 4 .b8 shared_cache_05[128];
.shared .align 4 .b8 shared_cache_06[4224];
.shared .align 4 .b8 shared_cache_07[128];
.shared .align 4 .b8 shared_cache_08[128];
.shared .align 4 .b8 shared_cache_09[128];
.shared .align 4 .b8 shared_cache_010[4224];
.shared .align 4 .b8 shared_cache_011[128];
.shared .align 4 .b8 shared_cache_012[128];
.shared .align 4 .b8 shared_cache_013[128];
.shared .align 4 .b8 shared_cache_014[4224];
.shared .align 4 .b8 shared_cache_015[128];
.shared .align 4 .b8 shared_cache_016[128];
.shared .align 4 .b8 shared_cache_017[128];
.shared .align 4 .b8 shared_cache_018[4224];
.shared .align 4 .b8 shared_cache_019[128];
.shared .align 4 .b8 shared_cache_020[128];
.shared .align 4 .b8 shared_cache_021[128];
.shared .align 4 .b8 shared_cache_022[4224];
.shared .align 4 .b8 shared_cache_023[128];
.shared .align 4 .b8 shared_cache_024[128];
.shared .align 4 .b8 shared_cache_025[128];
.shared .align 4 .b8 shared_cache_026[4224];
.shared .align 4 .b8 shared_cache_027[128];
.shared .align 4 .b8 shared_cache_028[128];
.shared .align 4 .b8 shared_cache_029[128];
.shared .align 4 .b8 shared_cache_030[4224];
.shared .align 4 .b8 shared_cache_031[128];
.shared .align 4 .b8 shared_cache_032[128];
.shared .align 4 .b8 shared_cache_033[128];
.shared .align 4 .b8 shared_cache_034[4224];
.shared .align 4 .b8 shared_cache_035[128];
.shared .align 4 .b8 shared_cache_036[128];
.shared .align 4 .b8 shared_cache_037[128];
.shared .align 4 .b8 shared_cache_038[4224];
.shared .align 4 .b8 shared_cache_039[128];
.shared .align 4 .b8 shared_cache_040[128];
.shared .align 4 .b8 shared_cache_041[128];
.shared .align 4 .b8 shared_cache_042[4224];
.shared .align 4 .b8 shared_cache_043[128];
.shared .align 4 .b8 shared_cache_044[4224];
.shared .align 4 .b8 shared_cache_045[128];
.shared .align 4 .b8 shared_cache_046[128];
.shared .align 4 .b8 shared_cache_047[128];
.shared .align 4 .b8 shared_cache_048[4224];
.shared .align 4 .b8 shared_cache_049[128];
.shared .align 4 .b8 shared_cache_050[128];
.shared .align 4 .b8 shared_cache_051[128];
.shared .align 4 .b8 shared_cache_052[4224];
.shared .align 4 .b8 shared_cache_053[128];
.shared .align 4 .b8 shared_cache_054[128];
.shared .align 4 .b8 shared_cache_055[128];
.shared .align 4 .b8 shared_cache_056[4224];
.shared .align 4 .b8 shared_cache_057[128];
.shared .align 4 .b8 shared_cache_058[128];
.shared .align 4 .b8 shared_cache_059[128];
.shared .align 4 .b8 shared_cache_060[4224];
.shared .align 4 .b8 shared_cache_061[128];
.shared .align 4 .b8 shared_cache_062[128];
.shared .align 4 .b8 shared_cache_063[128];
.shared .align 4 .b8 shared_cache_064[4224];
.shared .align 4 .b8 shared_cache_065[128];
.shared .align 4 .b8 shared_cache_066[128];
.shared .align 4 .b8 shared_cache_067[128];
.shared .align 4 .b8 shared_cache_068[4224];
.shared .align 4 .b8 shared_cache_069[128];
.shared .align 4 .b8 shared_cache_070[128];
.shared .align 4 .b8 shared_cache_071[128];
.shared .align 4 .b8 shared_cache_072[4224];
.shared .align 4 .b8 shared_cache_073[128];
.shared .align 4 .b8 shared_cache_074[128];
.shared .align 4 .b8 shared_cache_075[128];
.shared .align 4 .b8 shared_cache_076[4224];
.shared .align 4 .b8 shared_cache_077[128];
.shared .align 4 .b8 shared_cache_078[128];
.shared .align 4 .b8 shared_cache_079[128];
.shared .align 4 .b8 shared_cache_080[4224];
.shared .align 4 .b8 shared_cache_081[128];
.shared .align 4 .b8 shared_cache_082[128];
.shared .align 4 .b8 shared_cache_083[128];
.shared .align 4 .b8 shared_cache_084[4224];
.shared .align 4 .b8 shared_cache_085[128];
.shared .align 4 .b8 shared_cache_086[128];
.shared .align 4 .b8 shared_cache_087[128];
.shared .align 4 .b8 shared_cache_088[4224];
.shared .align 4 .b8 shared_cache_089[128];
.shared .align 4 .b8 shared_cache_090[128];
.shared .align 4 .b8 shared_cache_091[128];
.shared .align 4 .b8 shared_cache_092[4224];
.shared .align 4 .b8 shared_cache_093[128];
.shared .align 4 .b8 shared_cache_094[128];
.shared .align 4 .b8 shared_cache_095[128];
.shared .align 4 .b8 shared_cache_096[4224];
.shared .align 4 .b8 shared_cache_097[128];
.shared .align 4 .b8 shared_cache_098[128];
.shared .align 4 .b8 shared_cache_099[128];
.shared .align 4 .b8 shared_cache_0100[4224];
.shared .align 4 .b8 shared_cache_0101[128];
.shared .align 4 .b8 shared_cache_0102[128];
.shared .align 4 .b8 shared_cache_0103[128];
.shared .align 4 .b8 shared_cache_0104[4224];
.shared .align 4 .b8 shared_cache_0105[128];
.shared .align 4 .b8 shared_cache_0106[128];
.shared .align 4 .b8 shared_cache_0107[128];
.shared .align 4 .b8 shared_cache_0108[4224];
.shared .align 4 .b8 shared_cache_0109[128];
.shared .align 4 .b8 shared_cache_0110[128];
.shared .align 4 .b8 shared_cache_0111[128];
.shared .align 4 .b8 shared_cache_0112[4224];
.shared .align 4 .b8 shared_cache_0113[128];
.shared .align 4 .b8 shared_cache_0114[128];
.shared .align 4 .b8 shared_cache_0115[128];
.shared .align 4 .b8 shared_cache_0116[4224];
.shared .align 4 .b8 shared_cache_0117[128];
.shared .align 4 .b8 shared_cache_0118[128];
.shared .align 4 .b8 shared_cache_0119[128];
.shared .align 4 .b8 shared_cache_0120[4224];
.shared .align 4 .b8 shared_cache_0121[128];
.shared .align 4 .b8 shared_cache_0122[128];
.shared .align 4 .b8 shared_cache_0123[128];
.shared .align 4 .b8 shared_cache_0124[4224];
.shared .align 4 .b8 shared_cache_0125[128];
.shared .align 4 .b8 shared_cache_0126[128];
.shared .align 4 .b8 shared_cache_0127[128];
.shared .align 4 .b8 shared_cache_0128[4224];
.shared .align 4 .b8 shared_cache_0129[128];
.shared .align 4 .b8 shared_cache_0130[128];
.shared .align 4 .b8 shared_cache_0131[128];
.shared .align 4 .b8 shared_cache_0132[4224];
.shared .align 4 .b8 shared_cache_0133[128];
.shared .align 4 .b8 shared_cache_0134[128];
.shared .align 4 .b8 shared_cache_0135[128];
.shared .align 4 .b8 shared_cache_0136[4224];
.shared .align 4 .b8 shared_cache_0137[128];
.shared .align 4 .b8 shared_cache_0138[128];
.shared .align 4 .b8 shared_cache_0139[128];
.shared .align 4 .b8 shared_cache_0140[4224];
.shared .align 4 .b8 shared_cache_0141[128];
.shared .align 4 .b8 shared_cache_0142[4224];
.shared .align 4 .b8 shared_cache_0143[128];
.shared .align 4 .b8 shared_cache_0144[128];
.shared .align 4 .b8 shared_cache_0145[128];
.shared .align 4 .b8 shared_cache_0146[4224];
.shared .align 4 .b8 shared_cache_0147[128];
.shared .align 4 .b8 shared_cache_0148[128];
.shared .align 4 .b8 shared_cache_0149[128];
.shared .align 4 .b8 shared_cache_0150[4224];
.shared .align 4 .b8 shared_cache_0151[128];
.shared .align 4 .b8 shared_cache_0152[128];
.shared .align 4 .b8 shared_cache_0153[128];
.shared .align 4 .b8 shared_cache_0154[4224];
.shared .align 4 .b8 shared_cache_0155[128];
.shared .align 4 .b8 shared_cache_0156[128];
.shared .align 4 .b8 shared_cache_0157[128];
.shared .align 4 .b8 shared_cache_0158[4224];
.shared .align 4 .b8 shared_cache_0159[128];
.shared .align 4 .b8 shared_cache_0160[128];
.shared .align 4 .b8 shared_cache_0161[128];
.shared .align 4 .b8 shared_cache_0162[4224];
.shared .align 4 .b8 shared_cache_0163[128];
.shared .align 4 .b8 shared_cache_0164[128];
.shared .align 4 .b8 shared_cache_0165[128];
.shared .align 4 .b8 shared_cache_0166[4224];
.shared .align 4 .b8 shared_cache_0167[128];
.shared .align 4 .b8 shared_cache_0168[128];
.shared .align 4 .b8 shared_cache_0169[128];
.shared .align 4 .b8 shared_cache_0170[4224];
.shared .align 4 .b8 shared_cache_0171[128];
.shared .align 4 .b8 shared_cache_0172[128];
.shared .align 4 .b8 shared_cache_0173[128];
.shared .align 4 .b8 shared_cache_0174[4224];
.shared .align 4 .b8 shared_cache_0175[128];
.shared .align 4 .b8 shared_cache_0176[128];
.shared .align 4 .b8 shared_cache_0177[128];
.shared .align 4 .b8 shared_cache_0178[4224];
.shared .align 4 .b8 shared_cache_0179[128];
.shared .align 4 .b8 shared_cache_0180[128];
.shared .align 4 .b8 shared_cache_0181[128];
.shared .align 4 .b8 shared_cache_0182[4224];
.shared .align 4 .b8 shared_cache_0183[128];
.shared .align 4 .b8 shared_cache_0184[128];
.shared .align 4 .b8 shared_cache_0185[128];
.shared .align 4 .b8 shared_cache_0186[4224];
.shared .align 4 .b8 shared_cache_0187[128];
.shared .align 4 .b8 shared_cache_0188[128];
.shared .align 4 .b8 shared_cache_0189[128];
.shared .align 4 .b8 shared_cache_0190[4224];
.shared .align 4 .b8 shared_cache_0191[128];
.shared .align 4 .b8 shared_cache_0192[128];
.shared .align 4 .b8 shared_cache_0193[128];
.shared .align 4 .b8 shared_cache_0194[4224];
.shared .align 4 .b8 shared_cache_0195[128];
.shared .align 4 .b8 shared_cache_0196[128];
.shared .align 4 .b8 shared_cache_0197[128];
.shared .align 4 .b8 shared_cache_0198[4224];
.shared .align 4 .b8 shared_cache_0199[128];
.shared .align 4 .b8 shared_cache_0200[128];
.shared .align 4 .b8 shared_cache_0201[128];
.shared .align 4 .b8 shared_cache_0202[4224];
.shared .align 4 .b8 shared_cache_0203[128];
.shared .align 4 .b8 shared_cache_0204[128];
.shared .align 4 .b8 shared_cache_0205[128];
.shared .align 4 .b8 shared_cache_0206[4224];
.shared .align 4 .b8 shared_cache_0207[128];
.shared .align 4 .b8 shared_cache_0208[128];
.shared .align 4 .b8 shared_cache_0209[128];
.shared .align 4 .b8 shared_cache_0210[4224];
.shared .align 4 .b8 shared_cache_0211[128];
.shared .align 4 .b8 shared_cache_0212[128];
.shared .align 4 .b8 shared_cache_0213[128];
.shared .align 4 .b8 shared_cache_0214[4224];
.shared .align 4 .b8 shared_cache_0215[128];
.shared .align 4 .b8 shared_cache_0216[128];
.shared .align 4 .b8 shared_cache_0217[128];
.shared .align 4 .b8 shared_cache_0218[4224];
.shared .align 4 .b8 shared_cache_0219[128];
.shared .align 4 .b8 shared_cache_0220[128];
.shared .align 4 .b8 shared_cache_0221[128];
.shared .align 4 .b8 shared_cache_0222[4224];
.shared .align 4 .b8 shared_cache_0223[128];
.shared .align 4 .b8 shared_cache_0224[128];
.shared .align 4 .b8 shared_cache_0225[128];
.shared .align 4 .b8 shared_cache_0226[4224];
.shared .align 4 .b8 shared_cache_0227[128];
.shared .align 4 .b8 shared_cache_0228[128];
.shared .align 4 .b8 shared_cache_0229[128];
.shared .align 4 .b8 shared_cache_0230[4224];
.shared .align 4 .b8 shared_cache_0231[128];
.shared .align 4 .b8 shared_cache_0232[128];
.shared .align 4 .b8 shared_cache_0233[128];
.shared .align 4 .b8 shared_cache_0234[4224];
.shared .align 4 .b8 shared_cache_0235[128];
.shared .align 4 .b8 shared_cache_0236[128];
.shared .align 4 .b8 shared_cache_0237[128];
.shared .align 4 .b8 shared_cache_0238[4224];
.shared .align 4 .b8 shared_cache_0239[128];
.shared .align 4 .b8 shared_cache_0240[128];
.shared .align 4 .b8 shared_cache_0241[128];
.shared .align 4 .b8 shared_cache_0242[4224];
.shared .align 4 .b8 shared_cache_0243[128];
.shared .align 4 .b8 shared_cache_0244[128];
.shared .align 4 .b8 shared_cache_0245[128];
.shared .align 4 .b8 shared_cache_0246[4224];
.shared .align 4 .b8 shared_cache_0247[128];
.shared .align 4 .b8 shared_cache_0248[128];
.shared .align 4 .b8 shared_cache_0249[128];
.shared .align 4 .b8 shared_cache_0250[4224];
.shared .align 4 .b8 shared_cache_0251[128];
.shared .align 4 .b8 shared_cache_0252[128];
.shared .align 4 .b8 shared_cache_0253[128];
.shared .align 4 .b8 shared_cache_0254[4224];
.shared .align 4 .b8 shared_cache_0255[128];
.shared .align 4 .b8 shared_cache_0256[128];
.shared .align 4 .b8 shared_cache_0257[128];
.shared .align 4 .b8 shared_cache_0258[4224];
.shared .align 4 .b8 shared_cache_0259[128];
.shared .align 4 .b8 shared_cache_0260[128];
.shared .align 4 .b8 shared_cache_0261[128];
.shared .align 4 .b8 shared_cache_0262[4224];
.shared .align 4 .b8 shared_cache_0263[128];
.shared .align 4 .b8 shared_cache_0264[128];
.shared .align 4 .b8 shared_cache_0265[128];
.shared .align 4 .b8 shared_cache_0266[4224];
.shared .align 4 .b8 shared_cache_0267[128];
.shared .align 4 .b8 shared_cache_0268[128];
.shared .align 4 .b8 shared_cache_0269[128];
.shared .align 4 .b8 shared_cache_0270[4224];
.shared .align 4 .b8 shared_cache_0271[128];
.shared .align 4 .b8 shared_cache_0272[128];
.shared .align 4 .b8 shared_cache_0273[128];
.shared .align 4 .b8 shared_cache_0274[4224];
.shared .align 4 .b8 shared_cache_0275[128];
.shared .align 4 .b8 shared_cache_0276[128];
.shared .align 4 .b8 shared_cache_0277[128];
.shared .align 4 .b8 shared_cache_0278[4224];
.shared .align 4 .b8 shared_cache_0279[128];
.shared .align 4 .b8 shared_cache_0280[128];
.shared .align 4 .b8 shared_cache_0281[128];
.shared .align 4 .b8 shared_cache_0282[4224];
.shared .align 4 .b8 shared_cache_0283[128];
.shared .align 4 .b8 shared_cache_0284[128];
.shared .align 4 .b8 shared_cache_0285[128];
.shared .align 4 .b8 shared_cache_0286[4224];
.shared .align 4 .b8 shared_cache_0287[128];
.shared .align 4 .b8 shared_cache_0288[128];
.shared .align 4 .b8 shared_cache_0289[128];
.shared .align 4 .b8 shared_cache_0290[4224];
.shared .align 4 .b8 shared_cache_0291[128];
.shared .align 4 .b8 shared_cache_0292[128];
.shared .align 4 .b8 shared_cache_0293[128];
.shared .align 4 .b8 shared_cache_0294[4224];
.shared .align 4 .b8 shared_cache_0295[128];
.shared .align 4 .b8 shared_cache_0296[128];
.shared .align 4 .b8 shared_cache_0297[128];
.shared .align 4 .b8 shared_cache_0298[4224];
.shared .align 4 .b8 shared_cache_0299[128];
.shared .align 4 .b8 shared_cache_0300[128];
.shared .align 4 .b8 shared_cache_0301[128];
.shared .align 4 .b8 shared_cache_0302[4224];
.shared .align 4 .b8 shared_cache_0303[128];
.shared .align 4 .b8 shared_cache_0304[128];
.shared .align 4 .b8 shared_cache_0305[128];
.shared .align 4 .b8 shared_cache_0306[4224];
.shared .align 4 .b8 shared_cache_0307[128];
.shared .align 4 .b8 shared_cache_0308[128];
.shared .align 4 .b8 shared_cache_0309[128];
.shared .align 4 .b8 shared_cache_0310[4224];
.shared .align 4 .b8 shared_cache_0311[128];
.shared .align 4 .b8 shared_cache_0312[128];
.shared .align 4 .b8 shared_cache_0313[128];
.shared .align 4 .b8 shared_cache_0314[4224];
.shared .align 4 .b8 shared_cache_0315[128];
.shared .align 4 .b8 shared_cache_0316[128];
.shared .align 4 .b8 shared_cache_0317[128];
.shared .align 4 .b8 shared_cache_0318[4224];
.shared .align 4 .b8 shared_cache_0319[128];
.shared .align 4 .b8 shared_cache_0320[128];
.shared .align 4 .b8 shared_cache_0321[128];
.shared .align 4 .b8 shared_cache_0322[4224];
.shared .align 4 .b8 shared_cache_0323[128];
.shared .align 4 .b8 shared_cache_0324[128];
.shared .align 4 .b8 shared_cache_0325[128];
.shared .align 4 .b8 shared_cache_0326[4224];
.shared .align 4 .b8 shared_cache_0327[128];
.shared .align 4 .b8 shared_cache_0328[128];
.shared .align 4 .b8 shared_cache_0329[128];
.shared .align 4 .b8 shared_cache_0330[4224];
.shared .align 4 .b8 shared_cache_0331[128];
.shared .align 4 .b8 shared_cache_0332[128];
.shared .align 4 .b8 shared_cache_0333[128];
.shared .align 4 .b8 shared_cache_0334[4224];
.shared .align 4 .b8 shared_cache_0335[128];
.shared .align 4 .b8 shared_cache_0336[128];
.shared .align 4 .b8 shared_cache_0337[128];
.shared .align 4 .b8 shared_cache_0338[4224];
.shared .align 4 .b8 shared_cache_0339[128];
.shared .align 4 .b8 shared_cache_0340[128];
.shared .align 4 .b8 shared_cache_0341[128];
.shared .align 4 .b8 shared_cache_0342[4224];
.shared .align 4 .b8 shared_cache_0343[128];
.shared .align 4 .b8 shared_cache_0344[128];
.shared .align 4 .b8 shared_cache_0345[128];
.shared .align 4 .b8 shared_cache_0346[4224];
.shared .align 4 .b8 shared_cache_0347[128];
.shared .align 4 .b8 shared_cache_0348[128];
.shared .align 4 .b8 shared_cache_0349[128];
.shared .align 4 .b8 shared_cache_0350[4224];
.shared .align 4 .b8 shared_cache_0351[128];
.shared .align 4 .b8 shared_cache_0352[128];
.shared .align 4 .b8 shared_cache_0353[128];
.shared .align 4 .b8 shared_cache_0354[4224];
.shared .align 4 .b8 shared_cache_0355[128];
.shared .align 4 .b8 shared_cache_0356[128];
.shared .align 4 .b8 shared_cache_0357[128];
.shared .align 4 .b8 shared_cache_0358[4224];
.shared .align 4 .b8 shared_cache_0359[128];
.shared .align 4 .b8 shared_cache_0360[128];
.shared .align 4 .b8 shared_cache_0361[128];
.shared .align 4 .b8 shared_cache_0362[4224];
.shared .align 4 .b8 shared_cache_0363[128];
.shared .align 4 .b8 shared_cache_0364[128];
.shared .align 4 .b8 shared_cache_0365[128];
.shared .align 4 .b8 shared_cache_0366[4224];
.shared .align 4 .b8 shared_cache_0367[128];
.shared .align 4 .b8 shared_cache_0368[128];
.shared .align 4 .b8 shared_cache_0369[128];
.shared .align 4 .b8 shared_cache_0370[4224];
.shared .align 4 .b8 shared_cache_0371[128];
.shared .align 4 .b8 shared_cache_0372[128];
.shared .align 4 .b8 shared_cache_0373[128];
.shared .align 4 .b8 shared_cache_0374[4224];
.shared .align 4 .b8 shared_cache_0375[128];
.shared .align 4 .b8 shared_cache_0376[128];
.shared .align 4 .b8 shared_cache_0377[128];
.shared .align 4 .b8 shared_cache_0378[4224];
.shared .align 4 .b8 shared_cache_0379[128];
.shared .align 4 .b8 shared_cache_0380[128];
.shared .align 4 .b8 shared_cache_0381[128];
.shared .align 4 .b8 shared_cache_0382[4224];
.shared .align 4 .b8 shared_cache_0383[128];
.shared .align 4 .b8 shared_cache_0384[128];
.shared .align 4 .b8 shared_cache_0385[128];
.shared .align 4 .b8 shared_cache_0386[4224];
.shared .align 4 .b8 shared_cache_0387[128];
.shared .align 4 .b8 shared_cache_0388[128];
.shared .align 4 .b8 shared_cache_0389[128];
.shared .align 4 .b8 shared_cache_0390[4224];
.shared .align 4 .b8 shared_cache_0391[128];
.shared .align 4 .b8 shared_cache_0392[128];
.shared .align 4 .b8 shared_cache_0393[128];
.shared .align 4 .b8 shared_cache_0394[4224];
.shared .align 4 .b8 shared_cache_0395[128];
.shared .align 4 .b8 shared_cache_0396[128];
.shared .align 4 .b8 shared_cache_0397[128];
.shared .align 4 .b8 shared_cache_0398[4224];
.shared .align 4 .b8 shared_cache_0399[128];
.shared .align 4 .b8 shared_cache_0400[128];
.shared .align 4 .b8 shared_cache_0401[128];
.shared .align 4 .b8 shared_cache_0402[4224];
.shared .align 4 .b8 shared_cache_0403[128];
.shared .align 4 .b8 shared_cache_0404[128];
.shared .align 4 .b8 shared_cache_0405[128];
.shared .align 4 .b8 shared_cache_0406[4224];
.shared .align 4 .b8 shared_cache_0407[128];
.shared .align 4 .b8 shared_cache_0408[128];
.shared .align 4 .b8 shared_cache_0409[128];
.shared .align 4 .b8 shared_cache_0410[4224];
.shared .align 4 .b8 shared_cache_0411[128];
.shared .align 4 .b8 shared_cache_0412[128];
.shared .align 4 .b8 shared_cache_0413[128];
.shared .align 4 .b8 shared_cache_0414[4224];
.shared .align 4 .b8 shared_cache_0415[128];
.shared .align 4 .b8 shared_cache_0416[128];
.shared .align 4 .b8 shared_cache_0417[128];
.shared .align 4 .b8 shared_cache_0418[4224];
.shared .align 4 .b8 shared_cache_0419[128];
.shared .align 4 .b8 shared_cache_0420[128];
.shared .align 4 .b8 shared_cache_0421[128];
.shared .align 4 .b8 shared_cache_0422[4224];
.shared .align 4 .b8 shared_cache_0423[128];
.shared .align 4 .b8 shared_cache_0424[128];
.shared .align 4 .b8 shared_cache_0425[128];
.shared .align 4 .b8 shared_cache_0426[4224];
.shared .align 4 .b8 shared_cache_0427[128];
.shared .align 4 .b8 shared_cache_0428[128];
.shared .align 4 .b8 shared_cache_0429[128];
.shared .align 4 .b8 shared_cache_0430[4224];
.shared .align 4 .b8 shared_cache_0431[128];
.shared .align 4 .b8 shared_cache_0432[128];
.shared .align 4 .b8 shared_cache_0433[128];
.shared .align 4 .b8 shared_cache_0434[4224];
.shared .align 4 .b8 shared_cache_0435[128];
.shared .align 4 .b8 shared_cache_0436[128];
.shared .align 4 .b8 shared_cache_0437[128];
.shared .align 4 .b8 shared_cache_0438[4224];
.shared .align 4 .b8 shared_cache_0439[128];
.shared .align 4 .b8 shared_cache_0440[128];
.shared .align 4 .b8 shared_cache_0441[128];
.shared .align 4 .b8 shared_cache_0442[4224];
.shared .align 4 .b8 shared_cache_0443[128];
.shared .align 4 .b8 shared_cache_0444[128];
.shared .align 4 .b8 shared_cache_0445[128];
.shared .align 4 .b8 shared_cache_0446[4224];
.shared .align 4 .b8 shared_cache_0447[128];
.shared .align 4 .b8 shared_cache_0448[128];
.shared .align 4 .b8 shared_cache_0449[128];
.shared .align 4 .b8 shared_cache_0450[4224];
.shared .align 4 .b8 shared_cache_0451[128];
.shared .align 4 .b8 shared_cache_0452[128];
.shared .align 4 .b8 shared_cache_0453[128];
.shared .align 4 .b8 shared_cache_0454[4224];
.shared .align 4 .b8 shared_cache_0455[128];
.shared .align 4 .b8 shared_cache_0456[128];
.shared .align 4 .b8 shared_cache_0457[128];
.shared .align 4 .b8 shared_cache_0458[4224];
.shared .align 4 .b8 shared_cache_0459[128];
.shared .align 4 .b8 shared_cache_0460[128];
.shared .align 4 .b8 shared_cache_0461[128];
.shared .align 4 .b8 shared_cache_0462[4224];
.shared .align 4 .b8 shared_cache_0463[128];
.shared .align 4 .b8 shared_cache_0464[128];
.shared .align 4 .b8 shared_cache_0465[128];
.shared .align 4 .b8 shared_cache_0466[4224];
.shared .align 4 .b8 shared_cache_0467[128];
.shared .align 4 .b8 shared_cache_0468[128];
.shared .align 4 .b8 shared_cache_0469[128];
.shared .align 4 .b8 shared_cache_0470[4224];
.shared .align 4 .b8 shared_cache_0471[128];
.shared .align 4 .b8 shared_cache_0472[128];
.shared .align 4 .b8 shared_cache_0473[128];
.shared .align 4 .b8 shared_cache_0474[4224];
.shared .align 4 .b8 shared_cache_0475[128];
.shared .align 4 .b8 shared_cache_0476[128];
.shared .align 4 .b8 shared_cache_0477[128];
.shared .align 4 .b8 shared_cache_0478[4224];
.shared .align 4 .b8 shared_cache_0479[128];
.shared .align 4 .b8 shared_cache_0480[128];
.shared .align 4 .b8 shared_cache_0481[128];
.shared .align 4 .b8 shared_cache_0482[4224];
.shared .align 4 .b8 shared_cache_0483[128];
.shared .align 4 .b8 shared_cache_0484[128];
.shared .align 4 .b8 shared_cache_0485[128];
.shared .align 4 .b8 shared_cache_0486[4224];
.shared .align 4 .b8 shared_cache_0487[128];
.shared .align 4 .b8 shared_cache_0488[128];
.shared .align 4 .b8 shared_cache_0489[128];
.shared .align 4 .b8 shared_cache_0490[4224];
.shared .align 4 .b8 shared_cache_0491[128];
.shared .align 4 .b8 shared_cache_0492[128];
.shared .align 4 .b8 shared_cache_0493[128];
.shared .align 4 .b8 shared_cache_0494[4224];
.shared .align 4 .b8 shared_cache_0495[128];
.shared .align 4 .b8 shared_cache_0496[128];
.shared .align 4 .b8 shared_cache_0497[128];
.shared .align 4 .b8 shared_cache_0498[4224];
.shared .align 4 .b8 shared_cache_0499[128];
.shared .align 4 .b8 shared_cache_0500[128];
.shared .align 4 .b8 shared_cache_0501[128];
.shared .align 4 .b8 shared_cache_0502[4224];
.shared .align 4 .b8 shared_cache_0503[128];
.shared .align 4 .b8 shared_cache_0504[128];
.shared .align 4 .b8 shared_cache_0505[128];
.shared .align 4 .b8 shared_cache_0506[4224];
.shared .align 4 .b8 shared_cache_0507[128];
.shared .align 4 .b8 shared_cache_0508[128];
.shared .align 4 .b8 shared_cache_0509[128];
.shared .align 4 .b8 shared_cache_0510[4224];
.shared .align 4 .b8 shared_cache_0511[128];
.shared .align 4 .b8 shared_cache_0512[128];
.shared .align 4 .b8 shared_cache_0513[128];
.shared .align 4 .b8 shared_cache_0514[4224];
.shared .align 4 .b8 shared_cache_0515[128];
.shared .align 4 .b8 shared_cache_0516[128];
.shared .align 4 .b8 shared_cache_0517[128];
.shared .align 4 .b8 shared_cache_0518[4224];
.shared .align 4 .b8 shared_cache_0519[128];
.shared .align 4 .b8 shared_cache_0520[128];
.shared .align 4 .b8 shared_cache_0521[128];
.shared .align 4 .b8 shared_cache_0522[4224];
.shared .align 4 .b8 shared_cache_0523[128];
.shared .align 4 .b8 shared_cache_0524[128];
.shared .align 4 .b8 shared_cache_0525[128];
.shared .align 4 .b8 shared_cache_0526[4224];
.shared .align 4 .b8 shared_cache_0527[128];
.shared .align 4 .b8 shared_cache_0528[128];
.shared .align 4 .b8 shared_cache_0529[128];
.shared .align 4 .b8 shared_cache_0530[4224];
.shared .align 4 .b8 shared_cache_0531[128];
.shared .align 4 .b8 shared_cache_0532[128];
.shared .align 4 .b8 shared_cache_0533[128];
.shared .align 4 .b8 shared_cache_0534[4224];
.shared .align 4 .b8 shared_cache_0535[128];
.shared .align 4 .b8 shared_cache_0536[128];
.shared .align 4 .b8 shared_cache_0537[128];
.shared .align 4 .b8 shared_cache_0538[4224];
.shared .align 4 .b8 shared_cache_0539[128];
.shared .align 4 .b8 shared_cache_0540[128];
.shared .align 4 .b8 shared_cache_0541[128];
.shared .align 4 .b8 shared_cache_0542[4224];
.shared .align 4 .b8 shared_cache_0543[128];
.shared .align 4 .b8 shared_cache_0544[128];
.shared .align 4 .b8 shared_cache_0545[128];
.shared .align 4 .b8 shared_cache_0546[4224];
.shared .align 4 .b8 shared_cache_0547[128];
.shared .align 4 .b8 shared_cache_0548[128];
.shared .align 4 .b8 shared_cache_0549[128];
.shared .align 4 .b8 shared_cache_0550[4224];
.shared .align 4 .b8 shared_cache_0551[128];
.shared .align 4 .b8 shared_cache_0552[128];
.shared .align 4 .b8 shared_cache_0553[128];
.shared .align 4 .b8 shared_cache_0554[4224];
.shared .align 4 .b8 shared_cache_0555[128];
.shared .align 4 .b8 shared_cache_0556[128];
.shared .align 4 .b8 shared_cache_0557[128];
.shared .align 4 .b8 shared_cache_0558[4224];
.shared .align 4 .b8 shared_cache_0559[128];
.shared .align 4 .b8 shared_cache_0560[128];
.shared .align 4 .b8 shared_cache_0561[128];
.shared .align 4 .b8 shared_cache_0562[4224];
.shared .align 4 .b8 shared_cache_0563[128];
.shared .align 4 .b8 shared_cache_0564[128];
.shared .align 4 .b8 shared_cache_0565[128];
.shared .align 4 .b8 shared_cache_0566[4224];
.shared .align 4 .b8 shared_cache_0567[128];
.shared .align 4 .b8 shared_cache_0568[128];
.shared .align 4 .b8 shared_cache_0569[128];
.shared .align 4 .b8 shared_cache_0570[4224];
.shared .align 4 .b8 shared_cache_0571[128];
.shared .align 4 .b8 shared_cache_0572[128];
.shared .align 4 .b8 shared_cache_0573[128];
.shared .align 4 .b8 shared_cache_0574[4224];
.shared .align 4 .b8 shared_cache_0575[128];
.shared .align 4 .b8 shared_cache_0576[4224];
.shared .align 4 .b8 shared_cache_0577[128];
.shared .align 4 .b8 shared_cache_0578[128];
.shared .align 4 .b8 shared_cache_0579[128];
.shared .align 4 .b8 shared_cache_0580[4224];
.shared .align 4 .b8 shared_cache_0581[128];
.shared .align 4 .b8 shared_cache_0582[128];
.shared .align 4 .b8 shared_cache_0583[128];
.shared .align 4 .b8 shared_cache_0584[4224];
.shared .align 4 .b8 shared_cache_0585[128];
.shared .align 4 .b8 shared_cache_0586[128];
.shared .align 4 .b8 shared_cache_0587[128];
.shared .align 4 .b8 shared_cache_0588[4224];
.shared .align 4 .b8 shared_cache_0589[128];
.shared .align 4 .b8 shared_cache_0590[128];
.shared .align 4 .b8 shared_cache_0591[128];
.shared .align 4 .b8 shared_cache_0592[4224];
.shared .align 4 .b8 shared_cache_0593[128];
.shared .align 4 .b8 shared_cache_0594[128];
.shared .align 4 .b8 shared_cache_0595[128];
.shared .align 4 .b8 shared_cache_0596[4224];
.shared .align 4 .b8 shared_cache_0597[128];
.shared .align 4 .b8 shared_cache_0598[128];
.shared .align 4 .b8 shared_cache_0599[128];
.shared .align 4 .b8 shared_cache_0600[4224];
.shared .align 4 .b8 shared_cache_0601[128];
.shared .align 4 .b8 shared_cache_0602[128];
.shared .align 4 .b8 shared_cache_0603[128];
.shared .align 4 .b8 shared_cache_0604[4224];
.shared .align 4 .b8 shared_cache_0605[128];
.shared .align 4 .b8 shared_cache_0606[128];
.shared .align 4 .b8 shared_cache_0607[128];
.shared .align 4 .b8 shared_cache_0608[4224];
.shared .align 4 .b8 shared_cache_0609[128];
.shared .align 4 .b8 shared_cache_0610[128];
.shared .align 4 .b8 shared_cache_0611[128];
.shared .align 4 .b8 shared_cache_0612[128];
.shared .align 4 .b8 shared_cache_0613[4224];

.visible .entry fusion_1231(
	.param .u64 fusion_1231_param_0,
	.param .u64 fusion_1231_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<52>;

	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r8, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r1, %r11, %r10;
	setp.lt.u32 	%p1, %r1, 158700;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:
	ld.param.u64 	%rd10, [fusion_1231_param_0];
	ld.param.u64 	%rd11, [fusion_1231_param_1];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd1, %rd10;
	add.s64 	%rd2, %rd12, 12845056;
	shr.u32 	%r12, %r1, 2;
	mul.wide.u32 	%rd13, %r12, 166277751;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r13, %rd14;
	mul.wide.u32 	%rd15, %r13, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r14, %rd16;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r2, %r13, %r15;
	or.b32  	%r16, %r1, 1;
	shr.u32 	%r17, %r16, 1;
	mul.wide.u32 	%rd17, %r17, 1195121335;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r18, %rd18;
	mul.lo.s32 	%r19, %r18, 230;
	sub.s32 	%r3, %r16, %r19;
	or.b32  	%r20, %r1, 2;
	shr.u32 	%r22, %r20, 1;
	mul.wide.u32 	%rd19, %r22, 1195121335;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 230;
	shr.u64 	%rd21, %rd19, 38;
	cvt.u32.u64 	%r25, %rd21;
	mul.wide.u32 	%rd22, %r25, 1195121335;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r26, %rd23;
	mul.lo.s32 	%r27, %r26, 230;
	or.b32  	%r28, %r1, 3;
	shr.u32 	%r30, %r28, 1;
	mul.wide.u32 	%rd24, %r30, 1195121335;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r31, %rd25;
	shr.u64 	%rd26, %rd24, 38;
	cvt.u32.u64 	%r33, %rd26;
	mul.wide.u32 	%rd27, %r33, 1195121335;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r34, %rd28;
	shr.u32 	%r37, %r1, 1;
	mul.wide.u32 	%rd29, %r37, 1195121335;
	shr.u64 	%rd30, %rd29, 37;
	cvt.u32.u64 	%r38, %rd30;
	cvt.u16.u64 	%rs1, %rd30;
	shr.u16 	%rs2, %rs1, 1;
	mul.wide.u16 	%r39, %rs2, -29063;
	shr.u32 	%r40, %r39, 22;
	cvt.u16.u32 	%rs3, %r40;
	mul.lo.s16 	%rs4, %rs3, 230;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u32.u16 	%r41, %rs5;
	mul.lo.s32 	%r42, %r38, 230;
	sub.s32 	%r43, %r1, %r42;
	add.s32 	%r44, %r41, -3;
	setp.lt.u32 	%p2, %r44, 224;
	add.s32 	%r45, %r43, -3;
	setp.lt.u32 	%p3, %r45, 224;
	and.pred  	%p4, %p3, %p2;
	cvt.u64.u32 	%rd3, %r44;
	cvt.u64.u32 	%rd4, %r2;
	mov.f32 	%f24, 0f00000000;
	mov.f32 	%f21, %f24;
	@%p4 bra 	LBB0_7;
	bra.uni 	LBB0_3;
LBB0_7:
	mul.wide.u32 	%rd31, %r44, 2688;
	add.s64 	%rd32, %rd1, %rd31;
	mul.wide.u32 	%rd33, %r45, 12;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd5, %rd34, %rd35;
	ld.global.nc.f32 	%f10, [%rd5];
	add.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f21, %f11, 0fBF800000;
LBB0_3:
	mul.lo.s32 	%r32, %r31, 230;
	mul.lo.s32 	%r35, %r34, 230;
	sub.s32 	%r4, %r20, %r24;
	sub.s32 	%r5, %r23, %r27;
	cvt.u32.u64 	%r46, %rd3;
	setp.lt.u32 	%p5, %r46, 224;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd6, %rd2, %rd36;
	st.global.f32 	[%rd6], %f21;
	add.s32 	%r47, %r3, -3;
	setp.lt.u32 	%p6, %r47, 224;
	and.pred  	%p7, %p6, %p5;
	shl.b64 	%rd41, %rd4, 2;
	mov.f32 	%f22, %f24;
	@%p7 bra 	LBB0_8;
	bra.uni 	LBB0_4;
LBB0_8:
	mul.lo.s64 	%rd37, %rd3, 2688;
	add.s64 	%rd38, %rd1, %rd37;
	mul.wide.u32 	%rd39, %r47, 12;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd7, %rd40, %rd41;
	ld.global.nc.f32 	%f13, [%rd7];
	add.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f22, %f14, 0fBF800000;
LBB0_4:
	sub.s32 	%r6, %r28, %r32;
	sub.s32 	%r7, %r31, %r35;
	st.global.f32 	[%rd6+4], %f22;
	add.s32 	%r48, %r5, -3;
	setp.lt.u32 	%p8, %r48, 224;
	add.s32 	%r49, %r4, -3;
	setp.lt.u32 	%p9, %r49, 224;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f23, %f24;
	@%p10 bra 	LBB0_9;
	bra.uni 	LBB0_5;
LBB0_9:
	mul.wide.u32 	%rd42, %r48, 2688;
	add.s64 	%rd43, %rd1, %rd42;
	mul.wide.u32 	%rd44, %r49, 12;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd8, %rd45, %rd41;
	ld.global.nc.f32 	%f16, [%rd8];
	add.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f23, %f17, 0fBF800000;
LBB0_5:
	st.global.f32 	[%rd6+8], %f23;
	add.s32 	%r50, %r7, -3;
	setp.lt.u32 	%p11, %r50, 224;
	add.s32 	%r51, %r6, -3;
	setp.lt.u32 	%p12, %r51, 224;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB0_10;
	bra.uni 	LBB0_6;
LBB0_10:
	mul.wide.u32 	%rd47, %r50, 2688;
	add.s64 	%rd48, %rd1, %rd47;
	mul.wide.u32 	%rd49, %r51, 12;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd9, %rd50, %rd41;
	ld.global.nc.f32 	%f19, [%rd9];
	add.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f24, %f20, 0fBF800000;
LBB0_6:
	st.global.f32 	[%rd6+12], %f24;
LBB0_1:
	ret;

}
	// .globl	fusion_1230
.visible .entry fusion_1230(
	.param .u64 fusion_1230_param_0,
	.param .u64 fusion_1230_param_1,
	.param .u64 fusion_1230_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<31>;

	ld.param.u64 	%rd5, [fusion_1230_param_0];
	ld.param.u64 	%rd6, [fusion_1230_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r3, %r9, 5;
	or.b32  	%r10, %r3, %r1;
	mov.u32 	%r11, 178;
	sub.s32 	%r12, %r11, %r2;
	and.b32  	%r4, %r12, 160;
	cvt.u64.u32 	%rd3, %r10;
	mov.f32 	%f17, 0f00000000;
	mov.u32 	%r31, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB1_1:
	or.b32  	%r13, %r31, %r2;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r15, %rd8;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r13, %r16;
	mul.wide.u32 	%rd9, %r15, 613566757;
	shr.u64 	%rd10, %rd9, 32;
	cvt.u32.u64 	%r18, %rd10;
	sub.s32 	%r19, %r15, %r18;
	shr.u32 	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	shr.u32 	%r22, %r21, 2;
	mul.lo.s32 	%r23, %r22, 7;
	sub.s32 	%r24, %r15, %r23;
	mul.wide.u32 	%rd11, %r13, -2045222521;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r25, %rd12;
	sub.s32 	%r26, %r13, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 4;
	mul.wide.u32 	%rd13, %r29, 21504;
	add.s64 	%rd14, %rd2, %rd13;
	mul.wide.u32 	%rd15, %r24, 3072;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r17, 1024;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f17, %f17, %f5;
	add.s32 	%r31, %r31, 32;
	setp.ne.s32 	%p1, %r4, %r31;
	@%p1 bra 	LBB1_1;
	mul.wide.u32 	%rd21, %r1, 132;
	mov.u64 	%rd22, shared_cache_0;
	add.s64 	%rd23, %rd22, %rd21;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.shared.f32 	[%rd25], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd26, %r2, 132;
	add.s64 	%rd27, %rd22, %rd26;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.shared.f32 	%f6, [%rd29];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f3, %f14, %f15;
	st.shared.f32 	[%rd29], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB1_4;
	or.b32  	%r30, %r3, %r2;
	mul.wide.u32 	%rd30, %r30, 4;
	add.s64 	%rd4, %rd1, %rd30;
	atom.global.add.f32 	%f16, [%rd4], %f3;
LBB1_4:
	ret;

}
	// .globl	fusion_1229
.visible .entry fusion_1229(
	.param .u64 fusion_1229_param_0,
	.param .u64 fusion_1229_param_1,
	.param .u64 fusion_1229_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<75>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 37632;
	@%p1 bra 	LBB2_2;
	bra.uni 	LBB2_1;
LBB2_2:
	ld.param.u64 	%rd4, [fusion_1229_param_0];
	ld.param.u64 	%rd5, [fusion_1229_param_2];
	cvta.to.global.u64 	%rd1, %rd5;
	ld.param.u64 	%rd6, [fusion_1229_param_1];
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd7, %r4, -555131827;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r9, %rd8;
	mul.wide.u32 	%rd9, %r3, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r10, %rd10;
	mul.wide.u32 	%rd11, %r2, -555131827;
	shr.u64 	%rd12, %rd11, 39;
	cvt.u32.u64 	%r11, %rd12;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 28533;
	shr.u32 	%r13, %r12, 22;
	mul.wide.u32 	%rd13, %r4, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r14, %rd14;
	mul.wide.u32 	%rd15, %r14, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r15, %rd16;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.wide.u32 	%rd17, %r4, 613566757;
	shr.u64 	%rd18, %rd17, 32;
	cvt.u32.u64 	%r19, %rd18;
	sub.s32 	%r20, %r4, %r19;
	shr.u32 	%r21, %r20, 1;
	add.s32 	%r22, %r21, %r19;
	shr.u32 	%r23, %r22, 2;
	mul.wide.u32 	%rd19, %r23, 613566757;
	shr.u64 	%rd20, %rd19, 32;
	cvt.u32.u64 	%r24, %rd20;
	sub.s32 	%r25, %r23, %r24;
	shr.u32 	%r26, %r25, 1;
	add.s32 	%r27, %r26, %r24;
	shr.u32 	%r28, %r27, 2;
	mul.lo.s32 	%r29, %r28, 7;
	sub.s32 	%r30, %r23, %r29;
	mul.lo.s32 	%r31, %r23, 7;
	sub.s32 	%r32, %r4, %r31;
	mul.wide.u32 	%rd21, %r3, 1402438301;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r33, %rd22;
	mul.wide.u32 	%rd23, %r33, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 3;
	sub.s32 	%r36, %r33, %r35;
	mul.wide.u32 	%rd25, %r3, 613566757;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64 	%r38, %rd26;
	sub.s32 	%r39, %r3, %r38;
	shr.u32 	%r40, %r39, 1;
	add.s32 	%r41, %r40, %r38;
	shr.u32 	%r42, %r41, 2;
	mul.wide.u32 	%rd27, %r42, 613566757;
	shr.u64 	%rd28, %rd27, 32;
	cvt.u32.u64 	%r43, %rd28;
	sub.s32 	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r43;
	shr.u32 	%r47, %r46, 2;
	mul.lo.s32 	%r48, %r47, 7;
	sub.s32 	%r49, %r42, %r48;
	mul.lo.s32 	%r50, %r42, 7;
	sub.s32 	%r51, %r3, %r50;
	mul.wide.u32 	%rd29, %r2, 1402438301;
	shr.u64 	%rd30, %rd29, 36;
	cvt.u32.u64 	%r52, %rd30;
	mul.wide.u32 	%rd31, %r52, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r53, %rd32;
	mul.lo.s32 	%r54, %r53, 3;
	sub.s32 	%r55, %r52, %r54;
	mul.wide.u32 	%rd33, %r2, 613566757;
	shr.u64 	%rd34, %rd33, 32;
	cvt.u32.u64 	%r57, %rd34;
	sub.s32 	%r58, %r2, %r57;
	shr.u32 	%r59, %r58, 1;
	add.s32 	%r60, %r59, %r57;
	shr.u32 	%r61, %r60, 2;
	mul.wide.u32 	%rd35, %r61, 613566757;
	shr.u64 	%rd36, %rd35, 32;
	cvt.u32.u64 	%r62, %rd36;
	sub.s32 	%r63, %r61, %r62;
	shr.u32 	%r64, %r63, 1;
	add.s32 	%r65, %r64, %r62;
	shr.u32 	%r66, %r65, 2;
	mul.lo.s32 	%r67, %r66, 7;
	sub.s32 	%r68, %r61, %r67;
	mul.lo.s32 	%r69, %r61, 7;
	sub.s32 	%r70, %r2, %r69;
	mul.wide.u16 	%r71, %rs1, 20063;
	shr.u32 	%r72, %r71, 16;
	cvt.u16.u32 	%rs2, %r72;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	mul.wide.u16 	%r73, %rs6, -21845;
	shr.u32 	%r74, %r73, 17;
	cvt.u16.u32 	%rs7, %r74;
	mul.lo.s16 	%rs8, %rs7, 3;
	sub.s16 	%rs9, %rs6, %rs8;
	mul.wide.u16 	%r75, %rs1, 9363;
	shr.u32 	%r76, %r75, 16;
	cvt.u16.u32 	%rs11, %r76;
	sub.s16 	%rs12, %rs1, %rs11;
	shr.u16 	%rs13, %rs12, 1;
	add.s16 	%rs14, %rs13, %rs11;
	shr.u16 	%rs15, %rs14, 2;
	mul.wide.u16 	%r77, %rs15, 9363;
	shr.u32 	%r78, %r77, 16;
	cvt.u16.u32 	%rs16, %r78;
	sub.s16 	%rs17, %rs15, %rs16;
	shr.u16 	%rs18, %rs17, 1;
	add.s16 	%rs19, %rs18, %rs16;
	shr.u16 	%rs20, %rs19, 2;
	mul.lo.s16 	%rs21, %rs20, 7;
	sub.s16 	%rs22, %rs15, %rs21;
	mul.lo.s16 	%rs23, %rs15, 7;
	sub.s16 	%rs24, %rs1, %rs23;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd1, %rd37;
	cvt.u32.u16 	%r79, %rs22;
	mul.wide.u32 	%rd39, %r79, 21504;
	add.s64 	%rd40, %rd3, %rd39;
	cvt.u32.u16 	%r80, %rs24;
	mul.wide.u32 	%rd41, %r80, 3072;
	add.s64 	%rd42, %rd40, %rd41;
	cvt.u32.u16 	%r81, %rs9;
	mul.wide.u32 	%rd43, %r81, 1024;
	add.s64 	%rd44, %rd42, %rd43;
	mul.wide.u32 	%rd45, %r13, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f1, [%rd46];
	add.s64 	%rd47, %rd2, %rd45;
	ld.global.nc.f32 	%f2, [%rd47];
	mul.rn.f32 	%f3, %f2, 0f3BDEE95C;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd48, %r68, 21504;
	add.s64 	%rd49, %rd3, %rd48;
	mul.wide.u32 	%rd50, %r70, 3072;
	add.s64 	%rd51, %rd49, %rd50;
	mul.wide.u32 	%rd52, %r55, 1024;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r11, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f5, [%rd55];
	add.s64 	%rd56, %rd2, %rd54;
	ld.global.nc.f32 	%f6, [%rd56];
	mul.rn.f32 	%f7, %f6, 0f3BDEE95C;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.wide.u32 	%rd57, %r49, 21504;
	add.s64 	%rd58, %rd3, %rd57;
	mul.wide.u32 	%rd59, %r51, 3072;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r36, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	mul.wide.u32 	%rd63, %r10, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.nc.f32 	%f9, [%rd64];
	add.s64 	%rd65, %rd2, %rd63;
	ld.global.nc.f32 	%f10, [%rd65];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	sub.rn.f32 	%f12, %f9, %f11;
	mul.wide.u32 	%rd66, %r30, 21504;
	add.s64 	%rd67, %rd3, %rd66;
	mul.wide.u32 	%rd68, %r32, 3072;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r17, 1024;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.u32 	%rd72, %r9, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.nc.f32 	%f13, [%rd73];
	add.s64 	%rd74, %rd2, %rd72;
	ld.global.nc.f32 	%f14, [%rd74];
	mul.rn.f32 	%f15, %f14, 0f3BDEE95C;
	sub.rn.f32 	%f16, %f13, %f15;
	st.global.v4.f32 	[%rd38+13479872], {%f4, %f8, %f12, %f16};
LBB2_1:
	ret;

}
	// .globl	fusion_1228
.visible .entry fusion_1228(
	.param .u64 fusion_1228_param_0,
	.param .u64 fusion_1228_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot3[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<23>;

	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1228_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.u64 	%rd10, %SP, 0;
	add.s64 	%rd11, %rd9, 13479872;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r4, %r1, 147;
	add.s32 	%r5, %r4, %r3;
	mul.wide.u32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd13];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd14, %r4;
	cvt.u64.u32 	%rd3, %r3;
	add.s64 	%rd15, %rd14, %rd3;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd4, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd4+128];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.f32 	%f11, [%rd4+256];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f10, %f12;
	ld.global.nc.f32 	%f14, [%rd4+384];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f40, %f13, %f15;
	or.b32  	%r6, %r3, 128;
	setp.lt.u32 	%p1, %r6, 147;
	@%p1 bra 	LBB3_4;
	bra.uni 	LBB3_1;
LBB3_4:
	ld.global.nc.f32 	%f16, [%rd4+512];
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f40, %f40, %f17;
LBB3_1:
	cvta.to.local.u64 	%rd2, %rd10;
	cvt.u32.u64 	%r2, %rd3;
	shfl.sync.down.b32	%f18, %f40, 16, 31, -1;
	add.rn.f32 	%f19, %f40, %f18;
	shfl.sync.down.b32	%f20, %f19, 8, 31, -1;
	add.rn.f32 	%f21, %f19, %f20;
	shfl.sync.down.b32	%f22, %f21, 4, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 2, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 1, 31, -1;
	setp.eq.s32 	%p2, %r2, 0;
	@%p2 bra 	LBB3_5;
	bra.uni 	LBB3_2;
LBB3_5:
	add.rn.f32 	%f3, %f25, %f26;
	st.shared.f32 	[shared_cache_01], %f3;
LBB3_2:
	bar.sync 	0;
	shl.b64 	%rd18, %rd3, 2;
	mov.u64 	%rd19, shared_cache_01;
	add.s64 	%rd6, %rd19, %rd18;
	cvta.shared.u64 	%rd20, %rd6;
	mov.u32 	%r7, 0;
	st.local.u32 	[%rd2], %r7;
	selp.b64 	%rd22, %rd20, %rd10, %p2;
	ld.f32 	%f27, [%rd22];
	shfl.sync.down.b32	%f28, %f27, 16, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 8, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 4, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 2, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 1, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	st.f32 	[%rd22], %f37;
	@%p2 bra 	LBB3_6;
	bra.uni 	LBB3_3;
LBB3_6:
	ld.param.u64 	%rd7, [fusion_1228_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd5, %rd1, %rd17;
	ld.shared.f32 	%f38, [%rd6];
	atom.global.add.f32 	%f39, [%rd5], %f38;
LBB3_3:
	ret;

}
	// .globl	fusion_1227
.visible .entry fusion_1227(
	.param .u64 fusion_1227_param_0,
	.param .u64 fusion_1227_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 37632;
	@%p1 bra 	LBB4_2;
	bra.uni 	LBB4_1;
LBB4_2:
	ld.param.u64 	%rd3, [fusion_1227_param_0];
	ld.param.u64 	%rd4, [fusion_1227_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, 28533;
	shr.u32 	%r10, %r9, 22;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f3BDEE95C;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+13479872];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.wide.u32 	%rd9, %r2, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r11, %rd10;
	mul.wide.u32 	%rd11, %r11, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f10, [%rd12];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	add.rn.f32 	%f12, %f11, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f13, %f12;
	mul.rn.f32 	%f14, %f13, %f6;
	mul.wide.u32 	%rd13, %r3, -555131827;
	shr.u64 	%rd14, %rd13, 39;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f15, [%rd16];
	mul.rn.f32 	%f16, %f15, 0f3BDEE95C;
	add.rn.f32 	%f17, %f16, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f18, %f17;
	mul.rn.f32 	%f19, %f18, %f7;
	mul.wide.u32 	%rd17, %r4, -555131827;
	shr.u64 	%rd18, %rd17, 39;
	cvt.u32.u64 	%r13, %rd18;
	mul.wide.u32 	%rd19, %r13, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f20, [%rd20];
	mul.rn.f32 	%f21, %f20, 0f3BDEE95C;
	add.rn.f32 	%f22, %f21, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f23, %f8;
	st.global.v4.f32 	[%rd6+13479872], {%f9, %f14, %f19, %f24};
LBB4_1:
	ret;

}
	// .globl	fusion_1226
.visible .entry fusion_1226(
	.param .u64 fusion_1226_param_0
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<44>;

	ld.param.u64 	%rd11, [fusion_1226_param_0];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	or.b32  	%r1, %r7, %r6;
	shr.u32 	%r9, %r1, 3;
	mul.wide.u32 	%rd12, %r9, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 56;
	sub.s32 	%r2, %r1, %r11;
	shr.u64 	%rd14, %rd12, 35;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r13, %rd16;
	mul.lo.s32 	%r14, %r13, 56;
	sub.s32 	%r15, %r10, %r14;
	mul.wide.u32 	%rd17, %r1, 1402438301;
	shl.b32 	%r3, %r2, 1;
	shl.b32 	%r4, %r15, 1;
	bfe.u64 	%rd2, %rd17, 42, 8;
	setp.ne.s32 	%p1, %r15, 0;
	setp.eq.s32 	%p5, %r2, 0;
	mul.lo.s64 	%rd41, %rd2, 50176;
	mul.wide.u32 	%rd42, %r3, 4;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	mov.f32 	%f28, 0f00000000;
	cvt.s64.s32 	%rd4, %r4;
	add.s64 	%rd19, %rd1, %rd41;
	@%p5 bra 	LBB5_4;
	mul.wide.s32 	%rd20, %r4, 448;
	add.s64 	%rd21, %rd19, %rd20;
	mul.wide.s32 	%rd22, %r3, 4;
	add.s64 	%rd6, %rd21, %rd22;
	ld.global.nc.f32 	%f28, [%rd6+-452];
LBB5_4:
	cvt.s64.s32 	%rd43, %r3;
	max.f32 	%f12, %f28, 0fFF800000;
	mul.lo.s64 	%rd25, %rd4, 448;
	add.s64 	%rd26, %rd19, %rd25;
	add.s64 	%rd28, %rd26, %rd42;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd28+-448];
	max.f32 	%f15, %f12, %f13;
	max.f32 	%f29, %f15, %f14;
	bra.uni 	LBB5_5;
LBB5_1:
	cvt.s64.s32 	%rd43, %r3;
	mov.f32 	%f29, 0f00000000;
LBB5_5:
	cvt.u64.u32 	%rd8, %r4;
	add.s64 	%rd30, %rd1, %rd41;
	mul.wide.u32 	%rd31, %r4, 448;
	add.s64 	%rd32, %rd30, %rd31;
	shl.b64 	%rd33, %rd43, 2;
	add.s64 	%rd9, %rd32, %rd33;
	mov.f32 	%f31, 0f00000000;
	mov.f32 	%f30, %f31;
	@%p5 bra 	LBB5_7;
	ld.global.nc.f32 	%f30, [%rd9+-4];
LBB5_7:
	mul.lo.s64 	%rd36, %rd8, 448;
	add.s64 	%rd37, %rd30, %rd36;
	add.s64 	%rd10, %rd37, %rd42;
	ld.global.nc.v2.f32 	{%f7, %f8}, [%rd10];
	@%p5 bra 	LBB5_9;
	ld.global.nc.f32 	%f31, [%rd9+444];
LBB5_9:
	max.f32 	%f19, %f29, %f30;
	max.f32 	%f20, %f19, %f7;
	max.f32 	%f21, %f20, %f8;
	max.f32 	%f22, %f21, %f31;
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd10+448];
	max.f32 	%f25, %f22, %f23;
	max.f32 	%f26, %f25, %f24;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.f32 	[%rd40+12845056], %f26;
	ret;

}
	// .globl	fusion_1225
.visible .entry fusion_1225(
	.param .u64 fusion_1225_param_0,
	.param .u64 fusion_1225_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot6[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1225_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 12845056;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB6_10;
	bra.uni 	LBB6_1;
LBB6_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB6_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB6_11;
	bra.uni 	LBB6_2;
LBB6_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB6_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB6_12;
	bra.uni 	LBB6_3;
LBB6_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB6_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB6_13;
	bra.uni 	LBB6_4;
LBB6_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB6_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB6_14;
	bra.uni 	LBB6_5;
LBB6_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB6_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB6_15;
	bra.uni 	LBB6_6;
LBB6_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB6_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB6_16;
	bra.uni 	LBB6_7;
LBB6_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB6_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_02;
	@%p9 bra 	LBB6_17;
	bra.uni 	LBB6_8;
LBB6_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB6_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB6_18;
	bra.uni 	LBB6_9;
LBB6_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB6_9;
	ld.param.u64 	%rd7, [fusion_1225_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB6_9:
	ret;

}
	// .globl	fusion_1223
.visible .entry fusion_1223(
	.param .u64 fusion_1223_param_0,
	.param .u64 fusion_1223_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot7[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1223_param_0];
	ld.param.u64 	%rd9, [fusion_1223_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 12845056;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB7_10;
	bra.uni 	LBB7_1;
LBB7_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB7_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB7_11;
	bra.uni 	LBB7_2;
LBB7_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB7_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB7_12;
	bra.uni 	LBB7_3;
LBB7_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB7_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB7_13;
	bra.uni 	LBB7_4;
LBB7_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB7_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB7_14;
	bra.uni 	LBB7_5;
LBB7_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB7_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB7_15;
	bra.uni 	LBB7_6;
LBB7_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB7_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB7_16;
	bra.uni 	LBB7_7;
LBB7_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB7_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_03;
	@%p9 bra 	LBB7_17;
	bra.uni 	LBB7_8;
LBB7_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB7_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB7_18;
	bra.uni 	LBB7_9;
LBB7_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB7_9;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB7_9:
	ret;

}
	// .globl	fusion_1222
.visible .entry fusion_1222(
	.param .u64 fusion_1222_param_0,
	.param .u64 fusion_1222_param_1,
	.param .u64 fusion_1222_param_2,
	.param .u64 fusion_1222_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1222_param_0];
	ld.param.u64 	%rd2, [fusion_1222_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1222_param_1];
	ld.param.u64 	%rd5, [fusion_1222_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+12845056];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1221
.visible .entry fusion_1221(
	.param .u64 fusion_1221_param_0,
	.param .u64 fusion_1221_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1221_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_04;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB9_2;
	bra.uni 	LBB9_1;
LBB9_2:
	ld.param.u64 	%rd3, [fusion_1221_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 3211264;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB9_1:
	ret;

}
	// .globl	fusion_1232
.visible .entry fusion_1232(
	.param .u64 fusion_1232_param_0,
	.param .u64 fusion_1232_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot10[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot10;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_1232_param_0];
	ld.param.u64 	%rd5, [fusion_1232_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+3211264];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB10_3;
	bra.uni 	LBB10_1;
LBB10_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_05], %f1;
LBB10_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_05;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB10_4;
	bra.uni 	LBB10_2;
LBB10_4:
	add.s64 	%rd2, %rd10, 3215360;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB10_2:
	ret;

}
	// .globl	fusion_1218
.visible .entry fusion_1218(
	.param .u64 fusion_1218_param_0,
	.param .u64 fusion_1218_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1218_param_0];
	ld.param.u64 	%rd2, [fusion_1218_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+3215360];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+3211264];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4282880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1217
.visible .entry fusion_1217(
	.param .u64 fusion_1217_param_0,
	.param .u64 fusion_1217_param_1,
	.param .u64 fusion_1217_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1217_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_06;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB12_2;
	bra.uni 	LBB12_1;
LBB12_2:
	ld.param.u64 	%rd3, [fusion_1217_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB12_1:
	ret;

}
	// .globl	fusion_1233
.visible .entry fusion_1233(
	.param .u64 fusion_1233_param_0,
	.param .u64 fusion_1233_param_1,
	.param .u64 fusion_1233_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot13[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_1233_param_0];
	ld.param.u64 	%rd7, [fusion_1233_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+66560];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+132096];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+197632];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB13_3;
	bra.uni 	LBB13_1;
LBB13_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_07], %f1;
LBB13_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_07;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB13_4;
	bra.uni 	LBB13_2;
LBB13_4:
	ld.param.u64 	%rd5, [fusion_1233_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 3211264;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB13_2:
	ret;

}
	// .globl	fusion_1214
.visible .entry fusion_1214(
	.param .u64 fusion_1214_param_0,
	.param .u64 fusion_1214_param_1,
	.param .u64 fusion_1214_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1214_param_0];
	ld.param.u64 	%rd2, [fusion_1214_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1214_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+3211264];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+6704640], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1213
.visible .entry fusion_1213(
	.param .u64 fusion_1213_param_0,
	.param .u64 fusion_1213_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot15[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot15;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1213_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB15_10;
	bra.uni 	LBB15_1;
LBB15_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB15_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB15_11;
	bra.uni 	LBB15_2;
LBB15_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB15_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB15_12;
	bra.uni 	LBB15_3;
LBB15_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB15_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB15_13;
	bra.uni 	LBB15_4;
LBB15_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB15_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB15_14;
	bra.uni 	LBB15_5;
LBB15_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB15_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB15_15;
	bra.uni 	LBB15_6;
LBB15_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB15_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB15_16;
	bra.uni 	LBB15_7;
LBB15_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB15_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_08;
	@%p9 bra 	LBB15_17;
	bra.uni 	LBB15_8;
LBB15_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB15_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB15_18;
	bra.uni 	LBB15_9;
LBB15_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB15_9;
	ld.param.u64 	%rd7, [fusion_1213_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB15_9:
	ret;

}
	// .globl	fusion_1211
.visible .entry fusion_1211(
	.param .u64 fusion_1211_param_0,
	.param .u64 fusion_1211_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot16[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot16;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1211_param_0];
	ld.param.u64 	%rd9, [fusion_1211_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB16_10;
	bra.uni 	LBB16_1;
LBB16_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB16_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB16_11;
	bra.uni 	LBB16_2;
LBB16_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB16_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB16_12;
	bra.uni 	LBB16_3;
LBB16_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB16_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB16_13;
	bra.uni 	LBB16_4;
LBB16_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB16_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB16_14;
	bra.uni 	LBB16_5;
LBB16_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB16_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB16_15;
	bra.uni 	LBB16_6;
LBB16_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB16_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB16_16;
	bra.uni 	LBB16_7;
LBB16_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB16_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_09;
	@%p9 bra 	LBB16_17;
	bra.uni 	LBB16_8;
LBB16_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB16_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB16_18;
	bra.uni 	LBB16_9;
LBB16_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB16_9;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB16_9:
	ret;

}
	// .globl	fusion_1210
.visible .entry fusion_1210(
	.param .u64 fusion_1210_param_0,
	.param .u64 fusion_1210_param_1,
	.param .u64 fusion_1210_param_2,
	.param .u64 fusion_1210_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<79>;

	ld.param.u64 	%rd8, [fusion_1210_param_0];
	ld.param.u64 	%rd9, [fusion_1210_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_1210_param_1];
	ld.param.u64 	%rd12, [fusion_1210_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 6554624;
	add.s64 	%rd5, %rd10, 6422528;
	add.s64 	%rd6, %rd10, 3211264;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	mul.wide.u32 	%rd17, %r1, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r24, %rd18;
	mul.wide.u32 	%rd19, %r24, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r25, %rd20;
	mul.lo.s32 	%r26, %r25, 58;
	or.b32  	%r27, %r1, 2;
	mul.wide.u32 	%rd21, %r27, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r29, %rd22;
	mul.lo.s32 	%r30, %r29, 58;
	mul.wide.u32 	%rd23, %r29, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r31, %rd24;
	mul.lo.s32 	%r32, %r31, 58;
	or.b32  	%r33, %r1, 3;
	mul.wide.u32 	%rd25, %r33, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r35, %rd26;
	mul.wide.u32 	%rd27, %r35, -1925330167;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r37, %rd28;
	mul.lo.s32 	%r39, %r24, 58;
	not.b32 	%r40, %r26;
	add.s32 	%r8, %r40, %r24;
	setp.lt.u32 	%p1, %r8, 56;
	not.b32 	%r41, %r39;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p2, %r9, 56;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 3, 5;
	and.b32  	%r55, %r2, 255;
	mul.wide.u32 	%rd78, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB17_5;
	bra.uni 	LBB17_1;
LBB17_5:
	mul.wide.u32 	%rd29, %r55, 12544;
	add.s64 	%rd30, %rd6, %rd29;
	add.s64 	%rd32, %rd30, %rd78;
	mul.wide.u32 	%rd33, %r9, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f10, [%rd34];
	mul.wide.u32 	%rd35, %r55, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f11, [%rd36];
	mul.wide.u32 	%rd37, %r54, 4;
	add.s64 	%rd38, %rd5, %rd37;
	ld.global.nc.f32 	%f12, [%rd38];
	mul.rn.f32 	%f13, %f12, 0f38272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd39, %rd2, %rd35;
	ld.global.nc.f32 	%f18, [%rd39];
	add.s64 	%rd40, %rd3, %rd37;
	ld.global.nc.f32 	%f19, [%rd40];
	mul.rn.f32 	%f20, %f19, 0f38272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB17_1:
	mul.lo.s32 	%r36, %r35, 58;
	mul.lo.s32 	%r38, %r37, 58;
	sub.s32 	%r4, %r27, %r30;
	sub.s32 	%r5, %r29, %r32;
	mul.wide.u32 	%rd41, %r1, 4;
	add.s64 	%rd7, %rd4, %rd41;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 56;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB17_6;
	bra.uni 	LBB17_2;
LBB17_6:
	mul.wide.u32 	%rd42, %r55, 12544;
	add.s64 	%rd43, %rd6, %rd42;
	add.s64 	%rd45, %rd43, %rd78;
	mul.wide.u32 	%rd46, %r10, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f25, [%rd47];
	mul.wide.u32 	%rd48, %r55, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f26, [%rd49];
	mul.wide.u32 	%rd50, %r54, 4;
	add.s64 	%rd51, %rd5, %rd50;
	ld.global.nc.f32 	%f27, [%rd51];
	mul.rn.f32 	%f28, %f27, 0f38272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd52, %rd2, %rd48;
	ld.global.nc.f32 	%f33, [%rd52];
	add.s64 	%rd53, %rd3, %rd50;
	ld.global.nc.f32 	%f34, [%rd53];
	mul.rn.f32 	%f35, %f34, 0f38272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB17_2:
	sub.s32 	%r6, %r33, %r36;
	sub.s32 	%r7, %r35, %r38;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 56;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB17_7;
	bra.uni 	LBB17_3;
LBB17_7:
	mul.wide.u32 	%rd54, %r55, 12544;
	add.s64 	%rd55, %rd6, %rd54;
	mul.wide.u32 	%rd56, %r11, 224;
	add.s64 	%rd57, %rd55, %rd56;
	mul.wide.u32 	%rd58, %r12, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f40, [%rd59];
	mul.wide.u32 	%rd60, %r55, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f41, [%rd61];
	mul.wide.u32 	%rd62, %r54, 4;
	add.s64 	%rd63, %rd5, %rd62;
	ld.global.nc.f32 	%f42, [%rd63];
	mul.rn.f32 	%f43, %f42, 0f38272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd64, %rd2, %rd60;
	ld.global.nc.f32 	%f48, [%rd64];
	add.s64 	%rd65, %rd3, %rd62;
	ld.global.nc.f32 	%f49, [%rd65];
	mul.rn.f32 	%f50, %f49, 0f38272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB17_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 56;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB17_8;
	bra.uni 	LBB17_4;
LBB17_8:
	mul.wide.u32 	%rd66, %r55, 12544;
	add.s64 	%rd67, %rd6, %rd66;
	mul.wide.u32 	%rd68, %r13, 224;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r14, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f55, [%rd71];
	mul.wide.u32 	%rd72, %r55, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f56, [%rd73];
	mul.wide.u32 	%rd74, %r54, 4;
	add.s64 	%rd75, %rd5, %rd74;
	ld.global.nc.f32 	%f57, [%rd75];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd76, %rd2, %rd72;
	ld.global.nc.f32 	%f63, [%rd76];
	add.s64 	%rd77, %rd3, %rd74;
	ld.global.nc.f32 	%f64, [%rd77];
	mul.rn.f32 	%f65, %f64, 0f38272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB17_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1209
.visible .entry fusion_1209(
	.param .u64 fusion_1209_param_0,
	.param .u64 fusion_1209_param_1,
	.param .u64 fusion_1209_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_1209_param_0];
	ld.param.u64 	%rd6, [fusion_1209_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB18_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB18_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_010;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB18_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB18_4:
	ret;

}
	// .globl	fusion_1208
.visible .entry fusion_1208(
	.param .u64 fusion_1208_param_0,
	.param .u64 fusion_1208_param_1,
	.param .u64 fusion_1208_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1208_param_0];
	ld.param.u64 	%rd2, [fusion_1208_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1208_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+9999360], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1207
.visible .entry fusion_1207(
	.param .u64 fusion_1207_param_0,
	.param .u64 fusion_1207_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot20[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_1207_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 9999360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_011;
	@%p1 bra 	LBB20_3;
	bra.uni 	LBB20_1;
LBB20_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB20_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB20_4;
	bra.uni 	LBB20_2;
LBB20_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB20_2;
	ld.param.u64 	%rd5, [fusion_1207_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB20_2:
	ret;

}
	// .globl	fusion_1206
.visible .entry fusion_1206(
	.param .u64 fusion_1206_param_0,
	.param .u64 fusion_1206_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1206_param_0];
	ld.param.u64 	%rd2, [fusion_1206_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+9999360];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+9999360], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1205
.visible .entry fusion_1205(
	.param .u64 fusion_1205_param_0,
	.param .u64 fusion_1205_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot22[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot22;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1205_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB22_10;
	bra.uni 	LBB22_1;
LBB22_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB22_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB22_11;
	bra.uni 	LBB22_2;
LBB22_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB22_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB22_12;
	bra.uni 	LBB22_3;
LBB22_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB22_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB22_13;
	bra.uni 	LBB22_4;
LBB22_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB22_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB22_14;
	bra.uni 	LBB22_5;
LBB22_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB22_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB22_15;
	bra.uni 	LBB22_6;
LBB22_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB22_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB22_16;
	bra.uni 	LBB22_7;
LBB22_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB22_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_012;
	@%p9 bra 	LBB22_17;
	bra.uni 	LBB22_8;
LBB22_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB22_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB22_18;
	bra.uni 	LBB22_9;
LBB22_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB22_9;
	ld.param.u64 	%rd7, [fusion_1205_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB22_9:
	ret;

}
	// .globl	fusion_1203
.visible .entry fusion_1203(
	.param .u64 fusion_1203_param_0,
	.param .u64 fusion_1203_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot23[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1203_param_0];
	ld.param.u64 	%rd9, [fusion_1203_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB23_10;
	bra.uni 	LBB23_1;
LBB23_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB23_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB23_11;
	bra.uni 	LBB23_2;
LBB23_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB23_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB23_12;
	bra.uni 	LBB23_3;
LBB23_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB23_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB23_13;
	bra.uni 	LBB23_4;
LBB23_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB23_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB23_14;
	bra.uni 	LBB23_5;
LBB23_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB23_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB23_15;
	bra.uni 	LBB23_6;
LBB23_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB23_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB23_16;
	bra.uni 	LBB23_7;
LBB23_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB23_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_013;
	@%p9 bra 	LBB23_17;
	bra.uni 	LBB23_8;
LBB23_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB23_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB23_18;
	bra.uni 	LBB23_9;
LBB23_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB23_9;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB23_9:
	ret;

}
	// .globl	fusion_1202
.visible .entry fusion_1202(
	.param .u64 fusion_1202_param_0,
	.param .u64 fusion_1202_param_1,
	.param .u64 fusion_1202_param_2,
	.param .u64 fusion_1202_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1202_param_0];
	ld.param.u64 	%rd2, [fusion_1202_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1202_param_1];
	ld.param.u64 	%rd5, [fusion_1202_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+25690112];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1201
.visible .entry fusion_1201(
	.param .u64 fusion_1201_param_0,
	.param .u64 fusion_1201_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1201_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_014;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB25_2;
	bra.uni 	LBB25_1;
LBB25_2:
	ld.param.u64 	%rd3, [fusion_1201_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 3211264;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB25_1:
	ret;

}
	// .globl	fusion_1234
.visible .entry fusion_1234(
	.param .u64 fusion_1234_param_0,
	.param .u64 fusion_1234_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot26[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot26;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_1234_param_0];
	ld.param.u64 	%rd5, [fusion_1234_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+3211264];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB26_3;
	bra.uni 	LBB26_1;
LBB26_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_015], %f1;
LBB26_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_015;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB26_4;
	bra.uni 	LBB26_2;
LBB26_4:
	add.s64 	%rd2, %rd10, 3215360;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB26_2:
	ret;

}
	// .globl	fusion_1198
.visible .entry fusion_1198(
	.param .u64 fusion_1198_param_0,
	.param .u64 fusion_1198_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1198_param_0];
	ld.param.u64 	%rd2, [fusion_1198_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+3215360];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+3211264];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+4282880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8736
.visible .entry add_8736(
	.param .u64 add_8736_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_8736_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 12845064;
	mov.u32 	%r11, -163840;
	bra.uni 	LBB28_1;
LBB28_2:
	add.s32 	%r11, %r11, 163840;
	add.s64 	%rd8, %rd8, 655360;
	setp.lt.u32 	%p2, %r11, 3047424;
	@%p2 bra 	LBB28_1;
	bra.uni 	LBB28_3;
LBB28_1:
	add.s32 	%r9, %r1, %r11;
	add.s32 	%r10, %r9, 163840;
	setp.lt.u32 	%p1, %r10, 3211264;
	@%p1 bra 	LBB28_4;
	bra.uni 	LBB28_2;
LBB28_4:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-8];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+12845048];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-12845064], {%f9, %f10, %f11, %f12};
	bra.uni 	LBB28_2;
LBB28_3:
	ret;

}
	// .globl	fusion_1197
.visible .entry fusion_1197(
	.param .u64 fusion_1197_param_0,
	.param .u64 fusion_1197_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot29[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot29;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1197_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd11, %r6, 1374389535;
	shr.u64 	%rd12, %rd11, 35;
	cvt.u32.u64 	%r8, %rd12;
	mul.lo.s32 	%r9, %r8, 25;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 100352;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.nc.f32 	%f11, [%rd14];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd15, %r13;
	cvt.u64.u32 	%rd16, %r12;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd3, %rd9, %rd18;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB29_7;
	bra.uni 	LBB29_1;
LBB29_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB29_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB29_8;
	bra.uni 	LBB29_2;
LBB29_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB29_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB29_9;
	bra.uni 	LBB29_3;
LBB29_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB29_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB29_10;
	bra.uni 	LBB29_4;
LBB29_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB29_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd21, shared_cache_016;
	@%p6 bra 	LBB29_11;
	bra.uni 	LBB29_5;
LBB29_11:
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd5, %rd21, %rd20;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB29_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB29_12;
	bra.uni 	LBB29_6;
LBB29_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd6, %rd21, %rd22;
	cvta.shared.u64 	%rd24, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd26, %rd24, %rd10, %p8;
	ld.f32 	%f31, [%rd26];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd26], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB29_6;
	ld.param.u64 	%rd7, [fusion_1197_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd1, %rd19;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB29_6:
	ret;

}
	// .globl	fusion_1195
.visible .entry fusion_1195(
	.param .u64 fusion_1195_param_0,
	.param .u64 fusion_1195_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot30[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<60>;

	mov.u64 	%SPL, __local_depot30;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1195_param_0];
	ld.param.u64 	%rd9, [fusion_1195_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 1374389535;
	shr.u64 	%rd13, %rd12, 35;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 25;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 100352;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd14, %r14, 1402438301;
	shr.u64 	%rd15, %rd14, 47;
	cvt.u32.u64 	%r15, %rd15;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f11, [%rd17];
	mul.wide.u32 	%rd18, %r16, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f12, 0f37272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd20, %r18, 1402438301;
	shr.u64 	%rd21, %rd20, 47;
	cvt.u32.u64 	%r19, %rd21;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd23, %r4;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd4, %rd10, %rd25;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.nc.f32 	%f18, [%rd27];
	mul.rn.f32 	%f19, %f18, 0f37272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r21, %r4, 1024;
	add.s32 	%r22, %r21, %r5;
	mul.wide.u32 	%rd28, %r22, 1402438301;
	shr.u64 	%rd29, %rd28, 47;
	cvt.u32.u64 	%r23, %rd29;
	and.b32  	%r24, %r23, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd30, %r24, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.nc.f32 	%f24, [%rd31];
	mul.rn.f32 	%f25, %f24, 0f37272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r25, %r4, 1536;
	add.s32 	%r26, %r25, %r5;
	mul.wide.u32 	%rd32, %r26, 1402438301;
	shr.u64 	%rd33, %rd32, 47;
	cvt.u32.u64 	%r27, %rd33;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd34, %r28, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0f37272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r29, %r1, 2048;
	setp.lt.u32 	%p2, %r29, %r3;
	@%p2 bra 	LBB30_7;
	bra.uni 	LBB30_1;
LBB30_7:
	or.b32  	%r30, %r4, 2048;
	add.s32 	%r31, %r30, %r5;
	mul.wide.u32 	%rd36, %r31, 1402438301;
	shr.u64 	%rd37, %rd36, 47;
	cvt.u32.u64 	%r32, %rd37;
	and.b32  	%r33, %r32, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd38, %r33, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.nc.f32 	%f35, [%rd39];
	mul.rn.f32 	%f36, %f35, 0fB7272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB30_1:
	or.b32  	%r34, %r1, 2560;
	setp.lt.u32 	%p3, %r34, %r3;
	@%p3 bra 	LBB30_8;
	bra.uni 	LBB30_2;
LBB30_8:
	or.b32  	%r35, %r4, 2560;
	add.s32 	%r36, %r35, %r5;
	mul.wide.u32 	%rd40, %r36, 1402438301;
	shr.u64 	%rd41, %rd40, 47;
	cvt.u32.u64 	%r37, %rd41;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd42, %r38, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.nc.f32 	%f40, [%rd43];
	mul.rn.f32 	%f41, %f40, 0fB7272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB30_2:
	or.b32  	%r39, %r1, 3072;
	setp.lt.u32 	%p4, %r39, %r3;
	@%p4 bra 	LBB30_9;
	bra.uni 	LBB30_3;
LBB30_9:
	or.b32  	%r40, %r4, 3072;
	add.s32 	%r41, %r40, %r5;
	mul.wide.u32 	%rd44, %r41, 1402438301;
	shr.u64 	%rd45, %rd44, 47;
	cvt.u32.u64 	%r42, %rd45;
	and.b32  	%r43, %r42, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd46, %r43, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f45, [%rd47];
	mul.rn.f32 	%f46, %f45, 0fB7272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB30_3:
	or.b32  	%r44, %r1, 3584;
	setp.lt.u32 	%p5, %r44, %r3;
	@%p5 bra 	LBB30_10;
	bra.uni 	LBB30_4;
LBB30_10:
	or.b32  	%r45, %r4, 3584;
	add.s32 	%r46, %r45, %r5;
	mul.wide.u32 	%rd48, %r46, 1402438301;
	shr.u64 	%rd49, %rd48, 47;
	cvt.u32.u64 	%r47, %rd49;
	and.b32  	%r48, %r47, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd50, %r48, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.nc.f32 	%f50, [%rd51];
	mul.rn.f32 	%f51, %f50, 0fB7272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB30_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd54, shared_cache_017;
	@%p6 bra 	LBB30_11;
	bra.uni 	LBB30_5;
LBB30_11:
	mul.wide.u32 	%rd53, %r7, 4;
	add.s64 	%rd6, %rd54, %rd53;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB30_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB30_12;
	bra.uni 	LBB30_6;
LBB30_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd55, %r6, 4;
	add.s64 	%rd7, %rd54, %rd55;
	cvta.shared.u64 	%rd57, %rd7;
	mov.u32 	%r49, 0;
	st.local.u32 	[%rd2], %r49;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd59, %rd57, %rd11, %p8;
	ld.f32 	%f63, [%rd59];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd59], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB30_6;
	add.s64 	%rd3, %rd10, 25690112;
	mul.wide.u32 	%rd52, %r2, 4;
	add.s64 	%rd5, %rd3, %rd52;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB30_6:
	ret;

}
	// .globl	fusion_1194
.visible .entry fusion_1194(
	.param .u64 fusion_1194_param_0,
	.param .u64 fusion_1194_param_1,
	.param .u64 fusion_1194_param_2,
	.param .u64 fusion_1194_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1194_param_0];
	ld.param.u64 	%rd2, [fusion_1194_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1194_param_1];
	ld.param.u64 	%rd5, [fusion_1194_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 47;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+25690112];
	mul.rn.f32 	%f7, %f6, 0f37272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+12845056], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1193
.visible .entry fusion_1193(
	.param .u64 fusion_1193_param_0,
	.param .u64 fusion_1193_param_1,
	.param .u64 fusion_1193_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1193_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_018;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB32_2;
	bra.uni 	LBB32_1;
LBB32_2:
	ld.param.u64 	%rd3, [fusion_1193_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB32_1:
	ret;

}
	// .globl	fusion_1235
.visible .entry fusion_1235(
	.param .u64 fusion_1235_param_0,
	.param .u64 fusion_1235_param_1,
	.param .u64 fusion_1235_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot33[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot33;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1235_param_0];
	ld.param.u64 	%rd8, [fusion_1235_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 1024;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_019;
	@%p1 bra 	LBB33_3;
	bra.uni 	LBB33_1;
LBB33_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB33_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB33_4;
	bra.uni 	LBB33_2;
LBB33_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB33_2;
	ld.param.u64 	%rd6, [fusion_1235_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 25690112;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB33_2:
	ret;

}
	// .globl	fusion_1190
.visible .entry fusion_1190(
	.param .u64 fusion_1190_param_0,
	.param .u64 fusion_1190_param_1,
	.param .u64 fusion_1190_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1190_param_0];
	ld.param.u64 	%rd2, [fusion_1190_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1190_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+25690112];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+29969920], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1189
.visible .entry fusion_1189(
	.param .u64 fusion_1189_param_0,
	.param .u64 fusion_1189_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot35[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot35;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1189_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB35_10;
	bra.uni 	LBB35_1;
LBB35_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB35_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB35_11;
	bra.uni 	LBB35_2;
LBB35_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB35_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB35_12;
	bra.uni 	LBB35_3;
LBB35_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB35_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB35_13;
	bra.uni 	LBB35_4;
LBB35_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB35_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB35_14;
	bra.uni 	LBB35_5;
LBB35_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB35_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB35_15;
	bra.uni 	LBB35_6;
LBB35_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB35_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB35_16;
	bra.uni 	LBB35_7;
LBB35_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB35_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_020;
	@%p9 bra 	LBB35_17;
	bra.uni 	LBB35_8;
LBB35_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB35_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB35_18;
	bra.uni 	LBB35_9;
LBB35_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB35_9;
	ld.param.u64 	%rd7, [fusion_1189_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB35_9:
	ret;

}
	// .globl	fusion_1187
.visible .entry fusion_1187(
	.param .u64 fusion_1187_param_0,
	.param .u64 fusion_1187_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot36[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot36;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1187_param_0];
	ld.param.u64 	%rd9, [fusion_1187_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB36_10;
	bra.uni 	LBB36_1;
LBB36_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB36_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB36_11;
	bra.uni 	LBB36_2;
LBB36_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB36_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB36_12;
	bra.uni 	LBB36_3;
LBB36_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB36_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB36_13;
	bra.uni 	LBB36_4;
LBB36_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB36_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB36_14;
	bra.uni 	LBB36_5;
LBB36_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB36_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB36_15;
	bra.uni 	LBB36_6;
LBB36_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB36_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB36_16;
	bra.uni 	LBB36_7;
LBB36_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB36_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_021;
	@%p9 bra 	LBB36_17;
	bra.uni 	LBB36_8;
LBB36_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB36_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB36_18;
	bra.uni 	LBB36_9;
LBB36_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB36_9;
	add.s64 	%rd3, %rd10, 22844416;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB36_9:
	ret;

}
	// .globl	fusion_1186
.visible .entry fusion_1186(
	.param .u64 fusion_1186_param_0,
	.param .u64 fusion_1186_param_1,
	.param .u64 fusion_1186_param_2,
	.param .u64 fusion_1186_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<79>;

	ld.param.u64 	%rd8, [fusion_1186_param_0];
	ld.param.u64 	%rd9, [fusion_1186_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_1186_param_1];
	ld.param.u64 	%rd12, [fusion_1186_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 19399680;
	add.s64 	%rd5, %rd10, 22844416;
	add.s64 	%rd6, %rd10, 25690112;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	mul.wide.u32 	%rd17, %r1, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r24, %rd18;
	mul.wide.u32 	%rd19, %r24, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r25, %rd20;
	mul.lo.s32 	%r26, %r25, 58;
	or.b32  	%r27, %r1, 2;
	mul.wide.u32 	%rd21, %r27, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r29, %rd22;
	mul.lo.s32 	%r30, %r29, 58;
	mul.wide.u32 	%rd23, %r29, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r31, %rd24;
	mul.lo.s32 	%r32, %r31, 58;
	or.b32  	%r33, %r1, 3;
	mul.wide.u32 	%rd25, %r33, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r35, %rd26;
	mul.wide.u32 	%rd27, %r35, -1925330167;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r37, %rd28;
	mul.lo.s32 	%r39, %r24, 58;
	not.b32 	%r40, %r26;
	add.s32 	%r8, %r40, %r24;
	setp.lt.u32 	%p1, %r8, 56;
	not.b32 	%r41, %r39;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p2, %r9, 56;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 3, 5;
	and.b32  	%r55, %r2, 255;
	mul.wide.u32 	%rd78, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB37_5;
	bra.uni 	LBB37_1;
LBB37_5:
	mul.wide.u32 	%rd29, %r55, 12544;
	add.s64 	%rd30, %rd6, %rd29;
	add.s64 	%rd32, %rd30, %rd78;
	mul.wide.u32 	%rd33, %r9, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f10, [%rd34];
	mul.wide.u32 	%rd35, %r55, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f11, [%rd36];
	mul.wide.u32 	%rd37, %r54, 4;
	add.s64 	%rd38, %rd5, %rd37;
	ld.global.nc.f32 	%f12, [%rd38];
	mul.rn.f32 	%f13, %f12, 0f38272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd39, %rd2, %rd35;
	ld.global.nc.f32 	%f18, [%rd39];
	add.s64 	%rd40, %rd3, %rd37;
	ld.global.nc.f32 	%f19, [%rd40];
	mul.rn.f32 	%f20, %f19, 0f38272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB37_1:
	mul.lo.s32 	%r36, %r35, 58;
	mul.lo.s32 	%r38, %r37, 58;
	sub.s32 	%r4, %r27, %r30;
	sub.s32 	%r5, %r29, %r32;
	mul.wide.u32 	%rd41, %r1, 4;
	add.s64 	%rd7, %rd4, %rd41;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 56;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB37_6;
	bra.uni 	LBB37_2;
LBB37_6:
	mul.wide.u32 	%rd42, %r55, 12544;
	add.s64 	%rd43, %rd6, %rd42;
	add.s64 	%rd45, %rd43, %rd78;
	mul.wide.u32 	%rd46, %r10, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f25, [%rd47];
	mul.wide.u32 	%rd48, %r55, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f26, [%rd49];
	mul.wide.u32 	%rd50, %r54, 4;
	add.s64 	%rd51, %rd5, %rd50;
	ld.global.nc.f32 	%f27, [%rd51];
	mul.rn.f32 	%f28, %f27, 0f38272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd52, %rd2, %rd48;
	ld.global.nc.f32 	%f33, [%rd52];
	add.s64 	%rd53, %rd3, %rd50;
	ld.global.nc.f32 	%f34, [%rd53];
	mul.rn.f32 	%f35, %f34, 0f38272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB37_2:
	sub.s32 	%r6, %r33, %r36;
	sub.s32 	%r7, %r35, %r38;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 56;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB37_7;
	bra.uni 	LBB37_3;
LBB37_7:
	mul.wide.u32 	%rd54, %r55, 12544;
	add.s64 	%rd55, %rd6, %rd54;
	mul.wide.u32 	%rd56, %r11, 224;
	add.s64 	%rd57, %rd55, %rd56;
	mul.wide.u32 	%rd58, %r12, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f40, [%rd59];
	mul.wide.u32 	%rd60, %r55, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f41, [%rd61];
	mul.wide.u32 	%rd62, %r54, 4;
	add.s64 	%rd63, %rd5, %rd62;
	ld.global.nc.f32 	%f42, [%rd63];
	mul.rn.f32 	%f43, %f42, 0f38272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd64, %rd2, %rd60;
	ld.global.nc.f32 	%f48, [%rd64];
	add.s64 	%rd65, %rd3, %rd62;
	ld.global.nc.f32 	%f49, [%rd65];
	mul.rn.f32 	%f50, %f49, 0f38272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB37_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 56;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB37_8;
	bra.uni 	LBB37_4;
LBB37_8:
	mul.wide.u32 	%rd66, %r55, 12544;
	add.s64 	%rd67, %rd6, %rd66;
	mul.wide.u32 	%rd68, %r13, 224;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r14, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f55, [%rd71];
	mul.wide.u32 	%rd72, %r55, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f56, [%rd73];
	mul.wide.u32 	%rd74, %r54, 4;
	add.s64 	%rd75, %rd5, %rd74;
	ld.global.nc.f32 	%f57, [%rd75];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd76, %rd2, %rd72;
	ld.global.nc.f32 	%f63, [%rd76];
	add.s64 	%rd77, %rd3, %rd74;
	ld.global.nc.f32 	%f64, [%rd77];
	mul.rn.f32 	%f65, %f64, 0f38272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB37_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1185
.visible .entry fusion_1185(
	.param .u64 fusion_1185_param_0,
	.param .u64 fusion_1185_param_1,
	.param .u64 fusion_1185_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_1185_param_0];
	ld.param.u64 	%rd6, [fusion_1185_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB38_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB38_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_022;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB38_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB38_4:
	ret;

}
	// .globl	fusion_1184
.visible .entry fusion_1184(
	.param .u64 fusion_1184_param_0,
	.param .u64 fusion_1184_param_1,
	.param .u64 fusion_1184_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1184_param_0];
	ld.param.u64 	%rd2, [fusion_1184_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1184_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+22844416], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1183
.visible .entry fusion_1183(
	.param .u64 fusion_1183_param_0,
	.param .u64 fusion_1183_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot40[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot40;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_1183_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 22844416;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_023;
	@%p1 bra 	LBB40_3;
	bra.uni 	LBB40_1;
LBB40_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB40_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB40_4;
	bra.uni 	LBB40_2;
LBB40_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB40_2;
	ld.param.u64 	%rd5, [fusion_1183_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB40_2:
	ret;

}
	// .globl	fusion_1182
.visible .entry fusion_1182(
	.param .u64 fusion_1182_param_0,
	.param .u64 fusion_1182_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1182_param_0];
	ld.param.u64 	%rd2, [fusion_1182_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+22844416];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+22844416], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1181
.visible .entry fusion_1181(
	.param .u64 fusion_1181_param_0,
	.param .u64 fusion_1181_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot42[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot42;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1181_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 28901376;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB42_10;
	bra.uni 	LBB42_1;
LBB42_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB42_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB42_11;
	bra.uni 	LBB42_2;
LBB42_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB42_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB42_12;
	bra.uni 	LBB42_3;
LBB42_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB42_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB42_13;
	bra.uni 	LBB42_4;
LBB42_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB42_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB42_14;
	bra.uni 	LBB42_5;
LBB42_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB42_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB42_15;
	bra.uni 	LBB42_6;
LBB42_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB42_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB42_16;
	bra.uni 	LBB42_7;
LBB42_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB42_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_024;
	@%p9 bra 	LBB42_17;
	bra.uni 	LBB42_8;
LBB42_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB42_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB42_18;
	bra.uni 	LBB42_9;
LBB42_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB42_9;
	ld.param.u64 	%rd7, [fusion_1181_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB42_9:
	ret;

}
	// .globl	fusion_1179
.visible .entry fusion_1179(
	.param .u64 fusion_1179_param_0,
	.param .u64 fusion_1179_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot43[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot43;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1179_param_0];
	ld.param.u64 	%rd9, [fusion_1179_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 28901376;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB43_10;
	bra.uni 	LBB43_1;
LBB43_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB43_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB43_11;
	bra.uni 	LBB43_2;
LBB43_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB43_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB43_12;
	bra.uni 	LBB43_3;
LBB43_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB43_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB43_13;
	bra.uni 	LBB43_4;
LBB43_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB43_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB43_14;
	bra.uni 	LBB43_5;
LBB43_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB43_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB43_15;
	bra.uni 	LBB43_6;
LBB43_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB43_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB43_16;
	bra.uni 	LBB43_7;
LBB43_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB43_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_025;
	@%p9 bra 	LBB43_17;
	bra.uni 	LBB43_8;
LBB43_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB43_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB43_18;
	bra.uni 	LBB43_9;
LBB43_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB43_9;
	add.s64 	%rd3, %rd10, 12845056;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB43_9:
	ret;

}
	// .globl	fusion_1178
.visible .entry fusion_1178(
	.param .u64 fusion_1178_param_0,
	.param .u64 fusion_1178_param_1,
	.param .u64 fusion_1178_param_2,
	.param .u64 fusion_1178_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1178_param_0];
	ld.param.u64 	%rd2, [fusion_1178_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1178_param_1];
	ld.param.u64 	%rd5, [fusion_1178_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+28901376];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+12845056];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+25690112], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1177
.visible .entry fusion_1177(
	.param .u64 fusion_1177_param_0,
	.param .u64 fusion_1177_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1177_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_026;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB45_2;
	bra.uni 	LBB45_1;
LBB45_2:
	ld.param.u64 	%rd3, [fusion_1177_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 28901376;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB45_1:
	ret;

}
	// .globl	fusion_1236
.visible .entry fusion_1236(
	.param .u64 fusion_1236_param_0,
	.param .u64 fusion_1236_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot46[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot46;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_1236_param_0];
	ld.param.u64 	%rd5, [fusion_1236_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+28901376];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB46_3;
	bra.uni 	LBB46_1;
LBB46_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_027], %f1;
LBB46_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_027;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB46_4;
	bra.uni 	LBB46_2;
LBB46_4:
	add.s64 	%rd2, %rd10, 28905472;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB46_2:
	ret;

}
	// .globl	fusion_1174
.visible .entry fusion_1174(
	.param .u64 fusion_1174_param_0,
	.param .u64 fusion_1174_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1174_param_0];
	ld.param.u64 	%rd2, [fusion_1174_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+28905472];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+28901376];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+29972992], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_8940
.visible .entry add_8940(
	.param .u64 add_8940_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<8>;

	ld.param.u64 	%rd4, [add_8940_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB48_1;
LBB48_3:
	add.s64 	%rd7, %rd7, 1310720;
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	setp.gt.u32 	%p2, %r10, 2883583;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB48_4;
LBB48_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd7];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd7+12845056];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd7], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 3211264;
	@%p1 bra 	LBB48_2;
	bra.uni 	LBB48_3;
LBB48_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd7+655360];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd7+13500416];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd7+655360], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB48_3;
LBB48_4:
	ret;

}
	// .globl	fusion_1173
.visible .entry fusion_1173(
	.param .u64 fusion_1173_param_0,
	.param .u64 fusion_1173_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot49[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot49;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1173_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd11, %r6, 1374389535;
	shr.u64 	%rd12, %rd11, 35;
	cvt.u32.u64 	%r8, %rd12;
	mul.lo.s32 	%r9, %r8, 25;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 100352;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd9, %rd13;
	ld.global.nc.f32 	%f11, [%rd14];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd15, %r13;
	cvt.u64.u32 	%rd16, %r12;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd3, %rd9, %rd18;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB49_7;
	bra.uni 	LBB49_1;
LBB49_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB49_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB49_8;
	bra.uni 	LBB49_2;
LBB49_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB49_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB49_9;
	bra.uni 	LBB49_3;
LBB49_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB49_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB49_10;
	bra.uni 	LBB49_4;
LBB49_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB49_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd21, shared_cache_028;
	@%p6 bra 	LBB49_11;
	bra.uni 	LBB49_5;
LBB49_11:
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd5, %rd21, %rd20;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB49_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB49_12;
	bra.uni 	LBB49_6;
LBB49_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd6, %rd21, %rd22;
	cvta.shared.u64 	%rd24, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd26, %rd24, %rd10, %p8;
	ld.f32 	%f31, [%rd26];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd26], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB49_6;
	ld.param.u64 	%rd7, [fusion_1173_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd1, %rd19;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB49_6:
	ret;

}
	// .globl	fusion_1171
.visible .entry fusion_1171(
	.param .u64 fusion_1171_param_0,
	.param .u64 fusion_1171_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot50[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<60>;

	mov.u64 	%SPL, __local_depot50;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1171_param_0];
	ld.param.u64 	%rd9, [fusion_1171_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 1374389535;
	shr.u64 	%rd13, %rd12, 35;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 25;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 100352;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd14, %r14, 1402438301;
	shr.u64 	%rd15, %rd14, 47;
	cvt.u32.u64 	%r15, %rd15;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f11, [%rd17];
	mul.wide.u32 	%rd18, %r16, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.rn.f32 	%f13, %f12, 0f37272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd20, %r18, 1402438301;
	shr.u64 	%rd21, %rd20, 47;
	cvt.u32.u64 	%r19, %rd21;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd23, %r4;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd4, %rd10, %rd25;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.nc.f32 	%f18, [%rd27];
	mul.rn.f32 	%f19, %f18, 0f37272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r21, %r4, 1024;
	add.s32 	%r22, %r21, %r5;
	mul.wide.u32 	%rd28, %r22, 1402438301;
	shr.u64 	%rd29, %rd28, 47;
	cvt.u32.u64 	%r23, %rd29;
	and.b32  	%r24, %r23, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd30, %r24, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.nc.f32 	%f24, [%rd31];
	mul.rn.f32 	%f25, %f24, 0f37272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r25, %r4, 1536;
	add.s32 	%r26, %r25, %r5;
	mul.wide.u32 	%rd32, %r26, 1402438301;
	shr.u64 	%rd33, %rd32, 47;
	cvt.u32.u64 	%r27, %rd33;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd34, %r28, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0f37272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r29, %r1, 2048;
	setp.lt.u32 	%p2, %r29, %r3;
	@%p2 bra 	LBB50_7;
	bra.uni 	LBB50_1;
LBB50_7:
	or.b32  	%r30, %r4, 2048;
	add.s32 	%r31, %r30, %r5;
	mul.wide.u32 	%rd36, %r31, 1402438301;
	shr.u64 	%rd37, %rd36, 47;
	cvt.u32.u64 	%r32, %rd37;
	and.b32  	%r33, %r32, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd38, %r33, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.global.nc.f32 	%f35, [%rd39];
	mul.rn.f32 	%f36, %f35, 0fB7272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB50_1:
	or.b32  	%r34, %r1, 2560;
	setp.lt.u32 	%p3, %r34, %r3;
	@%p3 bra 	LBB50_8;
	bra.uni 	LBB50_2;
LBB50_8:
	or.b32  	%r35, %r4, 2560;
	add.s32 	%r36, %r35, %r5;
	mul.wide.u32 	%rd40, %r36, 1402438301;
	shr.u64 	%rd41, %rd40, 47;
	cvt.u32.u64 	%r37, %rd41;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd42, %r38, 4;
	add.s64 	%rd43, %rd1, %rd42;
	ld.global.nc.f32 	%f40, [%rd43];
	mul.rn.f32 	%f41, %f40, 0fB7272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB50_2:
	or.b32  	%r39, %r1, 3072;
	setp.lt.u32 	%p4, %r39, %r3;
	@%p4 bra 	LBB50_9;
	bra.uni 	LBB50_3;
LBB50_9:
	or.b32  	%r40, %r4, 3072;
	add.s32 	%r41, %r40, %r5;
	mul.wide.u32 	%rd44, %r41, 1402438301;
	shr.u64 	%rd45, %rd44, 47;
	cvt.u32.u64 	%r42, %rd45;
	and.b32  	%r43, %r42, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd46, %r43, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f45, [%rd47];
	mul.rn.f32 	%f46, %f45, 0fB7272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB50_3:
	or.b32  	%r44, %r1, 3584;
	setp.lt.u32 	%p5, %r44, %r3;
	@%p5 bra 	LBB50_10;
	bra.uni 	LBB50_4;
LBB50_10:
	or.b32  	%r45, %r4, 3584;
	add.s32 	%r46, %r45, %r5;
	mul.wide.u32 	%rd48, %r46, 1402438301;
	shr.u64 	%rd49, %rd48, 47;
	cvt.u32.u64 	%r47, %rd49;
	and.b32  	%r48, %r47, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd50, %r48, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.nc.f32 	%f50, [%rd51];
	mul.rn.f32 	%f51, %f50, 0fB7272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB50_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd54, shared_cache_029;
	@%p6 bra 	LBB50_11;
	bra.uni 	LBB50_5;
LBB50_11:
	mul.wide.u32 	%rd53, %r7, 4;
	add.s64 	%rd6, %rd54, %rd53;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB50_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB50_12;
	bra.uni 	LBB50_6;
LBB50_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd55, %r6, 4;
	add.s64 	%rd7, %rd54, %rd55;
	cvta.shared.u64 	%rd57, %rd7;
	mov.u32 	%r49, 0;
	st.local.u32 	[%rd2], %r49;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd59, %rd57, %rd11, %p8;
	ld.f32 	%f63, [%rd59];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd59], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB50_6;
	add.s64 	%rd3, %rd10, 25690112;
	mul.wide.u32 	%rd52, %r2, 4;
	add.s64 	%rd5, %rd3, %rd52;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB50_6:
	ret;

}
	// .globl	fusion_1170
.visible .entry fusion_1170(
	.param .u64 fusion_1170_param_0,
	.param .u64 fusion_1170_param_1,
	.param .u64 fusion_1170_param_2,
	.param .u64 fusion_1170_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1170_param_0];
	ld.param.u64 	%rd2, [fusion_1170_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1170_param_1];
	ld.param.u64 	%rd5, [fusion_1170_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 47;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+25690112];
	mul.rn.f32 	%f7, %f6, 0f37272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+12845056], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1169
.visible .entry fusion_1169(
	.param .u64 fusion_1169_param_0,
	.param .u64 fusion_1169_param_1,
	.param .u64 fusion_1169_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1169_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_030;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB52_2;
	bra.uni 	LBB52_1;
LBB52_2:
	ld.param.u64 	%rd3, [fusion_1169_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB52_1:
	ret;

}
	// .globl	fusion_1237
.visible .entry fusion_1237(
	.param .u64 fusion_1237_param_0,
	.param .u64 fusion_1237_param_1,
	.param .u64 fusion_1237_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot53[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot53;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1237_param_0];
	ld.param.u64 	%rd8, [fusion_1237_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 1024;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_031;
	@%p1 bra 	LBB53_3;
	bra.uni 	LBB53_1;
LBB53_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB53_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB53_4;
	bra.uni 	LBB53_2;
LBB53_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB53_2;
	ld.param.u64 	%rd6, [fusion_1237_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 25690112;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB53_2:
	ret;

}
	// .globl	fusion_1166
.visible .entry fusion_1166(
	.param .u64 fusion_1166_param_0,
	.param .u64 fusion_1166_param_1,
	.param .u64 fusion_1166_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1166_param_0];
	ld.param.u64 	%rd2, [fusion_1166_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1166_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+25690112];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+29969920], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1165
.visible .entry fusion_1165(
	.param .u64 fusion_1165_param_0,
	.param .u64 fusion_1165_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot55[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot55;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1165_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB55_10;
	bra.uni 	LBB55_1;
LBB55_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB55_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB55_11;
	bra.uni 	LBB55_2;
LBB55_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB55_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB55_12;
	bra.uni 	LBB55_3;
LBB55_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB55_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB55_13;
	bra.uni 	LBB55_4;
LBB55_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB55_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB55_14;
	bra.uni 	LBB55_5;
LBB55_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB55_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB55_15;
	bra.uni 	LBB55_6;
LBB55_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB55_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB55_16;
	bra.uni 	LBB55_7;
LBB55_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB55_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_032;
	@%p9 bra 	LBB55_17;
	bra.uni 	LBB55_8;
LBB55_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB55_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB55_18;
	bra.uni 	LBB55_9;
LBB55_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB55_9;
	ld.param.u64 	%rd7, [fusion_1165_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB55_9:
	ret;

}
	// .globl	fusion_1163
.visible .entry fusion_1163(
	.param .u64 fusion_1163_param_0,
	.param .u64 fusion_1163_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot56[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot56;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1163_param_0];
	ld.param.u64 	%rd9, [fusion_1163_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB56_10;
	bra.uni 	LBB56_1;
LBB56_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB56_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB56_11;
	bra.uni 	LBB56_2;
LBB56_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB56_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB56_12;
	bra.uni 	LBB56_3;
LBB56_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB56_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB56_13;
	bra.uni 	LBB56_4;
LBB56_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB56_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB56_14;
	bra.uni 	LBB56_5;
LBB56_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB56_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB56_15;
	bra.uni 	LBB56_6;
LBB56_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB56_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB56_16;
	bra.uni 	LBB56_7;
LBB56_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB56_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_033;
	@%p9 bra 	LBB56_17;
	bra.uni 	LBB56_8;
LBB56_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB56_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB56_18;
	bra.uni 	LBB56_9;
LBB56_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB56_9;
	add.s64 	%rd3, %rd10, 22844416;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB56_9:
	ret;

}
	// .globl	fusion_1162
.visible .entry fusion_1162(
	.param .u64 fusion_1162_param_0,
	.param .u64 fusion_1162_param_1,
	.param .u64 fusion_1162_param_2,
	.param .u64 fusion_1162_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<79>;

	ld.param.u64 	%rd8, [fusion_1162_param_0];
	ld.param.u64 	%rd9, [fusion_1162_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_1162_param_1];
	ld.param.u64 	%rd12, [fusion_1162_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 19399680;
	add.s64 	%rd5, %rd10, 22844416;
	add.s64 	%rd6, %rd10, 25690112;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	mul.wide.u32 	%rd17, %r1, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r24, %rd18;
	mul.wide.u32 	%rd19, %r24, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r25, %rd20;
	mul.lo.s32 	%r26, %r25, 58;
	or.b32  	%r27, %r1, 2;
	mul.wide.u32 	%rd21, %r27, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r29, %rd22;
	mul.lo.s32 	%r30, %r29, 58;
	mul.wide.u32 	%rd23, %r29, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r31, %rd24;
	mul.lo.s32 	%r32, %r31, 58;
	or.b32  	%r33, %r1, 3;
	mul.wide.u32 	%rd25, %r33, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r35, %rd26;
	mul.wide.u32 	%rd27, %r35, -1925330167;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r37, %rd28;
	mul.lo.s32 	%r39, %r24, 58;
	not.b32 	%r40, %r26;
	add.s32 	%r8, %r40, %r24;
	setp.lt.u32 	%p1, %r8, 56;
	not.b32 	%r41, %r39;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p2, %r9, 56;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 3, 5;
	and.b32  	%r55, %r2, 255;
	mul.wide.u32 	%rd78, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB57_5;
	bra.uni 	LBB57_1;
LBB57_5:
	mul.wide.u32 	%rd29, %r55, 12544;
	add.s64 	%rd30, %rd6, %rd29;
	add.s64 	%rd32, %rd30, %rd78;
	mul.wide.u32 	%rd33, %r9, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.f32 	%f10, [%rd34];
	mul.wide.u32 	%rd35, %r55, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f11, [%rd36];
	mul.wide.u32 	%rd37, %r54, 4;
	add.s64 	%rd38, %rd5, %rd37;
	ld.global.nc.f32 	%f12, [%rd38];
	mul.rn.f32 	%f13, %f12, 0f38272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd39, %rd2, %rd35;
	ld.global.nc.f32 	%f18, [%rd39];
	add.s64 	%rd40, %rd3, %rd37;
	ld.global.nc.f32 	%f19, [%rd40];
	mul.rn.f32 	%f20, %f19, 0f38272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB57_1:
	mul.lo.s32 	%r36, %r35, 58;
	mul.lo.s32 	%r38, %r37, 58;
	sub.s32 	%r4, %r27, %r30;
	sub.s32 	%r5, %r29, %r32;
	mul.wide.u32 	%rd41, %r1, 4;
	add.s64 	%rd7, %rd4, %rd41;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 56;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB57_6;
	bra.uni 	LBB57_2;
LBB57_6:
	mul.wide.u32 	%rd42, %r55, 12544;
	add.s64 	%rd43, %rd6, %rd42;
	add.s64 	%rd45, %rd43, %rd78;
	mul.wide.u32 	%rd46, %r10, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f25, [%rd47];
	mul.wide.u32 	%rd48, %r55, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f26, [%rd49];
	mul.wide.u32 	%rd50, %r54, 4;
	add.s64 	%rd51, %rd5, %rd50;
	ld.global.nc.f32 	%f27, [%rd51];
	mul.rn.f32 	%f28, %f27, 0f38272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd52, %rd2, %rd48;
	ld.global.nc.f32 	%f33, [%rd52];
	add.s64 	%rd53, %rd3, %rd50;
	ld.global.nc.f32 	%f34, [%rd53];
	mul.rn.f32 	%f35, %f34, 0f38272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB57_2:
	sub.s32 	%r6, %r33, %r36;
	sub.s32 	%r7, %r35, %r38;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 56;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB57_7;
	bra.uni 	LBB57_3;
LBB57_7:
	mul.wide.u32 	%rd54, %r55, 12544;
	add.s64 	%rd55, %rd6, %rd54;
	mul.wide.u32 	%rd56, %r11, 224;
	add.s64 	%rd57, %rd55, %rd56;
	mul.wide.u32 	%rd58, %r12, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f40, [%rd59];
	mul.wide.u32 	%rd60, %r55, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f41, [%rd61];
	mul.wide.u32 	%rd62, %r54, 4;
	add.s64 	%rd63, %rd5, %rd62;
	ld.global.nc.f32 	%f42, [%rd63];
	mul.rn.f32 	%f43, %f42, 0f38272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd64, %rd2, %rd60;
	ld.global.nc.f32 	%f48, [%rd64];
	add.s64 	%rd65, %rd3, %rd62;
	ld.global.nc.f32 	%f49, [%rd65];
	mul.rn.f32 	%f50, %f49, 0f38272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB57_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 56;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB57_8;
	bra.uni 	LBB57_4;
LBB57_8:
	mul.wide.u32 	%rd66, %r55, 12544;
	add.s64 	%rd67, %rd6, %rd66;
	mul.wide.u32 	%rd68, %r13, 224;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r14, 4;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f55, [%rd71];
	mul.wide.u32 	%rd72, %r55, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f56, [%rd73];
	mul.wide.u32 	%rd74, %r54, 4;
	add.s64 	%rd75, %rd5, %rd74;
	ld.global.nc.f32 	%f57, [%rd75];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd76, %rd2, %rd72;
	ld.global.nc.f32 	%f63, [%rd76];
	add.s64 	%rd77, %rd3, %rd74;
	ld.global.nc.f32 	%f64, [%rd77];
	mul.rn.f32 	%f65, %f64, 0f38272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB57_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1161
.visible .entry fusion_1161(
	.param .u64 fusion_1161_param_0,
	.param .u64 fusion_1161_param_1,
	.param .u64 fusion_1161_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_1161_param_0];
	ld.param.u64 	%rd6, [fusion_1161_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB58_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB58_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_034;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB58_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB58_4:
	ret;

}
	// .globl	fusion_1160
.visible .entry fusion_1160(
	.param .u64 fusion_1160_param_0,
	.param .u64 fusion_1160_param_1,
	.param .u64 fusion_1160_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1160_param_0];
	ld.param.u64 	%rd2, [fusion_1160_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1160_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+22844416], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1159
.visible .entry fusion_1159(
	.param .u64 fusion_1159_param_0,
	.param .u64 fusion_1159_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot60[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot60;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_1159_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 22844416;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_035;
	@%p1 bra 	LBB60_3;
	bra.uni 	LBB60_1;
LBB60_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB60_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB60_4;
	bra.uni 	LBB60_2;
LBB60_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB60_2;
	ld.param.u64 	%rd5, [fusion_1159_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB60_2:
	ret;

}
	// .globl	fusion_1158
.visible .entry fusion_1158(
	.param .u64 fusion_1158_param_0,
	.param .u64 fusion_1158_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1158_param_0];
	ld.param.u64 	%rd2, [fusion_1158_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+22844416];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+22844416], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1157
.visible .entry fusion_1157(
	.param .u64 fusion_1157_param_0,
	.param .u64 fusion_1157_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot62[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot62;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1157_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 28901376;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB62_10;
	bra.uni 	LBB62_1;
LBB62_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB62_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB62_11;
	bra.uni 	LBB62_2;
LBB62_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB62_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB62_12;
	bra.uni 	LBB62_3;
LBB62_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB62_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB62_13;
	bra.uni 	LBB62_4;
LBB62_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB62_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB62_14;
	bra.uni 	LBB62_5;
LBB62_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB62_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB62_15;
	bra.uni 	LBB62_6;
LBB62_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB62_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB62_16;
	bra.uni 	LBB62_7;
LBB62_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB62_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_036;
	@%p9 bra 	LBB62_17;
	bra.uni 	LBB62_8;
LBB62_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB62_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB62_18;
	bra.uni 	LBB62_9;
LBB62_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB62_9;
	ld.param.u64 	%rd7, [fusion_1157_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB62_9:
	ret;

}
	// .globl	fusion_1155
.visible .entry fusion_1155(
	.param .u64 fusion_1155_param_0,
	.param .u64 fusion_1155_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot63[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot63;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1155_param_0];
	ld.param.u64 	%rd9, [fusion_1155_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 28901376;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB63_10;
	bra.uni 	LBB63_1;
LBB63_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB63_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB63_11;
	bra.uni 	LBB63_2;
LBB63_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB63_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB63_12;
	bra.uni 	LBB63_3;
LBB63_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB63_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB63_13;
	bra.uni 	LBB63_4;
LBB63_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB63_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB63_14;
	bra.uni 	LBB63_5;
LBB63_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB63_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB63_15;
	bra.uni 	LBB63_6;
LBB63_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB63_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB63_16;
	bra.uni 	LBB63_7;
LBB63_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB63_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_037;
	@%p9 bra 	LBB63_17;
	bra.uni 	LBB63_8;
LBB63_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB63_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB63_18;
	bra.uni 	LBB63_9;
LBB63_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB63_9;
	add.s64 	%rd3, %rd10, 12845056;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB63_9:
	ret;

}
	// .globl	fusion_1154
.visible .entry fusion_1154(
	.param .u64 fusion_1154_param_0,
	.param .u64 fusion_1154_param_1,
	.param .u64 fusion_1154_param_2,
	.param .u64 fusion_1154_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1154_param_0];
	ld.param.u64 	%rd2, [fusion_1154_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1154_param_1];
	ld.param.u64 	%rd5, [fusion_1154_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+28901376];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+12845056];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+25690112], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1153
.visible .entry fusion_1153(
	.param .u64 fusion_1153_param_0,
	.param .u64 fusion_1153_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1153_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_038;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB65_2;
	bra.uni 	LBB65_1;
LBB65_2:
	ld.param.u64 	%rd3, [fusion_1153_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 28901376;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB65_1:
	ret;

}
	// .globl	fusion_1238
.visible .entry fusion_1238(
	.param .u64 fusion_1238_param_0,
	.param .u64 fusion_1238_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot66[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot66;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_1238_param_0];
	ld.param.u64 	%rd5, [fusion_1238_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+28901376];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB66_3;
	bra.uni 	LBB66_1;
LBB66_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_039], %f1;
LBB66_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_039;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB66_4;
	bra.uni 	LBB66_2;
LBB66_4:
	add.s64 	%rd2, %rd10, 28905472;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB66_2:
	ret;

}
	// .globl	fusion_1150
.visible .entry fusion_1150(
	.param .u64 fusion_1150_param_0,
	.param .u64 fusion_1150_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1150_param_0];
	ld.param.u64 	%rd2, [fusion_1150_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+28905472];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+28901376];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+29972992], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1149
.visible .entry fusion_1149(
	.param .u64 fusion_1149_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_1149_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+12845056];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+25690112], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1148
.visible .entry fusion_1148(
	.param .u64 fusion_1148_param_0,
	.param .u64 fusion_1148_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot69[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot69;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1148_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1374389535;
	shr.u64 	%rd13, %rd12, 35;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 25;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 100352;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB69_7;
	bra.uni 	LBB69_1;
LBB69_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB69_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB69_8;
	bra.uni 	LBB69_2;
LBB69_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB69_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB69_9;
	bra.uni 	LBB69_3;
LBB69_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB69_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB69_10;
	bra.uni 	LBB69_4;
LBB69_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB69_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd22, shared_cache_040;
	@%p6 bra 	LBB69_11;
	bra.uni 	LBB69_5;
LBB69_11:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB69_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB69_12;
	bra.uni 	LBB69_6;
LBB69_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p8;
	ld.f32 	%f31, [%rd27];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd27], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB69_6;
	ld.param.u64 	%rd7, [fusion_1148_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB69_6:
	ret;

}
	// .globl	fusion_1146
.visible .entry fusion_1146(
	.param .u64 fusion_1146_param_0,
	.param .u64 fusion_1146_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot70[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot70;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1146_param_0];
	ld.param.u64 	%rd9, [fusion_1146_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 25690112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1374389535;
	shr.u64 	%rd14, %rd13, 35;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 25;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 24;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 100352;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 47;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f11, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f12, [%rd20];
	mul.rn.f32 	%f13, %f12, 0f37272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 47;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f18, [%rd28];
	mul.rn.f32 	%f19, %f18, 0f37272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r21, %r4, 1024;
	add.s32 	%r22, %r21, %r5;
	mul.wide.u32 	%rd29, %r22, 1402438301;
	shr.u64 	%rd30, %rd29, 47;
	cvt.u32.u64 	%r23, %rd30;
	and.b32  	%r24, %r23, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd31, %r24, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f24, [%rd32];
	mul.rn.f32 	%f25, %f24, 0f37272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r25, %r4, 1536;
	add.s32 	%r26, %r25, %r5;
	mul.wide.u32 	%rd33, %r26, 1402438301;
	shr.u64 	%rd34, %rd33, 47;
	cvt.u32.u64 	%r27, %rd34;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd35, %r28, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f30, [%rd36];
	mul.rn.f32 	%f31, %f30, 0f37272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r29, %r1, 2048;
	setp.lt.u32 	%p2, %r29, %r3;
	@%p2 bra 	LBB70_7;
	bra.uni 	LBB70_1;
LBB70_7:
	or.b32  	%r30, %r4, 2048;
	add.s32 	%r31, %r30, %r5;
	mul.wide.u32 	%rd37, %r31, 1402438301;
	shr.u64 	%rd38, %rd37, 47;
	cvt.u32.u64 	%r32, %rd38;
	and.b32  	%r33, %r32, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd39, %r33, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f35, [%rd40];
	mul.rn.f32 	%f36, %f35, 0fB7272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB70_1:
	or.b32  	%r34, %r1, 2560;
	setp.lt.u32 	%p3, %r34, %r3;
	@%p3 bra 	LBB70_8;
	bra.uni 	LBB70_2;
LBB70_8:
	or.b32  	%r35, %r4, 2560;
	add.s32 	%r36, %r35, %r5;
	mul.wide.u32 	%rd41, %r36, 1402438301;
	shr.u64 	%rd42, %rd41, 47;
	cvt.u32.u64 	%r37, %rd42;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd43, %r38, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f40, [%rd44];
	mul.rn.f32 	%f41, %f40, 0fB7272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB70_2:
	or.b32  	%r39, %r1, 3072;
	setp.lt.u32 	%p4, %r39, %r3;
	@%p4 bra 	LBB70_9;
	bra.uni 	LBB70_3;
LBB70_9:
	or.b32  	%r40, %r4, 3072;
	add.s32 	%r41, %r40, %r5;
	mul.wide.u32 	%rd45, %r41, 1402438301;
	shr.u64 	%rd46, %rd45, 47;
	cvt.u32.u64 	%r42, %rd46;
	and.b32  	%r43, %r42, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd47, %r43, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f45, [%rd48];
	mul.rn.f32 	%f46, %f45, 0fB7272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB70_3:
	or.b32  	%r44, %r1, 3584;
	setp.lt.u32 	%p5, %r44, %r3;
	@%p5 bra 	LBB70_10;
	bra.uni 	LBB70_4;
LBB70_10:
	or.b32  	%r45, %r4, 3584;
	add.s32 	%r46, %r45, %r5;
	mul.wide.u32 	%rd49, %r46, 1402438301;
	shr.u64 	%rd50, %rd49, 47;
	cvt.u32.u64 	%r47, %rd50;
	and.b32  	%r48, %r47, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd51, %r48, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f50, [%rd52];
	mul.rn.f32 	%f51, %f50, 0fB7272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB70_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd55, shared_cache_041;
	@%p6 bra 	LBB70_11;
	bra.uni 	LBB70_5;
LBB70_11:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB70_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB70_12;
	bra.uni 	LBB70_6;
LBB70_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r49, 0;
	st.local.u32 	[%rd2], %r49;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p8;
	ld.f32 	%f63, [%rd60];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd60], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB70_6;
	add.s64 	%rd3, %rd10, 12845056;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB70_6:
	ret;

}
	// .globl	fusion_1145
.visible .entry fusion_1145(
	.param .u64 fusion_1145_param_0,
	.param .u64 fusion_1145_param_1,
	.param .u64 fusion_1145_param_2,
	.param .u64 fusion_1145_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1145_param_0];
	ld.param.u64 	%rd2, [fusion_1145_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1145_param_1];
	ld.param.u64 	%rd5, [fusion_1145_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 47;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+25690112];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+12845056];
	mul.rn.f32 	%f7, %f6, 0f37272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1144
.visible .entry fusion_1144(
	.param .u64 fusion_1144_param_0,
	.param .u64 fusion_1144_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1144_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+4194304];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+4456448];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+4718592];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+4980736];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+5242880];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+5505024];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+5767168];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+6029312];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+6291456];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+6553600];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+6815744];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+7077888];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+7340032];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+7602176];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+7864320];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+8126464];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_042;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB72_2;
	bra.uni 	LBB72_1;
LBB72_2:
	ld.param.u64 	%rd3, [fusion_1144_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 21233664;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB72_1:
	ret;

}
	// .globl	fusion_1239
.visible .entry fusion_1239(
	.param .u64 fusion_1239_param_0,
	.param .u64 fusion_1239_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot73[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot73;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1239_param_0];
	ld.param.u64 	%rd6, [fusion_1239_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+21233664];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+2097152];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+2105344];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+4194304];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+4202496];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+6291456];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+6299648];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_043;
	@%p1 bra 	LBB73_3;
	bra.uni 	LBB73_1;
LBB73_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB73_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB73_4;
	bra.uni 	LBB73_2;
LBB73_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB73_2;
	add.s64 	%rd2, %rd11, 21241856;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB73_2:
	ret;

}
	// .globl	fusion_1141
.visible .entry fusion_1141(
	.param .u64 fusion_1141_param_0,
	.param .u64 fusion_1141_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_1141_param_0];
	ld.param.u64 	%rd2, [fusion_1141_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+21241856];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+21233664];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+24576];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+12845056], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1140
.visible .entry fusion_1140(
	.param .u64 fusion_1140_param_0,
	.param .u64 fusion_1140_param_1,
	.param .u64 fusion_1140_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1140_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+262144];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+327680];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+393216];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+458752];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+524288];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+589824];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+655360];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+720896];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+786432];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+851968];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+917504];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+983040];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+1048576];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+1114112];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+1179648];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+1245184];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+1310720];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+1376256];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+1441792];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+1507328];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+1572864];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+1638400];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+1703936];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+1769472];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+1835008];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+1900544];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+1966080];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+2031616];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_044;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB75_2;
	bra.uni 	LBB75_1;
LBB75_2:
	ld.param.u64 	%rd3, [fusion_1140_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB75_1:
	ret;

}
	// .globl	fusion_1240
.visible .entry fusion_1240(
	.param .u64 fusion_1240_param_0,
	.param .u64 fusion_1240_param_1,
	.param .u64 fusion_1240_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot76[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot76;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1240_param_0];
	ld.param.u64 	%rd8, [fusion_1240_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+524288];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+526336];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+1048576];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+1050624];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+1572864];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+1574912];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_045;
	@%p1 bra 	LBB76_3;
	bra.uni 	LBB76_1;
LBB76_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB76_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB76_4;
	bra.uni 	LBB76_2;
LBB76_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB76_2;
	ld.param.u64 	%rd6, [fusion_1240_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 12845056;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB76_2:
	ret;

}
	// .globl	fusion_1137
.visible .entry fusion_1137(
	.param .u64 fusion_1137_param_0,
	.param .u64 fusion_1137_param_1,
	.param .u64 fusion_1137_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1137_param_0];
	ld.param.u64 	%rd2, [fusion_1137_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1137_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+12845056];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+6144];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+14963200], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1136
.visible .entry fusion_1136(
	.param .u64 fusion_1136_param_0,
	.param .u64 fusion_1136_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot78[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot78;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1136_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 32193152;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB78_9;
	bra.uni 	LBB78_1;
LBB78_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB78_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB78_10;
	bra.uni 	LBB78_2;
LBB78_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB78_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB78_11;
	bra.uni 	LBB78_3;
LBB78_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB78_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB78_12;
	bra.uni 	LBB78_4;
LBB78_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB78_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB78_13;
	bra.uni 	LBB78_5;
LBB78_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB78_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB78_14;
	bra.uni 	LBB78_6;
LBB78_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB78_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_046;
	@%p8 bra 	LBB78_15;
	bra.uni 	LBB78_7;
LBB78_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB78_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB78_16;
	bra.uni 	LBB78_8;
LBB78_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB78_8;
	ld.param.u64 	%rd7, [fusion_1136_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB78_8:
	ret;

}
	// .globl	fusion_1134
.visible .entry fusion_1134(
	.param .u64 fusion_1134_param_0,
	.param .u64 fusion_1134_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot79[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<60>;

	mov.u64 	%SPL, __local_depot79;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1134_param_0];
	ld.param.u64 	%rd9, [fusion_1134_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 32193152;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd14, %r14, 1402438301;
	shr.u64 	%rd15, %rd14, 46;
	cvt.u32.u64 	%r15, %rd15;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f15, [%rd17];
	mul.wide.u32 	%rd18, %r16, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f16, [%rd19];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd20, %r18, 1402438301;
	shr.u64 	%rd21, %rd20, 46;
	cvt.u32.u64 	%r19, %rd21;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd23, %r4;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd4, %rd11, %rd25;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f22, [%rd27];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB79_9;
	bra.uni 	LBB79_1;
LBB79_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd28, %r23, 1402438301;
	shr.u64 	%rd29, %rd28, 46;
	cvt.u32.u64 	%r24, %rd29;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd30, %r25, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB79_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB79_10;
	bra.uni 	LBB79_2;
LBB79_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd32, %r28, 1402438301;
	shr.u64 	%rd33, %rd32, 46;
	cvt.u32.u64 	%r29, %rd33;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd34, %r30, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f32, [%rd35];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB79_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB79_11;
	bra.uni 	LBB79_3;
LBB79_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd36, %r33, 1402438301;
	shr.u64 	%rd37, %rd36, 46;
	cvt.u32.u64 	%r34, %rd37;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd38, %r35, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f37, [%rd39];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB79_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB79_12;
	bra.uni 	LBB79_4;
LBB79_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd40, %r38, 1402438301;
	shr.u64 	%rd41, %rd40, 46;
	cvt.u32.u64 	%r39, %rd41;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd42, %r40, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f42, [%rd43];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB79_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB79_13;
	bra.uni 	LBB79_5;
LBB79_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 46;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f47, [%rd47];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB79_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB79_14;
	bra.uni 	LBB79_6;
LBB79_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd48, %r48, 1402438301;
	shr.u64 	%rd49, %rd48, 46;
	cvt.u32.u64 	%r49, %rd49;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd50, %r50, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f52, [%rd51];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB79_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd54, shared_cache_047;
	@%p8 bra 	LBB79_15;
	bra.uni 	LBB79_7;
LBB79_15:
	mul.wide.u32 	%rd53, %r7, 4;
	add.s64 	%rd6, %rd54, %rd53;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB79_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB79_16;
	bra.uni 	LBB79_8;
LBB79_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd55, %r6, 4;
	add.s64 	%rd7, %rd54, %rd55;
	cvta.shared.u64 	%rd57, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd3], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd59, %rd57, %rd10, %p10;
	ld.f32 	%f65, [%rd59];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd59], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB79_8;
	mul.wide.u32 	%rd52, %r2, 4;
	add.s64 	%rd5, %rd1, %rd52;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB79_8:
	ret;

}
	// .globl	fusion_1133
.visible .entry fusion_1133(
	.param .u64 fusion_1133_param_0,
	.param .u64 fusion_1133_param_1,
	.param .u64 fusion_1133_param_2,
	.param .u64 fusion_1133_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1133_param_0];
	ld.param.u64 	%rd9, [fusion_1133_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1133_param_1];
	ld.param.u64 	%rd11, [fusion_1133_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 18881152;
	add.s64 	%rd6, %rd1, 32193152;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd12, %r19, 1307386003;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd14, %r20, -1925330167;
	shr.u64 	%rd15, %rd14, 37;
	cvt.u32.u64 	%r21, %rd15;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	mul.wide.u32 	%rd16, %r1, -1925330167;
	shr.u64 	%rd17, %rd16, 37;
	cvt.u32.u64 	%r24, %rd17;
	mul.wide.u32 	%rd18, %r24, -1925330167;
	shr.u64 	%rd19, %rd18, 37;
	cvt.u32.u64 	%r25, %rd19;
	mul.lo.s32 	%r26, %r25, 58;
	or.b32  	%r27, %r1, 2;
	mul.wide.u32 	%rd20, %r27, -1925330167;
	shr.u64 	%rd21, %rd20, 37;
	cvt.u32.u64 	%r29, %rd21;
	mul.lo.s32 	%r30, %r29, 58;
	mul.wide.u32 	%rd22, %r29, -1925330167;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r31, %rd23;
	mul.lo.s32 	%r32, %r31, 58;
	or.b32  	%r33, %r1, 3;
	mul.wide.u32 	%rd24, %r33, -1925330167;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r35, %rd25;
	mul.wide.u32 	%rd26, %r35, -1925330167;
	shr.u64 	%rd27, %rd26, 37;
	cvt.u32.u64 	%r37, %rd27;
	mul.lo.s32 	%r39, %r24, 58;
	not.b32 	%r40, %r26;
	add.s32 	%r8, %r40, %r24;
	setp.lt.u32 	%p1, %r8, 56;
	not.b32 	%r41, %r39;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p2, %r9, 56;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 4, 5;
	and.b32  	%r55, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB80_5;
	bra.uni 	LBB80_1;
LBB80_5:
	mul.wide.u32 	%rd28, %r55, 12544;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r55, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r54, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f37A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f37A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB80_1:
	mul.lo.s32 	%r36, %r35, 58;
	mul.lo.s32 	%r38, %r37, 58;
	sub.s32 	%r4, %r27, %r30;
	sub.s32 	%r5, %r29, %r32;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 56;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB80_6;
	bra.uni 	LBB80_2;
LBB80_6:
	mul.wide.u32 	%rd41, %r55, 12544;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r55, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r54, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f37A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f37A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB80_2:
	sub.s32 	%r6, %r33, %r36;
	sub.s32 	%r7, %r35, %r38;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 56;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB80_7;
	bra.uni 	LBB80_3;
LBB80_7:
	mul.wide.u32 	%rd53, %r55, 12544;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 224;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r55, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r54, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f37A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f37A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB80_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 56;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB80_8;
	bra.uni 	LBB80_4;
LBB80_8:
	mul.wide.u32 	%rd65, %r55, 12544;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 224;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r55, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r54, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f37A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f37A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB80_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1132
.visible .entry fusion_1132(
	.param .u64 fusion_1132_param_0,
	.param .u64 fusion_1132_param_1,
	.param .u64 fusion_1132_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1132_param_0];
	ld.param.u64 	%rd6, [fusion_1132_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB81_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB81_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_048;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB81_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB81_4:
	ret;

}
	// .globl	fusion_1131
.visible .entry fusion_1131(
	.param .u64 fusion_1131_param_0,
	.param .u64 fusion_1131_param_1,
	.param .u64 fusion_1131_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1131_param_0];
	ld.param.u64 	%rd2, [fusion_1131_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1131_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+9443968], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1130
.visible .entry fusion_1130(
	.param .u64 fusion_1130_param_0,
	.param .u64 fusion_1130_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot83[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot83;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1130_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9443968;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB83_10;
	bra.uni 	LBB83_1;
LBB83_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB83_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB83_11;
	bra.uni 	LBB83_2;
LBB83_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB83_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB83_12;
	bra.uni 	LBB83_3;
LBB83_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB83_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB83_13;
	bra.uni 	LBB83_4;
LBB83_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB83_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB83_14;
	bra.uni 	LBB83_5;
LBB83_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB83_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB83_15;
	bra.uni 	LBB83_6;
LBB83_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB83_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB83_16;
	bra.uni 	LBB83_7;
LBB83_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB83_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_049;
	@%p9 bra 	LBB83_17;
	bra.uni 	LBB83_8;
LBB83_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB83_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB83_18;
	bra.uni 	LBB83_9;
LBB83_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB83_9;
	ld.param.u64 	%rd7, [fusion_1130_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB83_9:
	ret;

}
	// .globl	fusion_1129
.visible .entry fusion_1129(
	.param .u64 fusion_1129_param_0,
	.param .u64 fusion_1129_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1129_param_0];
	ld.param.u64 	%rd2, [fusion_1129_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+9443968];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+9443968], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1128
.visible .entry fusion_1128(
	.param .u64 fusion_1128_param_0,
	.param .u64 fusion_1128_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot85[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot85;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1128_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 32193152;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB85_11;
	bra.uni 	LBB85_1;
LBB85_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB85_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB85_12;
	bra.uni 	LBB85_2;
LBB85_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB85_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB85_13;
	bra.uni 	LBB85_3;
LBB85_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB85_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB85_14;
	bra.uni 	LBB85_4;
LBB85_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB85_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB85_15;
	bra.uni 	LBB85_5;
LBB85_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB85_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB85_16;
	bra.uni 	LBB85_6;
LBB85_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB85_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB85_17;
	bra.uni 	LBB85_7;
LBB85_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB85_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB85_18;
	bra.uni 	LBB85_8;
LBB85_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB85_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_050;
	@%p10 bra 	LBB85_19;
	bra.uni 	LBB85_9;
LBB85_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB85_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB85_20;
	bra.uni 	LBB85_10;
LBB85_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB85_10;
	ld.param.u64 	%rd9, [fusion_1128_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB85_10:
	ret;

}
	// .globl	fusion_1126
.visible .entry fusion_1126(
	.param .u64 fusion_1126_param_0,
	.param .u64 fusion_1126_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot86[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot86;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1126_param_0];
	ld.param.u64 	%rd9, [fusion_1126_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 32193152;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB86_11;
	bra.uni 	LBB86_1;
LBB86_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB86_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB86_12;
	bra.uni 	LBB86_2;
LBB86_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB86_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB86_13;
	bra.uni 	LBB86_3;
LBB86_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB86_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB86_14;
	bra.uni 	LBB86_4;
LBB86_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB86_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB86_15;
	bra.uni 	LBB86_5;
LBB86_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB86_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB86_16;
	bra.uni 	LBB86_6;
LBB86_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB86_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB86_17;
	bra.uni 	LBB86_7;
LBB86_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB86_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB86_18;
	bra.uni 	LBB86_8;
LBB86_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB86_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_051;
	@%p10 bra 	LBB86_19;
	bra.uni 	LBB86_9;
LBB86_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB86_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB86_20;
	bra.uni 	LBB86_10;
LBB86_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB86_10;
	add.s64 	%rd3, %rd10, 16429696;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB86_10:
	ret;

}
	// .globl	fusion_1125
.visible .entry fusion_1125(
	.param .u64 fusion_1125_param_0,
	.param .u64 fusion_1125_param_1,
	.param .u64 fusion_1125_param_2,
	.param .u64 fusion_1125_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1125_param_0];
	ld.param.u64 	%rd2, [fusion_1125_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1125_param_1];
	ld.param.u64 	%rd5, [fusion_1125_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+32193152];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+16429696];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1124
.visible .entry fusion_1124(
	.param .u64 fusion_1124_param_0,
	.param .u64 fusion_1124_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_1124_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_052;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB88_2;
	bra.uni 	LBB88_1;
LBB88_2:
	ld.param.u64 	%rd3, [fusion_1124_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 16429696;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB88_1:
	ret;

}
	// .globl	fusion_1241
.visible .entry fusion_1241(
	.param .u64 fusion_1241_param_0,
	.param .u64 fusion_1241_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot89[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot89;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1241_param_0];
	ld.param.u64 	%rd6, [fusion_1241_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+16429696];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_053;
	@%p1 bra 	LBB89_3;
	bra.uni 	LBB89_1;
LBB89_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB89_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB89_4;
	bra.uni 	LBB89_2;
LBB89_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB89_2;
	add.s64 	%rd2, %rd11, 16437888;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB89_2:
	ret;

}
	// .globl	fusion_1121
.visible .entry fusion_1121(
	.param .u64 fusion_1121_param_0,
	.param .u64 fusion_1121_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1121_param_0];
	ld.param.u64 	%rd2, [fusion_1121_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+16437888];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+16429696];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9349
.visible .entry add_9349(
	.param .u64 add_9349_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_9349_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 25770624;
	mov.u32 	%r11, -163840;
	bra.uni 	LBB91_1;
LBB91_2:
	add.s32 	%r11, %r11, 163840;
	add.s64 	%rd8, %rd8, 655360;
	setp.lt.u32 	%p2, %r11, 1441792;
	@%p2 bra 	LBB91_1;
	bra.uni 	LBB91_3;
LBB91_1:
	add.s32 	%r9, %r1, %r11;
	add.s32 	%r10, %r9, 163840;
	setp.lt.u32 	%p1, %r10, 1605632;
	@%p1 bra 	LBB91_4;
	bra.uni 	LBB91_2;
LBB91_4:
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-25770624];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+9883008], {%f9, %f10, %f11, %f12};
	bra.uni 	LBB91_2;
LBB91_3:
	ret;

}
	// .globl	fusion_1120
.visible .entry fusion_1120(
	.param .u64 fusion_1120_param_0,
	.param .u64 fusion_1120_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot92[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot92;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1120_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB92_9;
	bra.uni 	LBB92_1;
LBB92_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB92_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB92_10;
	bra.uni 	LBB92_2;
LBB92_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB92_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB92_11;
	bra.uni 	LBB92_3;
LBB92_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB92_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB92_12;
	bra.uni 	LBB92_4;
LBB92_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB92_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB92_13;
	bra.uni 	LBB92_5;
LBB92_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB92_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB92_14;
	bra.uni 	LBB92_6;
LBB92_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB92_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_054;
	@%p8 bra 	LBB92_15;
	bra.uni 	LBB92_7;
LBB92_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB92_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB92_16;
	bra.uni 	LBB92_8;
LBB92_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB92_8;
	ld.param.u64 	%rd7, [fusion_1120_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB92_8:
	ret;

}
	// .globl	fusion_1118
.visible .entry fusion_1118(
	.param .u64 fusion_1118_param_0,
	.param .u64 fusion_1118_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot93[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot93;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1118_param_0];
	ld.param.u64 	%rd9, [fusion_1118_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB93_9;
	bra.uni 	LBB93_1;
LBB93_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB93_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB93_10;
	bra.uni 	LBB93_2;
LBB93_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB93_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB93_11;
	bra.uni 	LBB93_3;
LBB93_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB93_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB93_12;
	bra.uni 	LBB93_4;
LBB93_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB93_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB93_13;
	bra.uni 	LBB93_5;
LBB93_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB93_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB93_14;
	bra.uni 	LBB93_6;
LBB93_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB93_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_055;
	@%p8 bra 	LBB93_15;
	bra.uni 	LBB93_7;
LBB93_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB93_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB93_16;
	bra.uni 	LBB93_8;
LBB93_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB93_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB93_8:
	ret;

}
	// .globl	fusion_1117
.visible .entry fusion_1117(
	.param .u64 fusion_1117_param_0,
	.param .u64 fusion_1117_param_1,
	.param .u64 fusion_1117_param_2,
	.param .u64 fusion_1117_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1117_param_0];
	ld.param.u64 	%rd2, [fusion_1117_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1117_param_1];
	ld.param.u64 	%rd5, [fusion_1117_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1116
.visible .entry fusion_1116(
	.param .u64 fusion_1116_param_0,
	.param .u64 fusion_1116_param_1,
	.param .u64 fusion_1116_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_1116_param_0];
	ld.param.u64 	%rd6, [fusion_1116_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB95_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB95_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_056;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB95_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB95_4:
	ret;

}
	// .globl	fusion_1242
.visible .entry fusion_1242(
	.param .u64 fusion_1242_param_0,
	.param .u64 fusion_1242_param_1,
	.param .u64 fusion_1242_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot96[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot96;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1242_param_0];
	ld.param.u64 	%rd8, [fusion_1242_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_057;
	@%p1 bra 	LBB96_3;
	bra.uni 	LBB96_1;
LBB96_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB96_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB96_4;
	bra.uni 	LBB96_2;
LBB96_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB96_2;
	ld.param.u64 	%rd6, [fusion_1242_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB96_2:
	ret;

}
	// .globl	fusion_1113
.visible .entry fusion_1113(
	.param .u64 fusion_1113_param_0,
	.param .u64 fusion_1113_param_1,
	.param .u64 fusion_1113_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1113_param_0];
	ld.param.u64 	%rd2, [fusion_1113_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1113_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1112
.visible .entry fusion_1112(
	.param .u64 fusion_1112_param_0,
	.param .u64 fusion_1112_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot98[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot98;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1112_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB98_11;
	bra.uni 	LBB98_1;
LBB98_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB98_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB98_12;
	bra.uni 	LBB98_2;
LBB98_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB98_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB98_13;
	bra.uni 	LBB98_3;
LBB98_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB98_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB98_14;
	bra.uni 	LBB98_4;
LBB98_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB98_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB98_15;
	bra.uni 	LBB98_5;
LBB98_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB98_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB98_16;
	bra.uni 	LBB98_6;
LBB98_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB98_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB98_17;
	bra.uni 	LBB98_7;
LBB98_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB98_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB98_18;
	bra.uni 	LBB98_8;
LBB98_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB98_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_058;
	@%p10 bra 	LBB98_19;
	bra.uni 	LBB98_9;
LBB98_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB98_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB98_20;
	bra.uni 	LBB98_10;
LBB98_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB98_10;
	ld.param.u64 	%rd9, [fusion_1112_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB98_10:
	ret;

}
	// .globl	fusion_1110
.visible .entry fusion_1110(
	.param .u64 fusion_1110_param_0,
	.param .u64 fusion_1110_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot99[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot99;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1110_param_0];
	ld.param.u64 	%rd9, [fusion_1110_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB99_11;
	bra.uni 	LBB99_1;
LBB99_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB99_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB99_12;
	bra.uni 	LBB99_2;
LBB99_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB99_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB99_13;
	bra.uni 	LBB99_3;
LBB99_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB99_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB99_14;
	bra.uni 	LBB99_4;
LBB99_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB99_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB99_15;
	bra.uni 	LBB99_5;
LBB99_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB99_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB99_16;
	bra.uni 	LBB99_6;
LBB99_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB99_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB99_17;
	bra.uni 	LBB99_7;
LBB99_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB99_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB99_18;
	bra.uni 	LBB99_8;
LBB99_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB99_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_059;
	@%p10 bra 	LBB99_19;
	bra.uni 	LBB99_9;
LBB99_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB99_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB99_20;
	bra.uni 	LBB99_10;
LBB99_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB99_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB99_10:
	ret;

}
	// .globl	fusion_1109
.visible .entry fusion_1109(
	.param .u64 fusion_1109_param_0,
	.param .u64 fusion_1109_param_1,
	.param .u64 fusion_1109_param_2,
	.param .u64 fusion_1109_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1109_param_0];
	ld.param.u64 	%rd9, [fusion_1109_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1109_param_1];
	ld.param.u64 	%rd11, [fusion_1109_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB100_5;
	bra.uni 	LBB100_1;
LBB100_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB100_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB100_6;
	bra.uni 	LBB100_2;
LBB100_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB100_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB100_7;
	bra.uni 	LBB100_3;
LBB100_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB100_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB100_8;
	bra.uni 	LBB100_4;
LBB100_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB100_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1108
.visible .entry fusion_1108(
	.param .u64 fusion_1108_param_0,
	.param .u64 fusion_1108_param_1,
	.param .u64 fusion_1108_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1108_param_0];
	ld.param.u64 	%rd6, [fusion_1108_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB101_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB101_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_060;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB101_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB101_4:
	ret;

}
	// .globl	fusion_1107
.visible .entry fusion_1107(
	.param .u64 fusion_1107_param_0,
	.param .u64 fusion_1107_param_1,
	.param .u64 fusion_1107_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1107_param_0];
	ld.param.u64 	%rd2, [fusion_1107_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1107_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1106
.visible .entry fusion_1106(
	.param .u64 fusion_1106_param_0,
	.param .u64 fusion_1106_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot103[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot103;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1106_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB103_10;
	bra.uni 	LBB103_1;
LBB103_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB103_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB103_11;
	bra.uni 	LBB103_2;
LBB103_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB103_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB103_12;
	bra.uni 	LBB103_3;
LBB103_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB103_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB103_13;
	bra.uni 	LBB103_4;
LBB103_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB103_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB103_14;
	bra.uni 	LBB103_5;
LBB103_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB103_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB103_15;
	bra.uni 	LBB103_6;
LBB103_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB103_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB103_16;
	bra.uni 	LBB103_7;
LBB103_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB103_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_061;
	@%p9 bra 	LBB103_17;
	bra.uni 	LBB103_8;
LBB103_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB103_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB103_18;
	bra.uni 	LBB103_9;
LBB103_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB103_9;
	ld.param.u64 	%rd7, [fusion_1106_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB103_9:
	ret;

}
	// .globl	fusion_1105
.visible .entry fusion_1105(
	.param .u64 fusion_1105_param_0,
	.param .u64 fusion_1105_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1105_param_0];
	ld.param.u64 	%rd2, [fusion_1105_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1104
.visible .entry fusion_1104(
	.param .u64 fusion_1104_param_0,
	.param .u64 fusion_1104_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot105[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot105;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1104_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB105_11;
	bra.uni 	LBB105_1;
LBB105_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB105_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB105_12;
	bra.uni 	LBB105_2;
LBB105_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB105_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB105_13;
	bra.uni 	LBB105_3;
LBB105_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB105_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB105_14;
	bra.uni 	LBB105_4;
LBB105_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB105_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB105_15;
	bra.uni 	LBB105_5;
LBB105_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB105_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB105_16;
	bra.uni 	LBB105_6;
LBB105_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB105_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB105_17;
	bra.uni 	LBB105_7;
LBB105_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB105_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB105_18;
	bra.uni 	LBB105_8;
LBB105_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB105_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_062;
	@%p10 bra 	LBB105_19;
	bra.uni 	LBB105_9;
LBB105_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB105_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB105_20;
	bra.uni 	LBB105_10;
LBB105_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB105_10;
	ld.param.u64 	%rd9, [fusion_1104_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB105_10:
	ret;

}
	// .globl	fusion_1102
.visible .entry fusion_1102(
	.param .u64 fusion_1102_param_0,
	.param .u64 fusion_1102_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot106[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot106;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1102_param_0];
	ld.param.u64 	%rd9, [fusion_1102_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB106_11;
	bra.uni 	LBB106_1;
LBB106_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB106_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB106_12;
	bra.uni 	LBB106_2;
LBB106_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB106_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB106_13;
	bra.uni 	LBB106_3;
LBB106_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB106_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB106_14;
	bra.uni 	LBB106_4;
LBB106_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB106_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB106_15;
	bra.uni 	LBB106_5;
LBB106_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB106_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB106_16;
	bra.uni 	LBB106_6;
LBB106_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB106_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB106_17;
	bra.uni 	LBB106_7;
LBB106_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB106_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB106_18;
	bra.uni 	LBB106_8;
LBB106_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB106_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_063;
	@%p10 bra 	LBB106_19;
	bra.uni 	LBB106_9;
LBB106_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB106_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB106_20;
	bra.uni 	LBB106_10;
LBB106_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB106_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB106_10:
	ret;

}
	// .globl	fusion_1101
.visible .entry fusion_1101(
	.param .u64 fusion_1101_param_0,
	.param .u64 fusion_1101_param_1,
	.param .u64 fusion_1101_param_2,
	.param .u64 fusion_1101_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1101_param_0];
	ld.param.u64 	%rd2, [fusion_1101_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1101_param_1];
	ld.param.u64 	%rd5, [fusion_1101_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1100
.visible .entry fusion_1100(
	.param .u64 fusion_1100_param_0,
	.param .u64 fusion_1100_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1100_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_064;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB108_2;
	bra.uni 	LBB108_1;
LBB108_2:
	ld.param.u64 	%rd3, [fusion_1100_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB108_1:
	ret;

}
	// .globl	fusion_1243
.visible .entry fusion_1243(
	.param .u64 fusion_1243_param_0,
	.param .u64 fusion_1243_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot109[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot109;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1243_param_0];
	ld.param.u64 	%rd6, [fusion_1243_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_065;
	@%p1 bra 	LBB109_3;
	bra.uni 	LBB109_1;
LBB109_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB109_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB109_4;
	bra.uni 	LBB109_2;
LBB109_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB109_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB109_2:
	ret;

}
	// .globl	fusion_1097
.visible .entry fusion_1097(
	.param .u64 fusion_1097_param_0,
	.param .u64 fusion_1097_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1097_param_0];
	ld.param.u64 	%rd2, [fusion_1097_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9553
.visible .entry add_9553(
	.param .u64 add_9553_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_9553_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB111_1;
LBB111_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB111_4;
LBB111_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB111_2;
	bra.uni 	LBB111_3;
LBB111_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB111_3;
LBB111_4:
	ret;

}
	// .globl	fusion_1096
.visible .entry fusion_1096(
	.param .u64 fusion_1096_param_0,
	.param .u64 fusion_1096_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot112[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot112;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1096_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB112_9;
	bra.uni 	LBB112_1;
LBB112_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB112_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB112_10;
	bra.uni 	LBB112_2;
LBB112_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB112_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB112_11;
	bra.uni 	LBB112_3;
LBB112_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB112_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB112_12;
	bra.uni 	LBB112_4;
LBB112_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB112_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB112_13;
	bra.uni 	LBB112_5;
LBB112_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB112_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB112_14;
	bra.uni 	LBB112_6;
LBB112_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB112_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_066;
	@%p8 bra 	LBB112_15;
	bra.uni 	LBB112_7;
LBB112_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB112_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB112_16;
	bra.uni 	LBB112_8;
LBB112_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB112_8;
	ld.param.u64 	%rd7, [fusion_1096_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB112_8:
	ret;

}
	// .globl	fusion_1094
.visible .entry fusion_1094(
	.param .u64 fusion_1094_param_0,
	.param .u64 fusion_1094_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot113[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot113;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1094_param_0];
	ld.param.u64 	%rd9, [fusion_1094_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB113_9;
	bra.uni 	LBB113_1;
LBB113_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB113_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB113_10;
	bra.uni 	LBB113_2;
LBB113_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB113_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB113_11;
	bra.uni 	LBB113_3;
LBB113_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB113_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB113_12;
	bra.uni 	LBB113_4;
LBB113_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB113_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB113_13;
	bra.uni 	LBB113_5;
LBB113_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB113_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB113_14;
	bra.uni 	LBB113_6;
LBB113_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB113_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_067;
	@%p8 bra 	LBB113_15;
	bra.uni 	LBB113_7;
LBB113_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB113_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB113_16;
	bra.uni 	LBB113_8;
LBB113_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB113_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB113_8:
	ret;

}
	// .globl	fusion_1093
.visible .entry fusion_1093(
	.param .u64 fusion_1093_param_0,
	.param .u64 fusion_1093_param_1,
	.param .u64 fusion_1093_param_2,
	.param .u64 fusion_1093_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1093_param_0];
	ld.param.u64 	%rd2, [fusion_1093_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1093_param_1];
	ld.param.u64 	%rd5, [fusion_1093_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1092
.visible .entry fusion_1092(
	.param .u64 fusion_1092_param_0,
	.param .u64 fusion_1092_param_1,
	.param .u64 fusion_1092_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_1092_param_0];
	ld.param.u64 	%rd6, [fusion_1092_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB115_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB115_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_068;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB115_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB115_4:
	ret;

}
	// .globl	fusion_1244
.visible .entry fusion_1244(
	.param .u64 fusion_1244_param_0,
	.param .u64 fusion_1244_param_1,
	.param .u64 fusion_1244_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot116[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot116;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1244_param_0];
	ld.param.u64 	%rd8, [fusion_1244_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_069;
	@%p1 bra 	LBB116_3;
	bra.uni 	LBB116_1;
LBB116_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB116_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB116_4;
	bra.uni 	LBB116_2;
LBB116_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB116_2;
	ld.param.u64 	%rd6, [fusion_1244_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB116_2:
	ret;

}
	// .globl	fusion_1089
.visible .entry fusion_1089(
	.param .u64 fusion_1089_param_0,
	.param .u64 fusion_1089_param_1,
	.param .u64 fusion_1089_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1089_param_0];
	ld.param.u64 	%rd2, [fusion_1089_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1089_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1088
.visible .entry fusion_1088(
	.param .u64 fusion_1088_param_0,
	.param .u64 fusion_1088_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot118[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot118;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1088_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB118_11;
	bra.uni 	LBB118_1;
LBB118_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB118_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB118_12;
	bra.uni 	LBB118_2;
LBB118_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB118_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB118_13;
	bra.uni 	LBB118_3;
LBB118_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB118_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB118_14;
	bra.uni 	LBB118_4;
LBB118_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB118_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB118_15;
	bra.uni 	LBB118_5;
LBB118_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB118_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB118_16;
	bra.uni 	LBB118_6;
LBB118_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB118_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB118_17;
	bra.uni 	LBB118_7;
LBB118_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB118_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB118_18;
	bra.uni 	LBB118_8;
LBB118_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB118_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_070;
	@%p10 bra 	LBB118_19;
	bra.uni 	LBB118_9;
LBB118_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB118_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB118_20;
	bra.uni 	LBB118_10;
LBB118_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB118_10;
	ld.param.u64 	%rd9, [fusion_1088_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB118_10:
	ret;

}
	// .globl	fusion_1086
.visible .entry fusion_1086(
	.param .u64 fusion_1086_param_0,
	.param .u64 fusion_1086_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot119[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot119;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1086_param_0];
	ld.param.u64 	%rd9, [fusion_1086_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB119_11;
	bra.uni 	LBB119_1;
LBB119_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB119_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB119_12;
	bra.uni 	LBB119_2;
LBB119_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB119_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB119_13;
	bra.uni 	LBB119_3;
LBB119_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB119_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB119_14;
	bra.uni 	LBB119_4;
LBB119_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB119_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB119_15;
	bra.uni 	LBB119_5;
LBB119_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB119_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB119_16;
	bra.uni 	LBB119_6;
LBB119_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB119_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB119_17;
	bra.uni 	LBB119_7;
LBB119_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB119_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB119_18;
	bra.uni 	LBB119_8;
LBB119_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB119_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_071;
	@%p10 bra 	LBB119_19;
	bra.uni 	LBB119_9;
LBB119_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB119_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB119_20;
	bra.uni 	LBB119_10;
LBB119_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB119_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB119_10:
	ret;

}
	// .globl	fusion_1085
.visible .entry fusion_1085(
	.param .u64 fusion_1085_param_0,
	.param .u64 fusion_1085_param_1,
	.param .u64 fusion_1085_param_2,
	.param .u64 fusion_1085_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1085_param_0];
	ld.param.u64 	%rd9, [fusion_1085_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1085_param_1];
	ld.param.u64 	%rd11, [fusion_1085_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB120_5;
	bra.uni 	LBB120_1;
LBB120_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB120_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB120_6;
	bra.uni 	LBB120_2;
LBB120_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB120_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB120_7;
	bra.uni 	LBB120_3;
LBB120_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB120_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB120_8;
	bra.uni 	LBB120_4;
LBB120_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB120_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1084
.visible .entry fusion_1084(
	.param .u64 fusion_1084_param_0,
	.param .u64 fusion_1084_param_1,
	.param .u64 fusion_1084_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1084_param_0];
	ld.param.u64 	%rd6, [fusion_1084_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB121_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB121_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_072;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB121_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB121_4:
	ret;

}
	// .globl	fusion_1083
.visible .entry fusion_1083(
	.param .u64 fusion_1083_param_0,
	.param .u64 fusion_1083_param_1,
	.param .u64 fusion_1083_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1083_param_0];
	ld.param.u64 	%rd2, [fusion_1083_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1083_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1082
.visible .entry fusion_1082(
	.param .u64 fusion_1082_param_0,
	.param .u64 fusion_1082_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot123[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot123;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1082_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB123_10;
	bra.uni 	LBB123_1;
LBB123_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB123_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB123_11;
	bra.uni 	LBB123_2;
LBB123_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB123_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB123_12;
	bra.uni 	LBB123_3;
LBB123_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB123_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB123_13;
	bra.uni 	LBB123_4;
LBB123_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB123_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB123_14;
	bra.uni 	LBB123_5;
LBB123_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB123_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB123_15;
	bra.uni 	LBB123_6;
LBB123_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB123_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB123_16;
	bra.uni 	LBB123_7;
LBB123_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB123_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_073;
	@%p9 bra 	LBB123_17;
	bra.uni 	LBB123_8;
LBB123_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB123_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB123_18;
	bra.uni 	LBB123_9;
LBB123_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB123_9;
	ld.param.u64 	%rd7, [fusion_1082_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB123_9:
	ret;

}
	// .globl	fusion_1081
.visible .entry fusion_1081(
	.param .u64 fusion_1081_param_0,
	.param .u64 fusion_1081_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1081_param_0];
	ld.param.u64 	%rd2, [fusion_1081_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1080
.visible .entry fusion_1080(
	.param .u64 fusion_1080_param_0,
	.param .u64 fusion_1080_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot125[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot125;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1080_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB125_11;
	bra.uni 	LBB125_1;
LBB125_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB125_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB125_12;
	bra.uni 	LBB125_2;
LBB125_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB125_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB125_13;
	bra.uni 	LBB125_3;
LBB125_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB125_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB125_14;
	bra.uni 	LBB125_4;
LBB125_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB125_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB125_15;
	bra.uni 	LBB125_5;
LBB125_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB125_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB125_16;
	bra.uni 	LBB125_6;
LBB125_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB125_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB125_17;
	bra.uni 	LBB125_7;
LBB125_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB125_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB125_18;
	bra.uni 	LBB125_8;
LBB125_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB125_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_074;
	@%p10 bra 	LBB125_19;
	bra.uni 	LBB125_9;
LBB125_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB125_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB125_20;
	bra.uni 	LBB125_10;
LBB125_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB125_10;
	ld.param.u64 	%rd9, [fusion_1080_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB125_10:
	ret;

}
	// .globl	fusion_1078
.visible .entry fusion_1078(
	.param .u64 fusion_1078_param_0,
	.param .u64 fusion_1078_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot126[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot126;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1078_param_0];
	ld.param.u64 	%rd9, [fusion_1078_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB126_11;
	bra.uni 	LBB126_1;
LBB126_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB126_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB126_12;
	bra.uni 	LBB126_2;
LBB126_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB126_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB126_13;
	bra.uni 	LBB126_3;
LBB126_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB126_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB126_14;
	bra.uni 	LBB126_4;
LBB126_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB126_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB126_15;
	bra.uni 	LBB126_5;
LBB126_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB126_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB126_16;
	bra.uni 	LBB126_6;
LBB126_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB126_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB126_17;
	bra.uni 	LBB126_7;
LBB126_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB126_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB126_18;
	bra.uni 	LBB126_8;
LBB126_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB126_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_075;
	@%p10 bra 	LBB126_19;
	bra.uni 	LBB126_9;
LBB126_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB126_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB126_20;
	bra.uni 	LBB126_10;
LBB126_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB126_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB126_10:
	ret;

}
	// .globl	fusion_1077
.visible .entry fusion_1077(
	.param .u64 fusion_1077_param_0,
	.param .u64 fusion_1077_param_1,
	.param .u64 fusion_1077_param_2,
	.param .u64 fusion_1077_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1077_param_0];
	ld.param.u64 	%rd2, [fusion_1077_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1077_param_1];
	ld.param.u64 	%rd5, [fusion_1077_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1076
.visible .entry fusion_1076(
	.param .u64 fusion_1076_param_0,
	.param .u64 fusion_1076_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1076_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_076;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB128_2;
	bra.uni 	LBB128_1;
LBB128_2:
	ld.param.u64 	%rd3, [fusion_1076_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB128_1:
	ret;

}
	// .globl	fusion_1245
.visible .entry fusion_1245(
	.param .u64 fusion_1245_param_0,
	.param .u64 fusion_1245_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot129[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot129;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1245_param_0];
	ld.param.u64 	%rd6, [fusion_1245_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_077;
	@%p1 bra 	LBB129_3;
	bra.uni 	LBB129_1;
LBB129_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB129_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB129_4;
	bra.uni 	LBB129_2;
LBB129_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB129_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB129_2:
	ret;

}
	// .globl	fusion_1073
.visible .entry fusion_1073(
	.param .u64 fusion_1073_param_0,
	.param .u64 fusion_1073_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1073_param_0];
	ld.param.u64 	%rd2, [fusion_1073_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9757
.visible .entry add_9757(
	.param .u64 add_9757_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_9757_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB131_1;
LBB131_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB131_4;
LBB131_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB131_2;
	bra.uni 	LBB131_3;
LBB131_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB131_3;
LBB131_4:
	ret;

}
	// .globl	fusion_1072
.visible .entry fusion_1072(
	.param .u64 fusion_1072_param_0,
	.param .u64 fusion_1072_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot132[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot132;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1072_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB132_9;
	bra.uni 	LBB132_1;
LBB132_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB132_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB132_10;
	bra.uni 	LBB132_2;
LBB132_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB132_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB132_11;
	bra.uni 	LBB132_3;
LBB132_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB132_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB132_12;
	bra.uni 	LBB132_4;
LBB132_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB132_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB132_13;
	bra.uni 	LBB132_5;
LBB132_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB132_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB132_14;
	bra.uni 	LBB132_6;
LBB132_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB132_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_078;
	@%p8 bra 	LBB132_15;
	bra.uni 	LBB132_7;
LBB132_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB132_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB132_16;
	bra.uni 	LBB132_8;
LBB132_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB132_8;
	ld.param.u64 	%rd7, [fusion_1072_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB132_8:
	ret;

}
	// .globl	fusion_1070
.visible .entry fusion_1070(
	.param .u64 fusion_1070_param_0,
	.param .u64 fusion_1070_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot133[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot133;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1070_param_0];
	ld.param.u64 	%rd9, [fusion_1070_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB133_9;
	bra.uni 	LBB133_1;
LBB133_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB133_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB133_10;
	bra.uni 	LBB133_2;
LBB133_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB133_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB133_11;
	bra.uni 	LBB133_3;
LBB133_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB133_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB133_12;
	bra.uni 	LBB133_4;
LBB133_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB133_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB133_13;
	bra.uni 	LBB133_5;
LBB133_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB133_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB133_14;
	bra.uni 	LBB133_6;
LBB133_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB133_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_079;
	@%p8 bra 	LBB133_15;
	bra.uni 	LBB133_7;
LBB133_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB133_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB133_16;
	bra.uni 	LBB133_8;
LBB133_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB133_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB133_8:
	ret;

}
	// .globl	fusion_1069
.visible .entry fusion_1069(
	.param .u64 fusion_1069_param_0,
	.param .u64 fusion_1069_param_1,
	.param .u64 fusion_1069_param_2,
	.param .u64 fusion_1069_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1069_param_0];
	ld.param.u64 	%rd2, [fusion_1069_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1069_param_1];
	ld.param.u64 	%rd5, [fusion_1069_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1068
.visible .entry fusion_1068(
	.param .u64 fusion_1068_param_0,
	.param .u64 fusion_1068_param_1,
	.param .u64 fusion_1068_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_1068_param_0];
	ld.param.u64 	%rd6, [fusion_1068_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB135_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB135_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_080;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB135_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB135_4:
	ret;

}
	// .globl	fusion_1246
.visible .entry fusion_1246(
	.param .u64 fusion_1246_param_0,
	.param .u64 fusion_1246_param_1,
	.param .u64 fusion_1246_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot136[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot136;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1246_param_0];
	ld.param.u64 	%rd8, [fusion_1246_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_081;
	@%p1 bra 	LBB136_3;
	bra.uni 	LBB136_1;
LBB136_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB136_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB136_4;
	bra.uni 	LBB136_2;
LBB136_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB136_2;
	ld.param.u64 	%rd6, [fusion_1246_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB136_2:
	ret;

}
	// .globl	fusion_1065
.visible .entry fusion_1065(
	.param .u64 fusion_1065_param_0,
	.param .u64 fusion_1065_param_1,
	.param .u64 fusion_1065_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1065_param_0];
	ld.param.u64 	%rd2, [fusion_1065_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1065_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1064
.visible .entry fusion_1064(
	.param .u64 fusion_1064_param_0,
	.param .u64 fusion_1064_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot138[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot138;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1064_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB138_11;
	bra.uni 	LBB138_1;
LBB138_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB138_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB138_12;
	bra.uni 	LBB138_2;
LBB138_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB138_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB138_13;
	bra.uni 	LBB138_3;
LBB138_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB138_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB138_14;
	bra.uni 	LBB138_4;
LBB138_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB138_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB138_15;
	bra.uni 	LBB138_5;
LBB138_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB138_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB138_16;
	bra.uni 	LBB138_6;
LBB138_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB138_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB138_17;
	bra.uni 	LBB138_7;
LBB138_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB138_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB138_18;
	bra.uni 	LBB138_8;
LBB138_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB138_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_082;
	@%p10 bra 	LBB138_19;
	bra.uni 	LBB138_9;
LBB138_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB138_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB138_20;
	bra.uni 	LBB138_10;
LBB138_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB138_10;
	ld.param.u64 	%rd9, [fusion_1064_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB138_10:
	ret;

}
	// .globl	fusion_1062
.visible .entry fusion_1062(
	.param .u64 fusion_1062_param_0,
	.param .u64 fusion_1062_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot139[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot139;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1062_param_0];
	ld.param.u64 	%rd9, [fusion_1062_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB139_11;
	bra.uni 	LBB139_1;
LBB139_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB139_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB139_12;
	bra.uni 	LBB139_2;
LBB139_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB139_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB139_13;
	bra.uni 	LBB139_3;
LBB139_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB139_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB139_14;
	bra.uni 	LBB139_4;
LBB139_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB139_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB139_15;
	bra.uni 	LBB139_5;
LBB139_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB139_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB139_16;
	bra.uni 	LBB139_6;
LBB139_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB139_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB139_17;
	bra.uni 	LBB139_7;
LBB139_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB139_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB139_18;
	bra.uni 	LBB139_8;
LBB139_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB139_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_083;
	@%p10 bra 	LBB139_19;
	bra.uni 	LBB139_9;
LBB139_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB139_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB139_20;
	bra.uni 	LBB139_10;
LBB139_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB139_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB139_10:
	ret;

}
	// .globl	fusion_1061
.visible .entry fusion_1061(
	.param .u64 fusion_1061_param_0,
	.param .u64 fusion_1061_param_1,
	.param .u64 fusion_1061_param_2,
	.param .u64 fusion_1061_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1061_param_0];
	ld.param.u64 	%rd9, [fusion_1061_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1061_param_1];
	ld.param.u64 	%rd11, [fusion_1061_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB140_5;
	bra.uni 	LBB140_1;
LBB140_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB140_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB140_6;
	bra.uni 	LBB140_2;
LBB140_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB140_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB140_7;
	bra.uni 	LBB140_3;
LBB140_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB140_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB140_8;
	bra.uni 	LBB140_4;
LBB140_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB140_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1060
.visible .entry fusion_1060(
	.param .u64 fusion_1060_param_0,
	.param .u64 fusion_1060_param_1,
	.param .u64 fusion_1060_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1060_param_0];
	ld.param.u64 	%rd6, [fusion_1060_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB141_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB141_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_084;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB141_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB141_4:
	ret;

}
	// .globl	fusion_1059
.visible .entry fusion_1059(
	.param .u64 fusion_1059_param_0,
	.param .u64 fusion_1059_param_1,
	.param .u64 fusion_1059_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1059_param_0];
	ld.param.u64 	%rd2, [fusion_1059_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1059_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1058
.visible .entry fusion_1058(
	.param .u64 fusion_1058_param_0,
	.param .u64 fusion_1058_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot143[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot143;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1058_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB143_10;
	bra.uni 	LBB143_1;
LBB143_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB143_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB143_11;
	bra.uni 	LBB143_2;
LBB143_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB143_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB143_12;
	bra.uni 	LBB143_3;
LBB143_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB143_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB143_13;
	bra.uni 	LBB143_4;
LBB143_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB143_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB143_14;
	bra.uni 	LBB143_5;
LBB143_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB143_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB143_15;
	bra.uni 	LBB143_6;
LBB143_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB143_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB143_16;
	bra.uni 	LBB143_7;
LBB143_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB143_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_085;
	@%p9 bra 	LBB143_17;
	bra.uni 	LBB143_8;
LBB143_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB143_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB143_18;
	bra.uni 	LBB143_9;
LBB143_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB143_9;
	ld.param.u64 	%rd7, [fusion_1058_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB143_9:
	ret;

}
	// .globl	fusion_1057
.visible .entry fusion_1057(
	.param .u64 fusion_1057_param_0,
	.param .u64 fusion_1057_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1057_param_0];
	ld.param.u64 	%rd2, [fusion_1057_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1056
.visible .entry fusion_1056(
	.param .u64 fusion_1056_param_0,
	.param .u64 fusion_1056_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot145[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot145;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1056_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB145_11;
	bra.uni 	LBB145_1;
LBB145_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB145_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB145_12;
	bra.uni 	LBB145_2;
LBB145_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB145_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB145_13;
	bra.uni 	LBB145_3;
LBB145_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB145_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB145_14;
	bra.uni 	LBB145_4;
LBB145_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB145_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB145_15;
	bra.uni 	LBB145_5;
LBB145_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB145_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB145_16;
	bra.uni 	LBB145_6;
LBB145_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB145_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB145_17;
	bra.uni 	LBB145_7;
LBB145_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB145_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB145_18;
	bra.uni 	LBB145_8;
LBB145_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB145_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_086;
	@%p10 bra 	LBB145_19;
	bra.uni 	LBB145_9;
LBB145_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB145_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB145_20;
	bra.uni 	LBB145_10;
LBB145_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB145_10;
	ld.param.u64 	%rd9, [fusion_1056_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB145_10:
	ret;

}
	// .globl	fusion_1054
.visible .entry fusion_1054(
	.param .u64 fusion_1054_param_0,
	.param .u64 fusion_1054_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot146[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot146;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1054_param_0];
	ld.param.u64 	%rd9, [fusion_1054_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB146_11;
	bra.uni 	LBB146_1;
LBB146_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB146_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB146_12;
	bra.uni 	LBB146_2;
LBB146_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB146_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB146_13;
	bra.uni 	LBB146_3;
LBB146_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB146_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB146_14;
	bra.uni 	LBB146_4;
LBB146_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB146_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB146_15;
	bra.uni 	LBB146_5;
LBB146_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB146_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB146_16;
	bra.uni 	LBB146_6;
LBB146_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB146_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB146_17;
	bra.uni 	LBB146_7;
LBB146_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB146_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB146_18;
	bra.uni 	LBB146_8;
LBB146_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB146_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_087;
	@%p10 bra 	LBB146_19;
	bra.uni 	LBB146_9;
LBB146_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB146_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB146_20;
	bra.uni 	LBB146_10;
LBB146_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB146_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB146_10:
	ret;

}
	// .globl	fusion_1053
.visible .entry fusion_1053(
	.param .u64 fusion_1053_param_0,
	.param .u64 fusion_1053_param_1,
	.param .u64 fusion_1053_param_2,
	.param .u64 fusion_1053_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1053_param_0];
	ld.param.u64 	%rd2, [fusion_1053_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1053_param_1];
	ld.param.u64 	%rd5, [fusion_1053_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1052
.visible .entry fusion_1052(
	.param .u64 fusion_1052_param_0,
	.param .u64 fusion_1052_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1052_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_088;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB148_2;
	bra.uni 	LBB148_1;
LBB148_2:
	ld.param.u64 	%rd3, [fusion_1052_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB148_1:
	ret;

}
	// .globl	fusion_1247
.visible .entry fusion_1247(
	.param .u64 fusion_1247_param_0,
	.param .u64 fusion_1247_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot149[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot149;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1247_param_0];
	ld.param.u64 	%rd6, [fusion_1247_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_089;
	@%p1 bra 	LBB149_3;
	bra.uni 	LBB149_1;
LBB149_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB149_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB149_4;
	bra.uni 	LBB149_2;
LBB149_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB149_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB149_2:
	ret;

}
	// .globl	fusion_1049
.visible .entry fusion_1049(
	.param .u64 fusion_1049_param_0,
	.param .u64 fusion_1049_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1049_param_0];
	ld.param.u64 	%rd2, [fusion_1049_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_9961
.visible .entry add_9961(
	.param .u64 add_9961_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_9961_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB151_1;
LBB151_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB151_4;
LBB151_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB151_2;
	bra.uni 	LBB151_3;
LBB151_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB151_3;
LBB151_4:
	ret;

}
	// .globl	fusion_1048
.visible .entry fusion_1048(
	.param .u64 fusion_1048_param_0,
	.param .u64 fusion_1048_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot152[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot152;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1048_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB152_9;
	bra.uni 	LBB152_1;
LBB152_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB152_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB152_10;
	bra.uni 	LBB152_2;
LBB152_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB152_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB152_11;
	bra.uni 	LBB152_3;
LBB152_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB152_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB152_12;
	bra.uni 	LBB152_4;
LBB152_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB152_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB152_13;
	bra.uni 	LBB152_5;
LBB152_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB152_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB152_14;
	bra.uni 	LBB152_6;
LBB152_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB152_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_090;
	@%p8 bra 	LBB152_15;
	bra.uni 	LBB152_7;
LBB152_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB152_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB152_16;
	bra.uni 	LBB152_8;
LBB152_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB152_8;
	ld.param.u64 	%rd7, [fusion_1048_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB152_8:
	ret;

}
	// .globl	fusion_1046
.visible .entry fusion_1046(
	.param .u64 fusion_1046_param_0,
	.param .u64 fusion_1046_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot153[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot153;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1046_param_0];
	ld.param.u64 	%rd9, [fusion_1046_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB153_9;
	bra.uni 	LBB153_1;
LBB153_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB153_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB153_10;
	bra.uni 	LBB153_2;
LBB153_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB153_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB153_11;
	bra.uni 	LBB153_3;
LBB153_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB153_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB153_12;
	bra.uni 	LBB153_4;
LBB153_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB153_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB153_13;
	bra.uni 	LBB153_5;
LBB153_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB153_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB153_14;
	bra.uni 	LBB153_6;
LBB153_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB153_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_091;
	@%p8 bra 	LBB153_15;
	bra.uni 	LBB153_7;
LBB153_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB153_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB153_16;
	bra.uni 	LBB153_8;
LBB153_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB153_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB153_8:
	ret;

}
	// .globl	fusion_1045
.visible .entry fusion_1045(
	.param .u64 fusion_1045_param_0,
	.param .u64 fusion_1045_param_1,
	.param .u64 fusion_1045_param_2,
	.param .u64 fusion_1045_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1045_param_0];
	ld.param.u64 	%rd2, [fusion_1045_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1045_param_1];
	ld.param.u64 	%rd5, [fusion_1045_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1044
.visible .entry fusion_1044(
	.param .u64 fusion_1044_param_0,
	.param .u64 fusion_1044_param_1,
	.param .u64 fusion_1044_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_1044_param_0];
	ld.param.u64 	%rd6, [fusion_1044_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB155_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB155_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_092;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB155_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB155_4:
	ret;

}
	// .globl	fusion_1248
.visible .entry fusion_1248(
	.param .u64 fusion_1248_param_0,
	.param .u64 fusion_1248_param_1,
	.param .u64 fusion_1248_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot156[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot156;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1248_param_0];
	ld.param.u64 	%rd8, [fusion_1248_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_093;
	@%p1 bra 	LBB156_3;
	bra.uni 	LBB156_1;
LBB156_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB156_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB156_4;
	bra.uni 	LBB156_2;
LBB156_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB156_2;
	ld.param.u64 	%rd6, [fusion_1248_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB156_2:
	ret;

}
	// .globl	fusion_1041
.visible .entry fusion_1041(
	.param .u64 fusion_1041_param_0,
	.param .u64 fusion_1041_param_1,
	.param .u64 fusion_1041_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1041_param_0];
	ld.param.u64 	%rd2, [fusion_1041_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1041_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1040
.visible .entry fusion_1040(
	.param .u64 fusion_1040_param_0,
	.param .u64 fusion_1040_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot158[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot158;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1040_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB158_11;
	bra.uni 	LBB158_1;
LBB158_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB158_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB158_12;
	bra.uni 	LBB158_2;
LBB158_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB158_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB158_13;
	bra.uni 	LBB158_3;
LBB158_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB158_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB158_14;
	bra.uni 	LBB158_4;
LBB158_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB158_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB158_15;
	bra.uni 	LBB158_5;
LBB158_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB158_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB158_16;
	bra.uni 	LBB158_6;
LBB158_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB158_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB158_17;
	bra.uni 	LBB158_7;
LBB158_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB158_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB158_18;
	bra.uni 	LBB158_8;
LBB158_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB158_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_094;
	@%p10 bra 	LBB158_19;
	bra.uni 	LBB158_9;
LBB158_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB158_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB158_20;
	bra.uni 	LBB158_10;
LBB158_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB158_10;
	ld.param.u64 	%rd9, [fusion_1040_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB158_10:
	ret;

}
	// .globl	fusion_1038
.visible .entry fusion_1038(
	.param .u64 fusion_1038_param_0,
	.param .u64 fusion_1038_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot159[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot159;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1038_param_0];
	ld.param.u64 	%rd9, [fusion_1038_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB159_11;
	bra.uni 	LBB159_1;
LBB159_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB159_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB159_12;
	bra.uni 	LBB159_2;
LBB159_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB159_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB159_13;
	bra.uni 	LBB159_3;
LBB159_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB159_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB159_14;
	bra.uni 	LBB159_4;
LBB159_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB159_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB159_15;
	bra.uni 	LBB159_5;
LBB159_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB159_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB159_16;
	bra.uni 	LBB159_6;
LBB159_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB159_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB159_17;
	bra.uni 	LBB159_7;
LBB159_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB159_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB159_18;
	bra.uni 	LBB159_8;
LBB159_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB159_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_095;
	@%p10 bra 	LBB159_19;
	bra.uni 	LBB159_9;
LBB159_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB159_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB159_20;
	bra.uni 	LBB159_10;
LBB159_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB159_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB159_10:
	ret;

}
	// .globl	fusion_1037
.visible .entry fusion_1037(
	.param .u64 fusion_1037_param_0,
	.param .u64 fusion_1037_param_1,
	.param .u64 fusion_1037_param_2,
	.param .u64 fusion_1037_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1037_param_0];
	ld.param.u64 	%rd9, [fusion_1037_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1037_param_1];
	ld.param.u64 	%rd11, [fusion_1037_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB160_5;
	bra.uni 	LBB160_1;
LBB160_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB160_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB160_6;
	bra.uni 	LBB160_2;
LBB160_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB160_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB160_7;
	bra.uni 	LBB160_3;
LBB160_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB160_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB160_8;
	bra.uni 	LBB160_4;
LBB160_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB160_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1036
.visible .entry fusion_1036(
	.param .u64 fusion_1036_param_0,
	.param .u64 fusion_1036_param_1,
	.param .u64 fusion_1036_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1036_param_0];
	ld.param.u64 	%rd6, [fusion_1036_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB161_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB161_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_096;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB161_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB161_4:
	ret;

}
	// .globl	fusion_1035
.visible .entry fusion_1035(
	.param .u64 fusion_1035_param_0,
	.param .u64 fusion_1035_param_1,
	.param .u64 fusion_1035_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1035_param_0];
	ld.param.u64 	%rd2, [fusion_1035_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1035_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1034
.visible .entry fusion_1034(
	.param .u64 fusion_1034_param_0,
	.param .u64 fusion_1034_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot163[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot163;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1034_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB163_10;
	bra.uni 	LBB163_1;
LBB163_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB163_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB163_11;
	bra.uni 	LBB163_2;
LBB163_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB163_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB163_12;
	bra.uni 	LBB163_3;
LBB163_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB163_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB163_13;
	bra.uni 	LBB163_4;
LBB163_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB163_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB163_14;
	bra.uni 	LBB163_5;
LBB163_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB163_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB163_15;
	bra.uni 	LBB163_6;
LBB163_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB163_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB163_16;
	bra.uni 	LBB163_7;
LBB163_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB163_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_097;
	@%p9 bra 	LBB163_17;
	bra.uni 	LBB163_8;
LBB163_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB163_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB163_18;
	bra.uni 	LBB163_9;
LBB163_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB163_9;
	ld.param.u64 	%rd7, [fusion_1034_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB163_9:
	ret;

}
	// .globl	fusion_1033
.visible .entry fusion_1033(
	.param .u64 fusion_1033_param_0,
	.param .u64 fusion_1033_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1033_param_0];
	ld.param.u64 	%rd2, [fusion_1033_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1032
.visible .entry fusion_1032(
	.param .u64 fusion_1032_param_0,
	.param .u64 fusion_1032_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot165[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot165;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1032_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB165_11;
	bra.uni 	LBB165_1;
LBB165_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB165_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB165_12;
	bra.uni 	LBB165_2;
LBB165_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB165_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB165_13;
	bra.uni 	LBB165_3;
LBB165_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB165_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB165_14;
	bra.uni 	LBB165_4;
LBB165_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB165_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB165_15;
	bra.uni 	LBB165_5;
LBB165_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB165_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB165_16;
	bra.uni 	LBB165_6;
LBB165_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB165_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB165_17;
	bra.uni 	LBB165_7;
LBB165_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB165_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB165_18;
	bra.uni 	LBB165_8;
LBB165_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB165_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_098;
	@%p10 bra 	LBB165_19;
	bra.uni 	LBB165_9;
LBB165_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB165_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB165_20;
	bra.uni 	LBB165_10;
LBB165_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB165_10;
	ld.param.u64 	%rd9, [fusion_1032_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB165_10:
	ret;

}
	// .globl	fusion_1030
.visible .entry fusion_1030(
	.param .u64 fusion_1030_param_0,
	.param .u64 fusion_1030_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot166[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot166;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1030_param_0];
	ld.param.u64 	%rd9, [fusion_1030_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB166_11;
	bra.uni 	LBB166_1;
LBB166_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB166_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB166_12;
	bra.uni 	LBB166_2;
LBB166_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB166_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB166_13;
	bra.uni 	LBB166_3;
LBB166_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB166_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB166_14;
	bra.uni 	LBB166_4;
LBB166_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB166_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB166_15;
	bra.uni 	LBB166_5;
LBB166_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB166_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB166_16;
	bra.uni 	LBB166_6;
LBB166_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB166_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB166_17;
	bra.uni 	LBB166_7;
LBB166_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB166_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB166_18;
	bra.uni 	LBB166_8;
LBB166_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB166_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_099;
	@%p10 bra 	LBB166_19;
	bra.uni 	LBB166_9;
LBB166_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB166_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB166_20;
	bra.uni 	LBB166_10;
LBB166_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB166_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB166_10:
	ret;

}
	// .globl	fusion_1029
.visible .entry fusion_1029(
	.param .u64 fusion_1029_param_0,
	.param .u64 fusion_1029_param_1,
	.param .u64 fusion_1029_param_2,
	.param .u64 fusion_1029_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1029_param_0];
	ld.param.u64 	%rd2, [fusion_1029_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1029_param_1];
	ld.param.u64 	%rd5, [fusion_1029_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1028
.visible .entry fusion_1028(
	.param .u64 fusion_1028_param_0,
	.param .u64 fusion_1028_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1028_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0100;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB168_2;
	bra.uni 	LBB168_1;
LBB168_2:
	ld.param.u64 	%rd3, [fusion_1028_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB168_1:
	ret;

}
	// .globl	fusion_1249
.visible .entry fusion_1249(
	.param .u64 fusion_1249_param_0,
	.param .u64 fusion_1249_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot169[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot169;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1249_param_0];
	ld.param.u64 	%rd6, [fusion_1249_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0101;
	@%p1 bra 	LBB169_3;
	bra.uni 	LBB169_1;
LBB169_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB169_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB169_4;
	bra.uni 	LBB169_2;
LBB169_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB169_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB169_2:
	ret;

}
	// .globl	fusion_1025
.visible .entry fusion_1025(
	.param .u64 fusion_1025_param_0,
	.param .u64 fusion_1025_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1025_param_0];
	ld.param.u64 	%rd2, [fusion_1025_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10165
.visible .entry add_10165(
	.param .u64 add_10165_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_10165_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB171_1;
LBB171_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB171_4;
LBB171_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB171_2;
	bra.uni 	LBB171_3;
LBB171_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB171_3;
LBB171_4:
	ret;

}
	// .globl	fusion_1024
.visible .entry fusion_1024(
	.param .u64 fusion_1024_param_0,
	.param .u64 fusion_1024_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot172[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot172;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1024_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB172_9;
	bra.uni 	LBB172_1;
LBB172_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB172_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB172_10;
	bra.uni 	LBB172_2;
LBB172_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB172_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB172_11;
	bra.uni 	LBB172_3;
LBB172_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB172_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB172_12;
	bra.uni 	LBB172_4;
LBB172_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB172_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB172_13;
	bra.uni 	LBB172_5;
LBB172_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB172_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB172_14;
	bra.uni 	LBB172_6;
LBB172_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB172_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_0102;
	@%p8 bra 	LBB172_15;
	bra.uni 	LBB172_7;
LBB172_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB172_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB172_16;
	bra.uni 	LBB172_8;
LBB172_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB172_8;
	ld.param.u64 	%rd7, [fusion_1024_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB172_8:
	ret;

}
	// .globl	fusion_1022
.visible .entry fusion_1022(
	.param .u64 fusion_1022_param_0,
	.param .u64 fusion_1022_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot173[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot173;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1022_param_0];
	ld.param.u64 	%rd9, [fusion_1022_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB173_9;
	bra.uni 	LBB173_1;
LBB173_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB173_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB173_10;
	bra.uni 	LBB173_2;
LBB173_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB173_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB173_11;
	bra.uni 	LBB173_3;
LBB173_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB173_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB173_12;
	bra.uni 	LBB173_4;
LBB173_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB173_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB173_13;
	bra.uni 	LBB173_5;
LBB173_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB173_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB173_14;
	bra.uni 	LBB173_6;
LBB173_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB173_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_0103;
	@%p8 bra 	LBB173_15;
	bra.uni 	LBB173_7;
LBB173_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB173_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB173_16;
	bra.uni 	LBB173_8;
LBB173_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB173_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB173_8:
	ret;

}
	// .globl	fusion_1021
.visible .entry fusion_1021(
	.param .u64 fusion_1021_param_0,
	.param .u64 fusion_1021_param_1,
	.param .u64 fusion_1021_param_2,
	.param .u64 fusion_1021_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1021_param_0];
	ld.param.u64 	%rd2, [fusion_1021_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1021_param_1];
	ld.param.u64 	%rd5, [fusion_1021_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1020
.visible .entry fusion_1020(
	.param .u64 fusion_1020_param_0,
	.param .u64 fusion_1020_param_1,
	.param .u64 fusion_1020_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_1020_param_0];
	ld.param.u64 	%rd6, [fusion_1020_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB175_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB175_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0104;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB175_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB175_4:
	ret;

}
	// .globl	fusion_1250
.visible .entry fusion_1250(
	.param .u64 fusion_1250_param_0,
	.param .u64 fusion_1250_param_1,
	.param .u64 fusion_1250_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot176[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot176;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1250_param_0];
	ld.param.u64 	%rd8, [fusion_1250_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0105;
	@%p1 bra 	LBB176_3;
	bra.uni 	LBB176_1;
LBB176_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB176_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB176_4;
	bra.uni 	LBB176_2;
LBB176_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB176_2;
	ld.param.u64 	%rd6, [fusion_1250_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB176_2:
	ret;

}
	// .globl	fusion_1017
.visible .entry fusion_1017(
	.param .u64 fusion_1017_param_0,
	.param .u64 fusion_1017_param_1,
	.param .u64 fusion_1017_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_1017_param_0];
	ld.param.u64 	%rd2, [fusion_1017_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1017_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_1016
.visible .entry fusion_1016(
	.param .u64 fusion_1016_param_0,
	.param .u64 fusion_1016_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot178[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot178;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1016_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB178_11;
	bra.uni 	LBB178_1;
LBB178_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB178_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB178_12;
	bra.uni 	LBB178_2;
LBB178_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB178_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB178_13;
	bra.uni 	LBB178_3;
LBB178_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB178_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB178_14;
	bra.uni 	LBB178_4;
LBB178_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB178_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB178_15;
	bra.uni 	LBB178_5;
LBB178_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB178_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB178_16;
	bra.uni 	LBB178_6;
LBB178_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB178_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB178_17;
	bra.uni 	LBB178_7;
LBB178_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB178_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB178_18;
	bra.uni 	LBB178_8;
LBB178_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB178_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0106;
	@%p10 bra 	LBB178_19;
	bra.uni 	LBB178_9;
LBB178_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB178_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB178_20;
	bra.uni 	LBB178_10;
LBB178_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB178_10;
	ld.param.u64 	%rd9, [fusion_1016_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB178_10:
	ret;

}
	// .globl	fusion_1014
.visible .entry fusion_1014(
	.param .u64 fusion_1014_param_0,
	.param .u64 fusion_1014_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot179[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot179;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1014_param_0];
	ld.param.u64 	%rd9, [fusion_1014_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB179_11;
	bra.uni 	LBB179_1;
LBB179_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB179_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB179_12;
	bra.uni 	LBB179_2;
LBB179_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB179_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB179_13;
	bra.uni 	LBB179_3;
LBB179_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB179_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB179_14;
	bra.uni 	LBB179_4;
LBB179_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB179_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB179_15;
	bra.uni 	LBB179_5;
LBB179_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB179_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB179_16;
	bra.uni 	LBB179_6;
LBB179_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB179_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB179_17;
	bra.uni 	LBB179_7;
LBB179_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB179_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB179_18;
	bra.uni 	LBB179_8;
LBB179_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB179_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_0107;
	@%p10 bra 	LBB179_19;
	bra.uni 	LBB179_9;
LBB179_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB179_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB179_20;
	bra.uni 	LBB179_10;
LBB179_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB179_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB179_10:
	ret;

}
	// .globl	fusion_1013
.visible .entry fusion_1013(
	.param .u64 fusion_1013_param_0,
	.param .u64 fusion_1013_param_1,
	.param .u64 fusion_1013_param_2,
	.param .u64 fusion_1013_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_1013_param_0];
	ld.param.u64 	%rd9, [fusion_1013_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_1013_param_1];
	ld.param.u64 	%rd11, [fusion_1013_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB180_5;
	bra.uni 	LBB180_1;
LBB180_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB180_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB180_6;
	bra.uni 	LBB180_2;
LBB180_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB180_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB180_7;
	bra.uni 	LBB180_3;
LBB180_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB180_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB180_8;
	bra.uni 	LBB180_4;
LBB180_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB180_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_1012
.visible .entry fusion_1012(
	.param .u64 fusion_1012_param_0,
	.param .u64 fusion_1012_param_1,
	.param .u64 fusion_1012_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_1012_param_0];
	ld.param.u64 	%rd6, [fusion_1012_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB181_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB181_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0108;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB181_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB181_4:
	ret;

}
	// .globl	fusion_1011
.visible .entry fusion_1011(
	.param .u64 fusion_1011_param_0,
	.param .u64 fusion_1011_param_1,
	.param .u64 fusion_1011_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_1011_param_0];
	ld.param.u64 	%rd2, [fusion_1011_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1011_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_1010
.visible .entry fusion_1010(
	.param .u64 fusion_1010_param_0,
	.param .u64 fusion_1010_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot183[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot183;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1010_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB183_10;
	bra.uni 	LBB183_1;
LBB183_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB183_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB183_11;
	bra.uni 	LBB183_2;
LBB183_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB183_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB183_12;
	bra.uni 	LBB183_3;
LBB183_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB183_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB183_13;
	bra.uni 	LBB183_4;
LBB183_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB183_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB183_14;
	bra.uni 	LBB183_5;
LBB183_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB183_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB183_15;
	bra.uni 	LBB183_6;
LBB183_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB183_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB183_16;
	bra.uni 	LBB183_7;
LBB183_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB183_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_0109;
	@%p9 bra 	LBB183_17;
	bra.uni 	LBB183_8;
LBB183_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB183_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB183_18;
	bra.uni 	LBB183_9;
LBB183_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB183_9;
	ld.param.u64 	%rd7, [fusion_1010_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB183_9:
	ret;

}
	// .globl	fusion_1009
.visible .entry fusion_1009(
	.param .u64 fusion_1009_param_0,
	.param .u64 fusion_1009_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_1009_param_0];
	ld.param.u64 	%rd2, [fusion_1009_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_1008
.visible .entry fusion_1008(
	.param .u64 fusion_1008_param_0,
	.param .u64 fusion_1008_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot185[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot185;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_1008_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB185_11;
	bra.uni 	LBB185_1;
LBB185_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB185_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB185_12;
	bra.uni 	LBB185_2;
LBB185_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB185_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB185_13;
	bra.uni 	LBB185_3;
LBB185_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB185_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB185_14;
	bra.uni 	LBB185_4;
LBB185_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB185_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB185_15;
	bra.uni 	LBB185_5;
LBB185_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB185_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB185_16;
	bra.uni 	LBB185_6;
LBB185_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB185_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB185_17;
	bra.uni 	LBB185_7;
LBB185_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB185_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB185_18;
	bra.uni 	LBB185_8;
LBB185_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB185_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0110;
	@%p10 bra 	LBB185_19;
	bra.uni 	LBB185_9;
LBB185_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB185_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB185_20;
	bra.uni 	LBB185_10;
LBB185_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB185_10;
	ld.param.u64 	%rd9, [fusion_1008_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB185_10:
	ret;

}
	// .globl	fusion_1006
.visible .entry fusion_1006(
	.param .u64 fusion_1006_param_0,
	.param .u64 fusion_1006_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot186[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot186;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1006_param_0];
	ld.param.u64 	%rd9, [fusion_1006_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB186_11;
	bra.uni 	LBB186_1;
LBB186_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB186_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB186_12;
	bra.uni 	LBB186_2;
LBB186_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB186_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB186_13;
	bra.uni 	LBB186_3;
LBB186_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB186_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB186_14;
	bra.uni 	LBB186_4;
LBB186_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB186_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB186_15;
	bra.uni 	LBB186_5;
LBB186_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB186_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB186_16;
	bra.uni 	LBB186_6;
LBB186_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB186_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB186_17;
	bra.uni 	LBB186_7;
LBB186_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB186_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB186_18;
	bra.uni 	LBB186_8;
LBB186_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB186_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0111;
	@%p10 bra 	LBB186_19;
	bra.uni 	LBB186_9;
LBB186_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB186_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB186_20;
	bra.uni 	LBB186_10;
LBB186_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB186_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB186_10:
	ret;

}
	// .globl	fusion_1005
.visible .entry fusion_1005(
	.param .u64 fusion_1005_param_0,
	.param .u64 fusion_1005_param_1,
	.param .u64 fusion_1005_param_2,
	.param .u64 fusion_1005_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_1005_param_0];
	ld.param.u64 	%rd2, [fusion_1005_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_1005_param_1];
	ld.param.u64 	%rd5, [fusion_1005_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_1004
.visible .entry fusion_1004(
	.param .u64 fusion_1004_param_0,
	.param .u64 fusion_1004_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_1004_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0112;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB188_2;
	bra.uni 	LBB188_1;
LBB188_2:
	ld.param.u64 	%rd3, [fusion_1004_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB188_1:
	ret;

}
	// .globl	fusion_1251
.visible .entry fusion_1251(
	.param .u64 fusion_1251_param_0,
	.param .u64 fusion_1251_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot189[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot189;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1251_param_0];
	ld.param.u64 	%rd6, [fusion_1251_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0113;
	@%p1 bra 	LBB189_3;
	bra.uni 	LBB189_1;
LBB189_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB189_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB189_4;
	bra.uni 	LBB189_2;
LBB189_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB189_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB189_2:
	ret;

}
	// .globl	fusion_1001
.visible .entry fusion_1001(
	.param .u64 fusion_1001_param_0,
	.param .u64 fusion_1001_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_1001_param_0];
	ld.param.u64 	%rd2, [fusion_1001_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10369
.visible .entry add_10369(
	.param .u64 add_10369_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_10369_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB191_1;
LBB191_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB191_4;
LBB191_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB191_2;
	bra.uni 	LBB191_3;
LBB191_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB191_3;
LBB191_4:
	ret;

}
	// .globl	fusion_1000
.visible .entry fusion_1000(
	.param .u64 fusion_1000_param_0,
	.param .u64 fusion_1000_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot192[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot192;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_1000_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB192_9;
	bra.uni 	LBB192_1;
LBB192_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB192_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB192_10;
	bra.uni 	LBB192_2;
LBB192_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB192_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB192_11;
	bra.uni 	LBB192_3;
LBB192_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB192_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB192_12;
	bra.uni 	LBB192_4;
LBB192_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB192_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB192_13;
	bra.uni 	LBB192_5;
LBB192_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB192_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB192_14;
	bra.uni 	LBB192_6;
LBB192_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB192_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_0114;
	@%p8 bra 	LBB192_15;
	bra.uni 	LBB192_7;
LBB192_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB192_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB192_16;
	bra.uni 	LBB192_8;
LBB192_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB192_8;
	ld.param.u64 	%rd7, [fusion_1000_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB192_8:
	ret;

}
	// .globl	fusion_998
.visible .entry fusion_998(
	.param .u64 fusion_998_param_0,
	.param .u64 fusion_998_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot193[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot193;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_998_param_0];
	ld.param.u64 	%rd9, [fusion_998_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB193_9;
	bra.uni 	LBB193_1;
LBB193_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB193_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB193_10;
	bra.uni 	LBB193_2;
LBB193_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB193_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB193_11;
	bra.uni 	LBB193_3;
LBB193_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB193_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB193_12;
	bra.uni 	LBB193_4;
LBB193_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB193_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB193_13;
	bra.uni 	LBB193_5;
LBB193_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB193_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB193_14;
	bra.uni 	LBB193_6;
LBB193_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB193_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_0115;
	@%p8 bra 	LBB193_15;
	bra.uni 	LBB193_7;
LBB193_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB193_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB193_16;
	bra.uni 	LBB193_8;
LBB193_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB193_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB193_8:
	ret;

}
	// .globl	fusion_997
.visible .entry fusion_997(
	.param .u64 fusion_997_param_0,
	.param .u64 fusion_997_param_1,
	.param .u64 fusion_997_param_2,
	.param .u64 fusion_997_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_997_param_0];
	ld.param.u64 	%rd2, [fusion_997_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_997_param_1];
	ld.param.u64 	%rd5, [fusion_997_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_996
.visible .entry fusion_996(
	.param .u64 fusion_996_param_0,
	.param .u64 fusion_996_param_1,
	.param .u64 fusion_996_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_996_param_0];
	ld.param.u64 	%rd6, [fusion_996_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB195_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB195_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0116;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB195_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB195_4:
	ret;

}
	// .globl	fusion_1252
.visible .entry fusion_1252(
	.param .u64 fusion_1252_param_0,
	.param .u64 fusion_1252_param_1,
	.param .u64 fusion_1252_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot196[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot196;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1252_param_0];
	ld.param.u64 	%rd8, [fusion_1252_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0117;
	@%p1 bra 	LBB196_3;
	bra.uni 	LBB196_1;
LBB196_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB196_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB196_4;
	bra.uni 	LBB196_2;
LBB196_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB196_2;
	ld.param.u64 	%rd6, [fusion_1252_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB196_2:
	ret;

}
	// .globl	fusion_993
.visible .entry fusion_993(
	.param .u64 fusion_993_param_0,
	.param .u64 fusion_993_param_1,
	.param .u64 fusion_993_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_993_param_0];
	ld.param.u64 	%rd2, [fusion_993_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_993_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_992
.visible .entry fusion_992(
	.param .u64 fusion_992_param_0,
	.param .u64 fusion_992_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot198[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot198;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_992_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB198_11;
	bra.uni 	LBB198_1;
LBB198_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB198_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB198_12;
	bra.uni 	LBB198_2;
LBB198_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB198_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB198_13;
	bra.uni 	LBB198_3;
LBB198_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB198_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB198_14;
	bra.uni 	LBB198_4;
LBB198_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB198_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB198_15;
	bra.uni 	LBB198_5;
LBB198_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB198_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB198_16;
	bra.uni 	LBB198_6;
LBB198_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB198_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB198_17;
	bra.uni 	LBB198_7;
LBB198_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB198_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB198_18;
	bra.uni 	LBB198_8;
LBB198_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB198_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0118;
	@%p10 bra 	LBB198_19;
	bra.uni 	LBB198_9;
LBB198_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB198_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB198_20;
	bra.uni 	LBB198_10;
LBB198_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB198_10;
	ld.param.u64 	%rd9, [fusion_992_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB198_10:
	ret;

}
	// .globl	fusion_990
.visible .entry fusion_990(
	.param .u64 fusion_990_param_0,
	.param .u64 fusion_990_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot199[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot199;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_990_param_0];
	ld.param.u64 	%rd9, [fusion_990_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB199_11;
	bra.uni 	LBB199_1;
LBB199_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB199_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB199_12;
	bra.uni 	LBB199_2;
LBB199_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB199_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB199_13;
	bra.uni 	LBB199_3;
LBB199_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB199_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB199_14;
	bra.uni 	LBB199_4;
LBB199_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB199_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB199_15;
	bra.uni 	LBB199_5;
LBB199_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB199_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB199_16;
	bra.uni 	LBB199_6;
LBB199_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB199_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB199_17;
	bra.uni 	LBB199_7;
LBB199_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB199_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB199_18;
	bra.uni 	LBB199_8;
LBB199_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB199_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_0119;
	@%p10 bra 	LBB199_19;
	bra.uni 	LBB199_9;
LBB199_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB199_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB199_20;
	bra.uni 	LBB199_10;
LBB199_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB199_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB199_10:
	ret;

}
	// .globl	fusion_989
.visible .entry fusion_989(
	.param .u64 fusion_989_param_0,
	.param .u64 fusion_989_param_1,
	.param .u64 fusion_989_param_2,
	.param .u64 fusion_989_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_989_param_0];
	ld.param.u64 	%rd9, [fusion_989_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_989_param_1];
	ld.param.u64 	%rd11, [fusion_989_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB200_5;
	bra.uni 	LBB200_1;
LBB200_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB200_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB200_6;
	bra.uni 	LBB200_2;
LBB200_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB200_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB200_7;
	bra.uni 	LBB200_3;
LBB200_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB200_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB200_8;
	bra.uni 	LBB200_4;
LBB200_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB200_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_988
.visible .entry fusion_988(
	.param .u64 fusion_988_param_0,
	.param .u64 fusion_988_param_1,
	.param .u64 fusion_988_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_988_param_0];
	ld.param.u64 	%rd6, [fusion_988_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB201_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB201_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0120;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB201_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB201_4:
	ret;

}
	// .globl	fusion_987
.visible .entry fusion_987(
	.param .u64 fusion_987_param_0,
	.param .u64 fusion_987_param_1,
	.param .u64 fusion_987_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_987_param_0];
	ld.param.u64 	%rd2, [fusion_987_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_987_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_986
.visible .entry fusion_986(
	.param .u64 fusion_986_param_0,
	.param .u64 fusion_986_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot203[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot203;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_986_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB203_10;
	bra.uni 	LBB203_1;
LBB203_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB203_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB203_11;
	bra.uni 	LBB203_2;
LBB203_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB203_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB203_12;
	bra.uni 	LBB203_3;
LBB203_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB203_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB203_13;
	bra.uni 	LBB203_4;
LBB203_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB203_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB203_14;
	bra.uni 	LBB203_5;
LBB203_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB203_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB203_15;
	bra.uni 	LBB203_6;
LBB203_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB203_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB203_16;
	bra.uni 	LBB203_7;
LBB203_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB203_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_0121;
	@%p9 bra 	LBB203_17;
	bra.uni 	LBB203_8;
LBB203_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB203_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB203_18;
	bra.uni 	LBB203_9;
LBB203_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB203_9;
	ld.param.u64 	%rd7, [fusion_986_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB203_9:
	ret;

}
	// .globl	fusion_985
.visible .entry fusion_985(
	.param .u64 fusion_985_param_0,
	.param .u64 fusion_985_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_985_param_0];
	ld.param.u64 	%rd2, [fusion_985_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_984
.visible .entry fusion_984(
	.param .u64 fusion_984_param_0,
	.param .u64 fusion_984_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot205[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot205;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_984_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB205_11;
	bra.uni 	LBB205_1;
LBB205_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB205_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB205_12;
	bra.uni 	LBB205_2;
LBB205_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB205_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB205_13;
	bra.uni 	LBB205_3;
LBB205_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB205_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB205_14;
	bra.uni 	LBB205_4;
LBB205_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB205_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB205_15;
	bra.uni 	LBB205_5;
LBB205_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB205_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB205_16;
	bra.uni 	LBB205_6;
LBB205_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB205_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB205_17;
	bra.uni 	LBB205_7;
LBB205_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB205_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB205_18;
	bra.uni 	LBB205_8;
LBB205_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB205_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0122;
	@%p10 bra 	LBB205_19;
	bra.uni 	LBB205_9;
LBB205_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB205_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB205_20;
	bra.uni 	LBB205_10;
LBB205_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB205_10;
	ld.param.u64 	%rd9, [fusion_984_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB205_10:
	ret;

}
	// .globl	fusion_982
.visible .entry fusion_982(
	.param .u64 fusion_982_param_0,
	.param .u64 fusion_982_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot206[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot206;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_982_param_0];
	ld.param.u64 	%rd9, [fusion_982_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB206_11;
	bra.uni 	LBB206_1;
LBB206_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB206_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB206_12;
	bra.uni 	LBB206_2;
LBB206_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB206_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB206_13;
	bra.uni 	LBB206_3;
LBB206_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB206_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB206_14;
	bra.uni 	LBB206_4;
LBB206_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB206_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB206_15;
	bra.uni 	LBB206_5;
LBB206_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB206_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB206_16;
	bra.uni 	LBB206_6;
LBB206_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB206_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB206_17;
	bra.uni 	LBB206_7;
LBB206_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB206_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB206_18;
	bra.uni 	LBB206_8;
LBB206_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB206_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0123;
	@%p10 bra 	LBB206_19;
	bra.uni 	LBB206_9;
LBB206_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB206_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB206_20;
	bra.uni 	LBB206_10;
LBB206_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB206_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB206_10:
	ret;

}
	// .globl	fusion_981
.visible .entry fusion_981(
	.param .u64 fusion_981_param_0,
	.param .u64 fusion_981_param_1,
	.param .u64 fusion_981_param_2,
	.param .u64 fusion_981_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_981_param_0];
	ld.param.u64 	%rd2, [fusion_981_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_981_param_1];
	ld.param.u64 	%rd5, [fusion_981_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_980
.visible .entry fusion_980(
	.param .u64 fusion_980_param_0,
	.param .u64 fusion_980_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_980_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0124;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB208_2;
	bra.uni 	LBB208_1;
LBB208_2:
	ld.param.u64 	%rd3, [fusion_980_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB208_1:
	ret;

}
	// .globl	fusion_1253
.visible .entry fusion_1253(
	.param .u64 fusion_1253_param_0,
	.param .u64 fusion_1253_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot209[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot209;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1253_param_0];
	ld.param.u64 	%rd6, [fusion_1253_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0125;
	@%p1 bra 	LBB209_3;
	bra.uni 	LBB209_1;
LBB209_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB209_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB209_4;
	bra.uni 	LBB209_2;
LBB209_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB209_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB209_2:
	ret;

}
	// .globl	fusion_977
.visible .entry fusion_977(
	.param .u64 fusion_977_param_0,
	.param .u64 fusion_977_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_977_param_0];
	ld.param.u64 	%rd2, [fusion_977_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10573
.visible .entry add_10573(
	.param .u64 add_10573_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd4, [add_10573_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 9;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd6, %rd5;
	add.s64 	%rd8, %rd7, 36309004;
	mov.u32 	%r11, 163840;
	bra.uni 	LBB211_1;
LBB211_3:
	add.s32 	%r3, %r11, 327680;
	add.s32 	%r10, %r11, -163840;
	add.s64 	%rd8, %rd8, 1310720;
	setp.gt.u32 	%p2, %r10, 1277951;
	mov.u32 	%r11, %r3;
	@%p2 bra 	LBB211_4;
LBB211_1:
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8+-655372];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+-36309004];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+-655372], {%f9, %f10, %f11, %f12};
	add.s32 	%r9, %r1, %r11;
	setp.lt.u32 	%p1, %r9, 1605632;
	@%p1 bra 	LBB211_2;
	bra.uni 	LBB211_3;
LBB211_2:
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd8+-12];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd8+-35653644];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd8+-12], {%f21, %f22, %f23, %f24};
	bra.uni 	LBB211_3;
LBB211_4:
	ret;

}
	// .globl	fusion_976
.visible .entry fusion_976(
	.param .u64 fusion_976_param_0,
	.param .u64 fusion_976_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot212[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot212;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_976_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB212_9;
	bra.uni 	LBB212_1;
LBB212_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB212_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB212_10;
	bra.uni 	LBB212_2;
LBB212_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB212_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB212_11;
	bra.uni 	LBB212_3;
LBB212_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB212_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB212_12;
	bra.uni 	LBB212_4;
LBB212_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB212_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB212_13;
	bra.uni 	LBB212_5;
LBB212_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB212_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB212_14;
	bra.uni 	LBB212_6;
LBB212_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB212_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_0126;
	@%p8 bra 	LBB212_15;
	bra.uni 	LBB212_7;
LBB212_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB212_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB212_16;
	bra.uni 	LBB212_8;
LBB212_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB212_8;
	ld.param.u64 	%rd7, [fusion_976_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB212_8:
	ret;

}
	// .globl	fusion_974
.visible .entry fusion_974(
	.param .u64 fusion_974_param_0,
	.param .u64 fusion_974_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot213[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<61>;

	mov.u64 	%SPL, __local_depot213;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_974_param_0];
	ld.param.u64 	%rd9, [fusion_974_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35653632;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd13, %r8, 1321528399;
	shr.u64 	%rd14, %rd13, 34;
	cvt.u32.u64 	%r10, %rd14;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 46;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.nc.f32 	%f15, [%rd18];
	mul.wide.u32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f16, [%rd20];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd21, %r18, 1402438301;
	shr.u64 	%rd22, %rd21, 46;
	cvt.u32.u64 	%r19, %rd22;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd23, %r5;
	cvt.u64.u32 	%rd24, %r4;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd4, %rd12, %rd26;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd27, %r20, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB213_9;
	bra.uni 	LBB213_1;
LBB213_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd29, %r23, 1402438301;
	shr.u64 	%rd30, %rd29, 46;
	cvt.u32.u64 	%r24, %rd30;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd31, %r25, 4;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB213_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB213_10;
	bra.uni 	LBB213_2;
LBB213_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd33, %r28, 1402438301;
	shr.u64 	%rd34, %rd33, 46;
	cvt.u32.u64 	%r29, %rd34;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd1, %rd35;
	ld.global.nc.f32 	%f32, [%rd36];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB213_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB213_11;
	bra.uni 	LBB213_3;
LBB213_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 46;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd39, %r35, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f37, [%rd40];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB213_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB213_12;
	bra.uni 	LBB213_4;
LBB213_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd41, %r38, 1402438301;
	shr.u64 	%rd42, %rd41, 46;
	cvt.u32.u64 	%r39, %rd42;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd43, %r40, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB213_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB213_13;
	bra.uni 	LBB213_5;
LBB213_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd45, %r43, 1402438301;
	shr.u64 	%rd46, %rd45, 46;
	cvt.u32.u64 	%r44, %rd46;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd47, %r45, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.nc.f32 	%f47, [%rd48];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB213_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB213_14;
	bra.uni 	LBB213_6;
LBB213_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd49, %r48, 1402438301;
	shr.u64 	%rd50, %rd49, 46;
	cvt.u32.u64 	%r49, %rd50;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd51, %r50, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.nc.f32 	%f52, [%rd52];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB213_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd55, shared_cache_0127;
	@%p8 bra 	LBB213_15;
	bra.uni 	LBB213_7;
LBB213_15:
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd6, %rd55, %rd54;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB213_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB213_16;
	bra.uni 	LBB213_8;
LBB213_16:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd56, %r6, 4;
	add.s64 	%rd7, %rd55, %rd56;
	cvta.shared.u64 	%rd58, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd2], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd60, %rd58, %rd11, %p10;
	ld.f32 	%f65, [%rd60];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd60], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB213_8;
	add.s64 	%rd3, %rd10, 6422528;
	mul.wide.u32 	%rd53, %r2, 4;
	add.s64 	%rd5, %rd3, %rd53;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB213_8:
	ret;

}
	// .globl	fusion_973
.visible .entry fusion_973(
	.param .u64 fusion_973_param_0,
	.param .u64 fusion_973_param_1,
	.param .u64 fusion_973_param_2,
	.param .u64 fusion_973_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_973_param_0];
	ld.param.u64 	%rd2, [fusion_973_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_973_param_1];
	ld.param.u64 	%rd5, [fusion_973_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	shr.u64 	%rd11, %rd9, 46;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+35653632];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_972
.visible .entry fusion_972(
	.param .u64 fusion_972_param_0,
	.param .u64 fusion_972_param_1,
	.param .u64 fusion_972_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_972_param_0];
	ld.param.u64 	%rd6, [fusion_972_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB215_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB215_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0128;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB215_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB215_4:
	ret;

}
	// .globl	fusion_1254
.visible .entry fusion_1254(
	.param .u64 fusion_1254_param_0,
	.param .u64 fusion_1254_param_1,
	.param .u64 fusion_1254_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot216[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot216;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1254_param_0];
	ld.param.u64 	%rd8, [fusion_1254_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0129;
	@%p1 bra 	LBB216_3;
	bra.uni 	LBB216_1;
LBB216_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB216_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB216_4;
	bra.uni 	LBB216_2;
LBB216_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB216_2;
	ld.param.u64 	%rd6, [fusion_1254_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 6422528;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB216_2:
	ret;

}
	// .globl	fusion_969
.visible .entry fusion_969(
	.param .u64 fusion_969_param_0,
	.param .u64 fusion_969_param_1,
	.param .u64 fusion_969_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_969_param_0];
	ld.param.u64 	%rd2, [fusion_969_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_969_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+10623616], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_968
.visible .entry fusion_968(
	.param .u64 fusion_968_param_0,
	.param .u64 fusion_968_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot218[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot218;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_968_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB218_11;
	bra.uni 	LBB218_1;
LBB218_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB218_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB218_12;
	bra.uni 	LBB218_2;
LBB218_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB218_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB218_13;
	bra.uni 	LBB218_3;
LBB218_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB218_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB218_14;
	bra.uni 	LBB218_4;
LBB218_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB218_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB218_15;
	bra.uni 	LBB218_5;
LBB218_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB218_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB218_16;
	bra.uni 	LBB218_6;
LBB218_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB218_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB218_17;
	bra.uni 	LBB218_7;
LBB218_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB218_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB218_18;
	bra.uni 	LBB218_8;
LBB218_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB218_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0130;
	@%p10 bra 	LBB218_19;
	bra.uni 	LBB218_9;
LBB218_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB218_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB218_20;
	bra.uni 	LBB218_10;
LBB218_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB218_10;
	ld.param.u64 	%rd9, [fusion_968_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB218_10:
	ret;

}
	// .globl	fusion_966
.visible .entry fusion_966(
	.param .u64 fusion_966_param_0,
	.param .u64 fusion_966_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot219[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot219;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_966_param_0];
	ld.param.u64 	%rd9, [fusion_966_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 14817920;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB219_11;
	bra.uni 	LBB219_1;
LBB219_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB219_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB219_12;
	bra.uni 	LBB219_2;
LBB219_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB219_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB219_13;
	bra.uni 	LBB219_3;
LBB219_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd4, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB219_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB219_14;
	bra.uni 	LBB219_4;
LBB219_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd4, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB219_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB219_15;
	bra.uni 	LBB219_5;
LBB219_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd4, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB219_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB219_16;
	bra.uni 	LBB219_6;
LBB219_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd4, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB219_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB219_17;
	bra.uni 	LBB219_7;
LBB219_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd4, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB219_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB219_18;
	bra.uni 	LBB219_8;
LBB219_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd4, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB219_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_0131;
	@%p10 bra 	LBB219_19;
	bra.uni 	LBB219_9;
LBB219_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB219_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB219_20;
	bra.uni 	LBB219_10;
LBB219_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB219_10;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd1, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB219_10:
	ret;

}
	// .globl	fusion_965
.visible .entry fusion_965(
	.param .u64 fusion_965_param_0,
	.param .u64 fusion_965_param_1,
	.param .u64 fusion_965_param_2,
	.param .u64 fusion_965_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_965_param_0];
	ld.param.u64 	%rd9, [fusion_965_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_965_param_1];
	ld.param.u64 	%rd11, [fusion_965_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 42076160;
	add.s64 	%rd6, %rd1, 14817920;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 4, 5;
	and.b32  	%r54, %r2, 511;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB220_5;
	bra.uni 	LBB220_1;
LBB220_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB220_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB220_6;
	bra.uni 	LBB220_2;
LBB220_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB220_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB220_7;
	bra.uni 	LBB220_3;
LBB220_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB220_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB220_8;
	bra.uni 	LBB220_4;
LBB220_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB220_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_964
.visible .entry fusion_964(
	.param .u64 fusion_964_param_0,
	.param .u64 fusion_964_param_1,
	.param .u64 fusion_964_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_964_param_0];
	ld.param.u64 	%rd6, [fusion_964_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB221_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB221_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0132;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB221_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB221_4:
	ret;

}
	// .globl	fusion_963
.visible .entry fusion_963(
	.param .u64 fusion_963_param_0,
	.param .u64 fusion_963_param_1,
	.param .u64 fusion_963_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_963_param_0];
	ld.param.u64 	%rd2, [fusion_963_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_963_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26216448], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_962
.visible .entry fusion_962(
	.param .u64 fusion_962_param_0,
	.param .u64 fusion_962_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot223[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<62>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot223;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_962_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 26216448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 512, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 4608;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f17, [%rd13];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f55, %f18, 0f00000000;
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p2, %r12, %r3;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	@%p2 bra 	LBB223_10;
	bra.uni 	LBB223_1;
LBB223_10:
	ld.global.nc.f32 	%f19, [%rd3+2048];
	mul.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f55, %f55, %f20;
LBB223_1:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB223_11;
	bra.uni 	LBB223_2;
LBB223_11:
	ld.global.nc.f32 	%f21, [%rd3+4096];
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f55, %f55, %f22;
LBB223_2:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB223_12;
	bra.uni 	LBB223_3;
LBB223_12:
	ld.global.nc.f32 	%f23, [%rd3+6144];
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f55, %f55, %f24;
LBB223_3:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB223_13;
	bra.uni 	LBB223_4;
LBB223_13:
	ld.global.nc.f32 	%f25, [%rd3+8192];
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f55, %f55, %f26;
LBB223_4:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB223_14;
	bra.uni 	LBB223_5;
LBB223_14:
	ld.global.nc.f32 	%f27, [%rd3+10240];
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f55, %f55, %f28;
LBB223_5:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB223_15;
	bra.uni 	LBB223_6;
LBB223_15:
	ld.global.nc.f32 	%f29, [%rd3+12288];
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f55, %f55, %f30;
LBB223_6:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB223_16;
	bra.uni 	LBB223_7;
LBB223_16:
	ld.global.nc.f32 	%f31, [%rd3+14336];
	mul.rn.f32 	%f32, %f31, %f31;
	add.rn.f32 	%f55, %f55, %f32;
LBB223_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f33, %f55, 16, 31, -1;
	add.rn.f32 	%f34, %f55, %f33;
	shfl.sync.down.b32	%f35, %f34, 8, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 4, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 2, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd20, shared_cache_0133;
	@%p9 bra 	LBB223_17;
	bra.uni 	LBB223_8;
LBB223_17:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f9, %f40, %f41;
	st.shared.f32 	[%rd5], %f9;
LBB223_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB223_18;
	bra.uni 	LBB223_9;
LBB223_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p11;
	ld.f32 	%f42, [%rd25];
	shfl.sync.down.b32	%f43, %f42, 16, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 8, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 4, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 2, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 1, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	st.f32 	[%rd25], %f52;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB223_9;
	ld.param.u64 	%rd7, [fusion_962_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f53, [%rd6];
	atom.global.add.f32 	%f54, [%rd4], %f53;
LBB223_9:
	ret;

}
	// .globl	fusion_961
.visible .entry fusion_961(
	.param .u64 fusion_961_param_0,
	.param .u64 fusion_961_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_961_param_0];
	ld.param.u64 	%rd2, [fusion_961_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26216448];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26216448], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_960
.visible .entry fusion_960(
	.param .u64 fusion_960_param_0,
	.param .u64 fusion_960_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot225[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot225;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_960_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB225_11;
	bra.uni 	LBB225_1;
LBB225_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB225_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB225_12;
	bra.uni 	LBB225_2;
LBB225_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB225_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB225_13;
	bra.uni 	LBB225_3;
LBB225_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB225_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB225_14;
	bra.uni 	LBB225_4;
LBB225_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB225_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB225_15;
	bra.uni 	LBB225_5;
LBB225_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB225_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB225_16;
	bra.uni 	LBB225_6;
LBB225_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB225_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB225_17;
	bra.uni 	LBB225_7;
LBB225_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB225_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB225_18;
	bra.uni 	LBB225_8;
LBB225_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB225_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0134;
	@%p10 bra 	LBB225_19;
	bra.uni 	LBB225_9;
LBB225_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB225_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB225_20;
	bra.uni 	LBB225_10;
LBB225_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB225_10;
	ld.param.u64 	%rd9, [fusion_960_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB225_10:
	ret;

}
	// .globl	fusion_958
.visible .entry fusion_958(
	.param .u64 fusion_958_param_0,
	.param .u64 fusion_958_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot226[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot226;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_958_param_0];
	ld.param.u64 	%rd9, [fusion_958_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 43919360;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB226_11;
	bra.uni 	LBB226_1;
LBB226_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB226_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB226_12;
	bra.uni 	LBB226_2;
LBB226_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB226_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB226_13;
	bra.uni 	LBB226_3;
LBB226_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB226_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB226_14;
	bra.uni 	LBB226_4;
LBB226_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB226_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB226_15;
	bra.uni 	LBB226_5;
LBB226_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB226_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB226_16;
	bra.uni 	LBB226_6;
LBB226_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB226_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB226_17;
	bra.uni 	LBB226_7;
LBB226_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB226_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB226_18;
	bra.uni 	LBB226_8;
LBB226_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB226_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0135;
	@%p10 bra 	LBB226_19;
	bra.uni 	LBB226_9;
LBB226_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB226_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB226_20;
	bra.uni 	LBB226_10;
LBB226_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB226_10;
	add.s64 	%rd3, %rd10, 42076160;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB226_10:
	ret;

}
	// .globl	fusion_957
.visible .entry fusion_957(
	.param .u64 fusion_957_param_0,
	.param .u64 fusion_957_param_1,
	.param .u64 fusion_957_param_2,
	.param .u64 fusion_957_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_957_param_0];
	ld.param.u64 	%rd2, [fusion_957_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_957_param_1];
	ld.param.u64 	%rd5, [fusion_957_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+43919360];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+42076160];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+14824064], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_956
.visible .entry fusion_956(
	.param .u64 fusion_956_param_0,
	.param .u64 fusion_956_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_956_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0136;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB228_2;
	bra.uni 	LBB228_1;
LBB228_2:
	ld.param.u64 	%rd3, [fusion_956_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB228_1:
	ret;

}
	// .globl	fusion_1255
.visible .entry fusion_1255(
	.param .u64 fusion_1255_param_0,
	.param .u64 fusion_1255_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot229[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot229;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1255_param_0];
	ld.param.u64 	%rd6, [fusion_1255_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 8192;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0137;
	@%p1 bra 	LBB229_3;
	bra.uni 	LBB229_1;
LBB229_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB229_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB229_4;
	bra.uni 	LBB229_2;
LBB229_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB229_2;
	add.s64 	%rd2, %rd14, 8192;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB229_2:
	ret;

}
	// .globl	fusion_953
.visible .entry fusion_953(
	.param .u64 fusion_953_param_0,
	.param .u64 fusion_953_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_953_param_0];
	ld.param.u64 	%rd2, [fusion_953_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+8192];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+10629760], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_952
.visible .entry fusion_952(
	.param .u64 fusion_952_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_952_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+35653632];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+6422528], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_951
.visible .entry fusion_951(
	.param .u64 fusion_951_param_0,
	.param .u64 fusion_951_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot232[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<52>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot232;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_951_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r8, %rd13;
	mul.lo.s32 	%r9, %r8, 13;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 31;
	setp.eq.s32 	%p1, %r10, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 50176;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd14, %r14, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f15, [%rd15];
	add.rn.f32 	%f16, %f15, 0f00000000;
	cvt.u64.u32 	%rd16, %r13;
	cvt.u64.u32 	%rd17, %r12;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	ld.global.nc.f32 	%f17, [%rd3+2048];
	add.rn.f32 	%f46, %f16, %f17;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB232_9;
	bra.uni 	LBB232_1;
LBB232_9:
	ld.global.nc.f32 	%f18, [%rd3+4096];
	add.rn.f32 	%f46, %f46, %f18;
LBB232_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB232_10;
	bra.uni 	LBB232_2;
LBB232_10:
	ld.global.nc.f32 	%f19, [%rd3+6144];
	add.rn.f32 	%f46, %f46, %f19;
LBB232_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB232_11;
	bra.uni 	LBB232_3;
LBB232_11:
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f46, %f46, %f20;
LBB232_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB232_12;
	bra.uni 	LBB232_4;
LBB232_12:
	ld.global.nc.f32 	%f21, [%rd3+10240];
	add.rn.f32 	%f46, %f46, %f21;
LBB232_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB232_13;
	bra.uni 	LBB232_5;
LBB232_13:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f46, %f46, %f22;
LBB232_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB232_14;
	bra.uni 	LBB232_6;
LBB232_14:
	ld.global.nc.f32 	%f23, [%rd3+14336];
	add.rn.f32 	%f46, %f46, %f23;
LBB232_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f24, %f46, 16, 31, -1;
	add.rn.f32 	%f25, %f46, %f24;
	shfl.sync.down.b32	%f26, %f25, 8, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 4, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 2, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd22, shared_cache_0138;
	@%p8 bra 	LBB232_15;
	bra.uni 	LBB232_7;
LBB232_15:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f8, %f31, %f32;
	st.shared.f32 	[%rd5], %f8;
LBB232_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB232_16;
	bra.uni 	LBB232_8;
LBB232_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p10;
	ld.f32 	%f33, [%rd27];
	shfl.sync.down.b32	%f34, %f33, 16, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 8, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 4, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 2, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 1, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	st.f32 	[%rd27], %f43;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB232_8;
	ld.param.u64 	%rd7, [fusion_951_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f44, [%rd6];
	atom.global.add.f32 	%f45, [%rd4], %f44;
LBB232_8:
	ret;

}
	// .globl	fusion_949
.visible .entry fusion_949(
	.param .u64 fusion_949_param_0,
	.param .u64 fusion_949_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot233[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<60>;

	mov.u64 	%SPL, __local_depot233;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_949_param_0];
	ld.param.u64 	%rd9, [fusion_949_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 1321528399;
	shr.u64 	%rd13, %rd12, 34;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 13;
	sub.s32 	%r12, %r8, %r11;
	and.b32  	%r2, %r10, 31;
	setp.eq.s32 	%p1, %r12, 12;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r13, %r12, 12;
	or.b32  	%r4, %r13, %r1;
	mul.lo.s32 	%r5, %r2, 50176;
	add.s32 	%r14, %r4, %r5;
	mul.wide.u32 	%rd14, %r14, 1402438301;
	shr.u64 	%rd15, %rd14, 46;
	cvt.u32.u64 	%r15, %rd15;
	and.b32  	%r16, %r15, 31;
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f15, [%rd17];
	mul.wide.u32 	%rd18, %r16, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f16, [%rd19];
	mul.rn.f32 	%f17, %f16, 0f37A72F05;
	sub.rn.f32 	%f18, %f15, %f17;
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f20, %f19, 0f00000000;
	or.b32  	%r17, %r4, 512;
	add.s32 	%r18, %r17, %r5;
	mul.wide.u32 	%rd20, %r18, 1402438301;
	shr.u64 	%rd21, %rd20, 46;
	cvt.u32.u64 	%r19, %rd21;
	and.b32  	%r20, %r19, 31;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd23, %r4;
	add.s64 	%rd24, %rd23, %rd22;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd4, %rd11, %rd25;
	ld.global.nc.f32 	%f21, [%rd4+2048];
	mul.wide.u32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f22, [%rd27];
	mul.rn.f32 	%f23, %f22, 0f37A72F05;
	sub.rn.f32 	%f24, %f21, %f23;
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f78, %f20, %f25;
	or.b32  	%r21, %r1, 1024;
	setp.lt.u32 	%p2, %r21, %r3;
	@%p2 bra 	LBB233_9;
	bra.uni 	LBB233_1;
LBB233_9:
	or.b32  	%r22, %r4, 1024;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd28, %r23, 1402438301;
	shr.u64 	%rd29, %rd28, 46;
	cvt.u32.u64 	%r24, %rd29;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f26, [%rd4+4096];
	mul.wide.u32 	%rd30, %r25, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0fB7A72F05;
	add.rn.f32 	%f29, %f26, %f28;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f78, %f78, %f30;
LBB233_1:
	or.b32  	%r26, %r1, 1536;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB233_10;
	bra.uni 	LBB233_2;
LBB233_10:
	or.b32  	%r27, %r4, 1536;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd32, %r28, 1402438301;
	shr.u64 	%rd33, %rd32, 46;
	cvt.u32.u64 	%r29, %rd33;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f31, [%rd4+6144];
	mul.wide.u32 	%rd34, %r30, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f32, [%rd35];
	mul.rn.f32 	%f33, %f32, 0fB7A72F05;
	add.rn.f32 	%f34, %f31, %f33;
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f78, %f78, %f35;
LBB233_2:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB233_11;
	bra.uni 	LBB233_3;
LBB233_11:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd36, %r33, 1402438301;
	shr.u64 	%rd37, %rd36, 46;
	cvt.u32.u64 	%r34, %rd37;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f36, [%rd4+8192];
	mul.wide.u32 	%rd38, %r35, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f37, [%rd39];
	mul.rn.f32 	%f38, %f37, 0fB7A72F05;
	add.rn.f32 	%f39, %f36, %f38;
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f78, %f78, %f40;
LBB233_3:
	or.b32  	%r36, %r1, 2560;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB233_12;
	bra.uni 	LBB233_4;
LBB233_12:
	or.b32  	%r37, %r4, 2560;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd40, %r38, 1402438301;
	shr.u64 	%rd41, %rd40, 46;
	cvt.u32.u64 	%r39, %rd41;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f41, [%rd4+10240];
	mul.wide.u32 	%rd42, %r40, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f42, [%rd43];
	mul.rn.f32 	%f43, %f42, 0fB7A72F05;
	add.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f78, %f78, %f45;
LBB233_4:
	or.b32  	%r41, %r1, 3072;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB233_13;
	bra.uni 	LBB233_5;
LBB233_13:
	or.b32  	%r42, %r4, 3072;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 46;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f46, [%rd4+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f47, [%rd47];
	mul.rn.f32 	%f48, %f47, 0fB7A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f78, %f78, %f50;
LBB233_5:
	or.b32  	%r46, %r1, 3584;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB233_14;
	bra.uni 	LBB233_6;
LBB233_14:
	or.b32  	%r47, %r4, 3584;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd48, %r48, 1402438301;
	shr.u64 	%rd49, %rd48, 46;
	cvt.u32.u64 	%r49, %rd49;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.f32 	%f51, [%rd4+14336];
	mul.wide.u32 	%rd50, %r50, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f52, [%rd51];
	mul.rn.f32 	%f53, %f52, 0fB7A72F05;
	add.rn.f32 	%f54, %f51, %f53;
	mul.rn.f32 	%f55, %f54, %f54;
	add.rn.f32 	%f78, %f78, %f55;
LBB233_6:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f56, %f78, 16, 31, -1;
	add.rn.f32 	%f57, %f78, %f56;
	shfl.sync.down.b32	%f58, %f57, 8, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 4, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 2, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p8, %r6, 0;
	mov.u64 	%rd54, shared_cache_0139;
	@%p8 bra 	LBB233_15;
	bra.uni 	LBB233_7;
LBB233_15:
	mul.wide.u32 	%rd53, %r7, 4;
	add.s64 	%rd6, %rd54, %rd53;
	add.rn.f32 	%f8, %f63, %f64;
	st.shared.f32 	[%rd6], %f8;
LBB233_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r7, 0;
	@%p9 bra 	LBB233_16;
	bra.uni 	LBB233_8;
LBB233_16:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd55, %r6, 4;
	add.s64 	%rd7, %rd54, %rd55;
	cvta.shared.u64 	%rd57, %rd7;
	mov.u32 	%r51, 0;
	st.local.u32 	[%rd3], %r51;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd59, %rd57, %rd10, %p10;
	ld.f32 	%f65, [%rd59];
	shfl.sync.down.b32	%f66, %f65, 16, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 8, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 4, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 2, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	shfl.sync.down.b32	%f74, %f73, 1, 31, -1;
	add.rn.f32 	%f75, %f73, %f74;
	st.f32 	[%rd59], %f75;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB233_8;
	mul.wide.u32 	%rd52, %r2, 4;
	add.s64 	%rd5, %rd1, %rd52;
	ld.shared.f32 	%f76, [%rd7];
	atom.global.add.f32 	%f77, [%rd5], %f76;
LBB233_8:
	ret;

}
	// .globl	fusion_948
.visible .entry fusion_948(
	.param .u64 fusion_948_param_0,
	.param .u64 fusion_948_param_1,
	.param .u64 fusion_948_param_2,
	.param .u64 fusion_948_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_948_param_0];
	ld.param.u64 	%rd2, [fusion_948_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_948_param_1];
	ld.param.u64 	%rd5, [fusion_948_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 46;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+6422528];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f37A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f37A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33554432], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_947
.visible .entry fusion_947(
	.param .u64 fusion_947_param_0,
	.param .u64 fusion_947_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_947_param_0];
	ld.param.u64 	%rd6, [fusion_947_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 39976960;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB235_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 16384;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+524288];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+1048576];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+1572864];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+2097152];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+2621440];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+3145728];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+3670016];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB235_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0140;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB235_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB235_4:
	ret;

}
	// .globl	fusion_1256
.visible .entry fusion_1256(
	.param .u64 fusion_1256_param_0,
	.param .u64 fusion_1256_param_1
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot236[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot236;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1256_param_0];
	ld.param.u64 	%rd6, [fusion_1256_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+39976960];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+8388608];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+8404992];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+16777216];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+16793600];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+25165824];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+25182208];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0141;
	@%p1 bra 	LBB236_3;
	bra.uni 	LBB236_1;
LBB236_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB236_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB236_4;
	bra.uni 	LBB236_2;
LBB236_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB236_2;
	add.s64 	%rd2, %rd11, 39993344;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB236_2:
	ret;

}
	// .globl	fusion_944
.visible .entry fusion_944(
	.param .u64 fusion_944_param_0,
	.param .u64 fusion_944_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_944_param_0];
	ld.param.u64 	%rd2, [fusion_944_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+39993344];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 16384;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+39976960];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 16384;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_943
.visible .entry fusion_943(
	.param .u64 fusion_943_param_0,
	.param .u64 fusion_943_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_943_param_0];
	ld.param.u64 	%rd6, [fusion_943_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB238_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB238_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0142;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB238_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB238_4:
	ret;

}
	// .globl	fusion_1257
.visible .entry fusion_1257(
	.param .u64 fusion_1257_param_0,
	.param .u64 fusion_1257_param_1
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot239[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot239;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1257_param_0];
	ld.param.u64 	%rd6, [fusion_1257_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+2097152];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+2101248];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+4194304];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+4198400];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+6291456];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+6295552];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0143;
	@%p1 bra 	LBB239_3;
	bra.uni 	LBB239_1;
LBB239_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB239_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB239_4;
	bra.uni 	LBB239_2;
LBB239_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB239_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB239_2:
	ret;

}
	// .globl	fusion_940
.visible .entry fusion_940(
	.param .u64 fusion_940_param_0,
	.param .u64 fusion_940_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_940_param_0];
	ld.param.u64 	%rd2, [fusion_940_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+8397440], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_939
.visible .entry fusion_939(
	.param .u64 fusion_939_param_0,
	.param .u64 fusion_939_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot241[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot241;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_939_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 16786048;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB241_10;
	bra.uni 	LBB241_1;
LBB241_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB241_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB241_11;
	bra.uni 	LBB241_2;
LBB241_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB241_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB241_12;
	bra.uni 	LBB241_3;
LBB241_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB241_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB241_13;
	bra.uni 	LBB241_4;
LBB241_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB241_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB241_14;
	bra.uni 	LBB241_5;
LBB241_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB241_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB241_15;
	bra.uni 	LBB241_6;
LBB241_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB241_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB241_16;
	bra.uni 	LBB241_7;
LBB241_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB241_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0144;
	@%p9 bra 	LBB241_17;
	bra.uni 	LBB241_8;
LBB241_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB241_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB241_18;
	bra.uni 	LBB241_9;
LBB241_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB241_9;
	ld.param.u64 	%rd7, [fusion_939_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB241_9:
	ret;

}
	// .globl	fusion_937
.visible .entry fusion_937(
	.param .u64 fusion_937_param_0,
	.param .u64 fusion_937_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot242[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot242;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_937_param_0];
	ld.param.u64 	%rd9, [fusion_937_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 16786048;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB242_10;
	bra.uni 	LBB242_1;
LBB242_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB242_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB242_11;
	bra.uni 	LBB242_2;
LBB242_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB242_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB242_12;
	bra.uni 	LBB242_3;
LBB242_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB242_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB242_13;
	bra.uni 	LBB242_4;
LBB242_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB242_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB242_14;
	bra.uni 	LBB242_5;
LBB242_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB242_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB242_15;
	bra.uni 	LBB242_6;
LBB242_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB242_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB242_16;
	bra.uni 	LBB242_7;
LBB242_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB242_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0145;
	@%p9 bra 	LBB242_17;
	bra.uni 	LBB242_8;
LBB242_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB242_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB242_18;
	bra.uni 	LBB242_9;
LBB242_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB242_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB242_9:
	ret;

}
	// .globl	fusion_936
.visible .entry fusion_936(
	.param .u64 fusion_936_param_0,
	.param .u64 fusion_936_param_1,
	.param .u64 fusion_936_param_2,
	.param .u64 fusion_936_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_936_param_0];
	ld.param.u64 	%rd9, [fusion_936_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_936_param_1];
	ld.param.u64 	%rd11, [fusion_936_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 75502848;
	add.s64 	%rd6, %rd1, 16786048;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 5, 5;
	and.b32  	%r54, %r2, 1023;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB243_5;
	bra.uni 	LBB243_1;
LBB243_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd6, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f38272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd4, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd2, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f38272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB243_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB243_6;
	bra.uni 	LBB243_2;
LBB243_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd6, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f38272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd4, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd2, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f38272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB243_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB243_7;
	bra.uni 	LBB243_3;
LBB243_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd6, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd3, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f38272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd4, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd2, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f38272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB243_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB243_8;
	bra.uni 	LBB243_4;
LBB243_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd6, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd3, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd4, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd2, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f38272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB243_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_935
.visible .entry fusion_935(
	.param .u64 fusion_935_param_0,
	.param .u64 fusion_935_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_935_param_0];
	ld.param.u64 	%rd6, [fusion_935_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB244_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB244_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0146;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB244_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB244_4:
	ret;

}
	// .globl	fusion_934
.visible .entry fusion_934(
	.param .u64 fusion_934_param_0,
	.param .u64 fusion_934_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_934_param_0];
	ld.param.u64 	%rd2, [fusion_934_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+37754112], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_933
.visible .entry fusion_933(
	.param .u64 fusion_933_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot246[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot246;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_933_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 37754112;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB246_9;
	bra.uni 	LBB246_1;
LBB246_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB246_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB246_10;
	bra.uni 	LBB246_2;
LBB246_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB246_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB246_11;
	bra.uni 	LBB246_3;
LBB246_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB246_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB246_12;
	bra.uni 	LBB246_4;
LBB246_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB246_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB246_13;
	bra.uni 	LBB246_5;
LBB246_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB246_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB246_14;
	bra.uni 	LBB246_6;
LBB246_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB246_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0147;
	@%p8 bra 	LBB246_15;
	bra.uni 	LBB246_7;
LBB246_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB246_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB246_16;
	bra.uni 	LBB246_8;
LBB246_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB246_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB246_8:
	ret;

}
	// .globl	fusion_932
.visible .entry fusion_932(
	.param .u64 fusion_932_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_932_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+37754112];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+37754112], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_931
.visible .entry fusion_931(
	.param .u64 fusion_931_param_0,
	.param .u64 fusion_931_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot248[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot248;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_931_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 82400512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB248_7;
	bra.uni 	LBB248_1;
LBB248_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB248_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB248_8;
	bra.uni 	LBB248_2;
LBB248_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB248_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB248_9;
	bra.uni 	LBB248_3;
LBB248_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB248_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB248_10;
	bra.uni 	LBB248_4;
LBB248_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB248_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0148;
	@%p6 bra 	LBB248_11;
	bra.uni 	LBB248_5;
LBB248_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB248_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB248_12;
	bra.uni 	LBB248_6;
LBB248_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB248_6;
	ld.param.u64 	%rd7, [fusion_931_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB248_6:
	ret;

}
	// .globl	fusion_929
.visible .entry fusion_929(
	.param .u64 fusion_929_param_0,
	.param .u64 fusion_929_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot249[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot249;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_929_param_0];
	ld.param.u64 	%rd9, [fusion_929_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 82400512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB249_7;
	bra.uni 	LBB249_1;
LBB249_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB249_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB249_8;
	bra.uni 	LBB249_2;
LBB249_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB249_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB249_9;
	bra.uni 	LBB249_3;
LBB249_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB249_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB249_10;
	bra.uni 	LBB249_4;
LBB249_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB249_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0149;
	@%p6 bra 	LBB249_11;
	bra.uni 	LBB249_5;
LBB249_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB249_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB249_12;
	bra.uni 	LBB249_6;
LBB249_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB249_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB249_6:
	ret;

}
	// .globl	fusion_928
.visible .entry fusion_928(
	.param .u64 fusion_928_param_0,
	.param .u64 fusion_928_param_1,
	.param .u64 fusion_928_param_2,
	.param .u64 fusion_928_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_928_param_0];
	ld.param.u64 	%rd2, [fusion_928_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_928_param_1];
	ld.param.u64 	%rd5, [fusion_928_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+82400512];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_927
.visible .entry fusion_927(
	.param .u64 fusion_927_param_0,
	.param .u64 fusion_927_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_927_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0150;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB251_2;
	bra.uni 	LBB251_1;
LBB251_2:
	ld.param.u64 	%rd3, [fusion_927_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB251_1:
	ret;

}
	// .globl	fusion_1258
.visible .entry fusion_1258(
	.param .u64 fusion_1258_param_0,
	.param .u64 fusion_1258_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot252[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot252;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1258_param_0];
	ld.param.u64 	%rd6, [fusion_1258_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0151;
	@%p1 bra 	LBB252_3;
	bra.uni 	LBB252_1;
LBB252_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB252_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB252_4;
	bra.uni 	LBB252_2;
LBB252_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB252_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB252_2:
	ret;

}
	// .globl	fusion_924
.visible .entry fusion_924(
	.param .u64 fusion_924_param_0,
	.param .u64 fusion_924_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_924_param_0];
	ld.param.u64 	%rd2, [fusion_924_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_10982
.visible .entry add_10982(
	.param .u64 add_10982_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;

	ld.param.u64 	%rd4, [add_10982_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd6, %r5, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd7+79189248];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd7+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd7+142610432], {%f9, %f10, %f11, %f12};
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd7+79844608];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd7+34227456];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd7+143265792], {%f21, %f22, %f23, %f24};
	ld.global.nc.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd7+80499968];
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd7+34882816];
	add.rn.f32 	%f33, %f25, %f29;
	add.rn.f32 	%f34, %f26, %f30;
	add.rn.f32 	%f35, %f27, %f31;
	add.rn.f32 	%f36, %f28, %f32;
	st.global.v4.f32 	[%rd7+143921152], {%f33, %f34, %f35, %f36};
	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd7+81155328];
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd7+35538176];
	add.rn.f32 	%f45, %f37, %f41;
	add.rn.f32 	%f46, %f38, %f42;
	add.rn.f32 	%f47, %f39, %f43;
	add.rn.f32 	%f48, %f40, %f44;
	st.global.v4.f32 	[%rd7+144576512], {%f45, %f46, %f47, %f48};
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB254_2;
	add.s64 	%rd1, %rd7, 79189248;
	add.s64 	%rd2, %rd7, 33572096;
	add.s64 	%rd3, %rd7, 142610432;
	ld.global.nc.v4.f32 	{%f49, %f50, %f51, %f52}, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd2+2621440];
	add.rn.f32 	%f57, %f49, %f53;
	add.rn.f32 	%f58, %f50, %f54;
	add.rn.f32 	%f59, %f51, %f55;
	add.rn.f32 	%f60, %f52, %f56;
	st.global.v4.f32 	[%rd3+2621440], {%f57, %f58, %f59, %f60};
LBB254_2:
	ret;

}
	// .globl	fusion_923
.visible .entry fusion_923(
	.param .u64 fusion_923_param_0,
	.param .u64 fusion_923_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot255[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot255;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_923_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB255_10;
	bra.uni 	LBB255_1;
LBB255_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB255_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB255_11;
	bra.uni 	LBB255_2;
LBB255_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB255_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB255_12;
	bra.uni 	LBB255_3;
LBB255_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB255_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB255_13;
	bra.uni 	LBB255_4;
LBB255_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB255_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB255_14;
	bra.uni 	LBB255_5;
LBB255_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB255_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB255_15;
	bra.uni 	LBB255_6;
LBB255_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB255_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB255_16;
	bra.uni 	LBB255_7;
LBB255_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB255_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0152;
	@%p9 bra 	LBB255_17;
	bra.uni 	LBB255_8;
LBB255_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB255_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB255_18;
	bra.uni 	LBB255_9;
LBB255_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB255_9;
	ld.param.u64 	%rd7, [fusion_923_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB255_9:
	ret;

}
	// .globl	fusion_921
.visible .entry fusion_921(
	.param .u64 fusion_921_param_0,
	.param .u64 fusion_921_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot256[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot256;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_921_param_0];
	ld.param.u64 	%rd9, [fusion_921_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB256_10;
	bra.uni 	LBB256_1;
LBB256_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB256_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB256_11;
	bra.uni 	LBB256_2;
LBB256_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB256_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB256_12;
	bra.uni 	LBB256_3;
LBB256_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB256_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB256_13;
	bra.uni 	LBB256_4;
LBB256_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB256_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB256_14;
	bra.uni 	LBB256_5;
LBB256_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB256_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB256_15;
	bra.uni 	LBB256_6;
LBB256_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB256_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB256_16;
	bra.uni 	LBB256_7;
LBB256_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB256_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0153;
	@%p9 bra 	LBB256_17;
	bra.uni 	LBB256_8;
LBB256_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB256_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB256_18;
	bra.uni 	LBB256_9;
LBB256_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB256_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB256_9:
	ret;

}
	// .globl	fusion_920
.visible .entry fusion_920(
	.param .u64 fusion_920_param_0,
	.param .u64 fusion_920_param_1,
	.param .u64 fusion_920_param_2,
	.param .u64 fusion_920_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_920_param_0];
	ld.param.u64 	%rd2, [fusion_920_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_920_param_1];
	ld.param.u64 	%rd5, [fusion_920_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_919
.visible .entry fusion_919(
	.param .u64 fusion_919_param_0,
	.param .u64 fusion_919_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_919_param_0];
	ld.param.u64 	%rd6, [fusion_919_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB258_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB258_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0154;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB258_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB258_4:
	ret;

}
	// .globl	fusion_1259
.visible .entry fusion_1259(
	.param .u64 fusion_1259_param_0,
	.param .u64 fusion_1259_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot259[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot259;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1259_param_0];
	ld.param.u64 	%rd6, [fusion_1259_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0155;
	@%p1 bra 	LBB259_3;
	bra.uni 	LBB259_1;
LBB259_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB259_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB259_4;
	bra.uni 	LBB259_2;
LBB259_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB259_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB259_2:
	ret;

}
	// .globl	fusion_916
.visible .entry fusion_916(
	.param .u64 fusion_916_param_0,
	.param .u64 fusion_916_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_916_param_0];
	ld.param.u64 	%rd2, [fusion_916_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_915
.visible .entry fusion_915(
	.param .u64 fusion_915_param_0,
	.param .u64 fusion_915_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot261[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot261;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_915_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB261_7;
	bra.uni 	LBB261_1;
LBB261_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB261_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB261_8;
	bra.uni 	LBB261_2;
LBB261_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB261_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB261_9;
	bra.uni 	LBB261_3;
LBB261_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB261_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB261_10;
	bra.uni 	LBB261_4;
LBB261_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB261_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0156;
	@%p6 bra 	LBB261_11;
	bra.uni 	LBB261_5;
LBB261_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB261_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB261_12;
	bra.uni 	LBB261_6;
LBB261_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB261_6;
	ld.param.u64 	%rd7, [fusion_915_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB261_6:
	ret;

}
	// .globl	fusion_913
.visible .entry fusion_913(
	.param .u64 fusion_913_param_0,
	.param .u64 fusion_913_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot262[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot262;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_913_param_0];
	ld.param.u64 	%rd9, [fusion_913_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB262_7;
	bra.uni 	LBB262_1;
LBB262_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB262_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB262_8;
	bra.uni 	LBB262_2;
LBB262_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB262_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB262_9;
	bra.uni 	LBB262_3;
LBB262_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB262_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB262_10;
	bra.uni 	LBB262_4;
LBB262_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB262_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0157;
	@%p6 bra 	LBB262_11;
	bra.uni 	LBB262_5;
LBB262_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB262_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB262_12;
	bra.uni 	LBB262_6;
LBB262_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB262_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB262_6:
	ret;

}
	// .globl	fusion_912
.visible .entry fusion_912(
	.param .u64 fusion_912_param_0,
	.param .u64 fusion_912_param_1,
	.param .u64 fusion_912_param_2,
	.param .u64 fusion_912_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_912_param_0];
	ld.param.u64 	%rd9, [fusion_912_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_912_param_1];
	ld.param.u64 	%rd11, [fusion_912_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB263_11;
	bra.uni 	LBB263_3;
LBB263_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB263_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB263_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB263_12;
	bra.uni 	LBB263_5;
LBB263_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB263_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB263_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB263_13;
	bra.uni 	LBB263_7;
LBB263_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB263_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB263_10;
	@%p11 bra 	LBB263_10;
	@%p12 bra 	LBB263_14;
	bra.uni 	LBB263_10;
LBB263_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB263_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_911
.visible .entry fusion_911(
	.param .u64 fusion_911_param_0,
	.param .u64 fusion_911_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_911_param_0];
	ld.param.u64 	%rd6, [fusion_911_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB264_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB264_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0158;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB264_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB264_4:
	ret;

}
	// .globl	fusion_910
.visible .entry fusion_910(
	.param .u64 fusion_910_param_0,
	.param .u64 fusion_910_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_910_param_0];
	ld.param.u64 	%rd2, [fusion_910_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_909
.visible .entry fusion_909(
	.param .u64 fusion_909_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot266[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot266;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_909_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB266_9;
	bra.uni 	LBB266_1;
LBB266_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB266_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB266_10;
	bra.uni 	LBB266_2;
LBB266_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB266_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB266_11;
	bra.uni 	LBB266_3;
LBB266_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB266_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB266_12;
	bra.uni 	LBB266_4;
LBB266_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB266_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB266_13;
	bra.uni 	LBB266_5;
LBB266_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB266_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB266_14;
	bra.uni 	LBB266_6;
LBB266_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB266_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0159;
	@%p8 bra 	LBB266_15;
	bra.uni 	LBB266_7;
LBB266_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB266_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB266_16;
	bra.uni 	LBB266_8;
LBB266_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB266_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB266_8:
	ret;

}
	// .globl	fusion_908
.visible .entry fusion_908(
	.param .u64 fusion_908_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_908_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_907
.visible .entry fusion_907(
	.param .u64 fusion_907_param_0,
	.param .u64 fusion_907_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot268[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot268;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_907_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB268_7;
	bra.uni 	LBB268_1;
LBB268_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB268_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB268_8;
	bra.uni 	LBB268_2;
LBB268_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB268_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB268_9;
	bra.uni 	LBB268_3;
LBB268_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB268_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB268_10;
	bra.uni 	LBB268_4;
LBB268_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB268_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0160;
	@%p6 bra 	LBB268_11;
	bra.uni 	LBB268_5;
LBB268_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB268_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB268_12;
	bra.uni 	LBB268_6;
LBB268_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB268_6;
	ld.param.u64 	%rd7, [fusion_907_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB268_6:
	ret;

}
	// .globl	fusion_905
.visible .entry fusion_905(
	.param .u64 fusion_905_param_0,
	.param .u64 fusion_905_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot269[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot269;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_905_param_0];
	ld.param.u64 	%rd9, [fusion_905_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB269_7;
	bra.uni 	LBB269_1;
LBB269_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB269_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB269_8;
	bra.uni 	LBB269_2;
LBB269_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB269_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB269_9;
	bra.uni 	LBB269_3;
LBB269_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB269_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB269_10;
	bra.uni 	LBB269_4;
LBB269_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB269_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0161;
	@%p6 bra 	LBB269_11;
	bra.uni 	LBB269_5;
LBB269_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB269_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB269_12;
	bra.uni 	LBB269_6;
LBB269_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB269_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB269_6:
	ret;

}
	// .globl	fusion_904
.visible .entry fusion_904(
	.param .u64 fusion_904_param_0,
	.param .u64 fusion_904_param_1,
	.param .u64 fusion_904_param_2,
	.param .u64 fusion_904_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_904_param_0];
	ld.param.u64 	%rd2, [fusion_904_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_904_param_1];
	ld.param.u64 	%rd5, [fusion_904_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_903
.visible .entry fusion_903(
	.param .u64 fusion_903_param_0,
	.param .u64 fusion_903_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_903_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0162;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB271_2;
	bra.uni 	LBB271_1;
LBB271_2:
	ld.param.u64 	%rd3, [fusion_903_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB271_1:
	ret;

}
	// .globl	fusion_1260
.visible .entry fusion_1260(
	.param .u64 fusion_1260_param_0,
	.param .u64 fusion_1260_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot272[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot272;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1260_param_0];
	ld.param.u64 	%rd6, [fusion_1260_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0163;
	@%p1 bra 	LBB272_3;
	bra.uni 	LBB272_1;
LBB272_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB272_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB272_4;
	bra.uni 	LBB272_2;
LBB272_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB272_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB272_2:
	ret;

}
	// .globl	fusion_900
.visible .entry fusion_900(
	.param .u64 fusion_900_param_0,
	.param .u64 fusion_900_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_900_param_0];
	ld.param.u64 	%rd2, [fusion_900_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11186
.visible .entry add_11186(
	.param .u64 add_11186_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_11186_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB274_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB274_2:
	ret;

}
	// .globl	fusion_899
.visible .entry fusion_899(
	.param .u64 fusion_899_param_0,
	.param .u64 fusion_899_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot275[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot275;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_899_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB275_10;
	bra.uni 	LBB275_1;
LBB275_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB275_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB275_11;
	bra.uni 	LBB275_2;
LBB275_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB275_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB275_12;
	bra.uni 	LBB275_3;
LBB275_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB275_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB275_13;
	bra.uni 	LBB275_4;
LBB275_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB275_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB275_14;
	bra.uni 	LBB275_5;
LBB275_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB275_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB275_15;
	bra.uni 	LBB275_6;
LBB275_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB275_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB275_16;
	bra.uni 	LBB275_7;
LBB275_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB275_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0164;
	@%p9 bra 	LBB275_17;
	bra.uni 	LBB275_8;
LBB275_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB275_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB275_18;
	bra.uni 	LBB275_9;
LBB275_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB275_9;
	ld.param.u64 	%rd7, [fusion_899_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB275_9:
	ret;

}
	// .globl	fusion_897
.visible .entry fusion_897(
	.param .u64 fusion_897_param_0,
	.param .u64 fusion_897_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot276[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot276;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_897_param_0];
	ld.param.u64 	%rd9, [fusion_897_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB276_10;
	bra.uni 	LBB276_1;
LBB276_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB276_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB276_11;
	bra.uni 	LBB276_2;
LBB276_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB276_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB276_12;
	bra.uni 	LBB276_3;
LBB276_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB276_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB276_13;
	bra.uni 	LBB276_4;
LBB276_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB276_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB276_14;
	bra.uni 	LBB276_5;
LBB276_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB276_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB276_15;
	bra.uni 	LBB276_6;
LBB276_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB276_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB276_16;
	bra.uni 	LBB276_7;
LBB276_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB276_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0165;
	@%p9 bra 	LBB276_17;
	bra.uni 	LBB276_8;
LBB276_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB276_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB276_18;
	bra.uni 	LBB276_9;
LBB276_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB276_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB276_9:
	ret;

}
	// .globl	fusion_896
.visible .entry fusion_896(
	.param .u64 fusion_896_param_0,
	.param .u64 fusion_896_param_1,
	.param .u64 fusion_896_param_2,
	.param .u64 fusion_896_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_896_param_0];
	ld.param.u64 	%rd2, [fusion_896_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_896_param_1];
	ld.param.u64 	%rd5, [fusion_896_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_895
.visible .entry fusion_895(
	.param .u64 fusion_895_param_0,
	.param .u64 fusion_895_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_895_param_0];
	ld.param.u64 	%rd6, [fusion_895_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB278_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB278_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0166;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB278_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB278_4:
	ret;

}
	// .globl	fusion_1261
.visible .entry fusion_1261(
	.param .u64 fusion_1261_param_0,
	.param .u64 fusion_1261_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot279[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot279;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1261_param_0];
	ld.param.u64 	%rd6, [fusion_1261_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0167;
	@%p1 bra 	LBB279_3;
	bra.uni 	LBB279_1;
LBB279_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB279_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB279_4;
	bra.uni 	LBB279_2;
LBB279_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB279_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB279_2:
	ret;

}
	// .globl	fusion_892
.visible .entry fusion_892(
	.param .u64 fusion_892_param_0,
	.param .u64 fusion_892_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_892_param_0];
	ld.param.u64 	%rd2, [fusion_892_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_891
.visible .entry fusion_891(
	.param .u64 fusion_891_param_0,
	.param .u64 fusion_891_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot281[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot281;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_891_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB281_7;
	bra.uni 	LBB281_1;
LBB281_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB281_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB281_8;
	bra.uni 	LBB281_2;
LBB281_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB281_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB281_9;
	bra.uni 	LBB281_3;
LBB281_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB281_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB281_10;
	bra.uni 	LBB281_4;
LBB281_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB281_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0168;
	@%p6 bra 	LBB281_11;
	bra.uni 	LBB281_5;
LBB281_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB281_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB281_12;
	bra.uni 	LBB281_6;
LBB281_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB281_6;
	ld.param.u64 	%rd7, [fusion_891_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB281_6:
	ret;

}
	// .globl	fusion_889
.visible .entry fusion_889(
	.param .u64 fusion_889_param_0,
	.param .u64 fusion_889_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot282[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot282;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_889_param_0];
	ld.param.u64 	%rd9, [fusion_889_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB282_7;
	bra.uni 	LBB282_1;
LBB282_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB282_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB282_8;
	bra.uni 	LBB282_2;
LBB282_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB282_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB282_9;
	bra.uni 	LBB282_3;
LBB282_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB282_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB282_10;
	bra.uni 	LBB282_4;
LBB282_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB282_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0169;
	@%p6 bra 	LBB282_11;
	bra.uni 	LBB282_5;
LBB282_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB282_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB282_12;
	bra.uni 	LBB282_6;
LBB282_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB282_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB282_6:
	ret;

}
	// .globl	fusion_888
.visible .entry fusion_888(
	.param .u64 fusion_888_param_0,
	.param .u64 fusion_888_param_1,
	.param .u64 fusion_888_param_2,
	.param .u64 fusion_888_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_888_param_0];
	ld.param.u64 	%rd9, [fusion_888_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_888_param_1];
	ld.param.u64 	%rd11, [fusion_888_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB283_11;
	bra.uni 	LBB283_3;
LBB283_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB283_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB283_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB283_12;
	bra.uni 	LBB283_5;
LBB283_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB283_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB283_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB283_13;
	bra.uni 	LBB283_7;
LBB283_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB283_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB283_10;
	@%p11 bra 	LBB283_10;
	@%p12 bra 	LBB283_14;
	bra.uni 	LBB283_10;
LBB283_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB283_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_887
.visible .entry fusion_887(
	.param .u64 fusion_887_param_0,
	.param .u64 fusion_887_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_887_param_0];
	ld.param.u64 	%rd6, [fusion_887_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB284_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB284_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0170;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB284_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB284_4:
	ret;

}
	// .globl	fusion_886
.visible .entry fusion_886(
	.param .u64 fusion_886_param_0,
	.param .u64 fusion_886_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_886_param_0];
	ld.param.u64 	%rd2, [fusion_886_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_885
.visible .entry fusion_885(
	.param .u64 fusion_885_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot286[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot286;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_885_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB286_9;
	bra.uni 	LBB286_1;
LBB286_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB286_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB286_10;
	bra.uni 	LBB286_2;
LBB286_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB286_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB286_11;
	bra.uni 	LBB286_3;
LBB286_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB286_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB286_12;
	bra.uni 	LBB286_4;
LBB286_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB286_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB286_13;
	bra.uni 	LBB286_5;
LBB286_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB286_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB286_14;
	bra.uni 	LBB286_6;
LBB286_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB286_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0171;
	@%p8 bra 	LBB286_15;
	bra.uni 	LBB286_7;
LBB286_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB286_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB286_16;
	bra.uni 	LBB286_8;
LBB286_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB286_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB286_8:
	ret;

}
	// .globl	fusion_884
.visible .entry fusion_884(
	.param .u64 fusion_884_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_884_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_883
.visible .entry fusion_883(
	.param .u64 fusion_883_param_0,
	.param .u64 fusion_883_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot288[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot288;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_883_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB288_7;
	bra.uni 	LBB288_1;
LBB288_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB288_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB288_8;
	bra.uni 	LBB288_2;
LBB288_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB288_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB288_9;
	bra.uni 	LBB288_3;
LBB288_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB288_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB288_10;
	bra.uni 	LBB288_4;
LBB288_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB288_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0172;
	@%p6 bra 	LBB288_11;
	bra.uni 	LBB288_5;
LBB288_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB288_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB288_12;
	bra.uni 	LBB288_6;
LBB288_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB288_6;
	ld.param.u64 	%rd7, [fusion_883_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB288_6:
	ret;

}
	// .globl	fusion_881
.visible .entry fusion_881(
	.param .u64 fusion_881_param_0,
	.param .u64 fusion_881_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot289[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot289;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_881_param_0];
	ld.param.u64 	%rd9, [fusion_881_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB289_7;
	bra.uni 	LBB289_1;
LBB289_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB289_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB289_8;
	bra.uni 	LBB289_2;
LBB289_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB289_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB289_9;
	bra.uni 	LBB289_3;
LBB289_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB289_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB289_10;
	bra.uni 	LBB289_4;
LBB289_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB289_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0173;
	@%p6 bra 	LBB289_11;
	bra.uni 	LBB289_5;
LBB289_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB289_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB289_12;
	bra.uni 	LBB289_6;
LBB289_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB289_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB289_6:
	ret;

}
	// .globl	fusion_880
.visible .entry fusion_880(
	.param .u64 fusion_880_param_0,
	.param .u64 fusion_880_param_1,
	.param .u64 fusion_880_param_2,
	.param .u64 fusion_880_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_880_param_0];
	ld.param.u64 	%rd2, [fusion_880_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_880_param_1];
	ld.param.u64 	%rd5, [fusion_880_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_879
.visible .entry fusion_879(
	.param .u64 fusion_879_param_0,
	.param .u64 fusion_879_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_879_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0174;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB291_2;
	bra.uni 	LBB291_1;
LBB291_2:
	ld.param.u64 	%rd3, [fusion_879_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB291_1:
	ret;

}
	// .globl	fusion_1262
.visible .entry fusion_1262(
	.param .u64 fusion_1262_param_0,
	.param .u64 fusion_1262_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot292[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot292;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1262_param_0];
	ld.param.u64 	%rd6, [fusion_1262_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0175;
	@%p1 bra 	LBB292_3;
	bra.uni 	LBB292_1;
LBB292_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB292_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB292_4;
	bra.uni 	LBB292_2;
LBB292_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB292_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB292_2:
	ret;

}
	// .globl	fusion_876
.visible .entry fusion_876(
	.param .u64 fusion_876_param_0,
	.param .u64 fusion_876_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_876_param_0];
	ld.param.u64 	%rd2, [fusion_876_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11390
.visible .entry add_11390(
	.param .u64 add_11390_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_11390_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB294_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB294_2:
	ret;

}
	// .globl	fusion_875
.visible .entry fusion_875(
	.param .u64 fusion_875_param_0,
	.param .u64 fusion_875_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot295[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot295;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_875_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB295_10;
	bra.uni 	LBB295_1;
LBB295_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB295_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB295_11;
	bra.uni 	LBB295_2;
LBB295_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB295_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB295_12;
	bra.uni 	LBB295_3;
LBB295_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB295_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB295_13;
	bra.uni 	LBB295_4;
LBB295_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB295_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB295_14;
	bra.uni 	LBB295_5;
LBB295_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB295_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB295_15;
	bra.uni 	LBB295_6;
LBB295_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB295_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB295_16;
	bra.uni 	LBB295_7;
LBB295_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB295_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0176;
	@%p9 bra 	LBB295_17;
	bra.uni 	LBB295_8;
LBB295_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB295_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB295_18;
	bra.uni 	LBB295_9;
LBB295_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB295_9;
	ld.param.u64 	%rd7, [fusion_875_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB295_9:
	ret;

}
	// .globl	fusion_873
.visible .entry fusion_873(
	.param .u64 fusion_873_param_0,
	.param .u64 fusion_873_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot296[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot296;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_873_param_0];
	ld.param.u64 	%rd9, [fusion_873_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB296_10;
	bra.uni 	LBB296_1;
LBB296_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB296_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB296_11;
	bra.uni 	LBB296_2;
LBB296_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB296_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB296_12;
	bra.uni 	LBB296_3;
LBB296_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB296_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB296_13;
	bra.uni 	LBB296_4;
LBB296_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB296_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB296_14;
	bra.uni 	LBB296_5;
LBB296_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB296_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB296_15;
	bra.uni 	LBB296_6;
LBB296_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB296_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB296_16;
	bra.uni 	LBB296_7;
LBB296_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB296_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0177;
	@%p9 bra 	LBB296_17;
	bra.uni 	LBB296_8;
LBB296_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB296_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB296_18;
	bra.uni 	LBB296_9;
LBB296_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB296_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB296_9:
	ret;

}
	// .globl	fusion_872
.visible .entry fusion_872(
	.param .u64 fusion_872_param_0,
	.param .u64 fusion_872_param_1,
	.param .u64 fusion_872_param_2,
	.param .u64 fusion_872_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_872_param_0];
	ld.param.u64 	%rd2, [fusion_872_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_872_param_1];
	ld.param.u64 	%rd5, [fusion_872_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_871
.visible .entry fusion_871(
	.param .u64 fusion_871_param_0,
	.param .u64 fusion_871_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_871_param_0];
	ld.param.u64 	%rd6, [fusion_871_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB298_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB298_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0178;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB298_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB298_4:
	ret;

}
	// .globl	fusion_1263
.visible .entry fusion_1263(
	.param .u64 fusion_1263_param_0,
	.param .u64 fusion_1263_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot299[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot299;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1263_param_0];
	ld.param.u64 	%rd6, [fusion_1263_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0179;
	@%p1 bra 	LBB299_3;
	bra.uni 	LBB299_1;
LBB299_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB299_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB299_4;
	bra.uni 	LBB299_2;
LBB299_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB299_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB299_2:
	ret;

}
	// .globl	fusion_868
.visible .entry fusion_868(
	.param .u64 fusion_868_param_0,
	.param .u64 fusion_868_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_868_param_0];
	ld.param.u64 	%rd2, [fusion_868_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_867
.visible .entry fusion_867(
	.param .u64 fusion_867_param_0,
	.param .u64 fusion_867_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot301[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot301;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_867_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB301_7;
	bra.uni 	LBB301_1;
LBB301_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB301_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB301_8;
	bra.uni 	LBB301_2;
LBB301_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB301_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB301_9;
	bra.uni 	LBB301_3;
LBB301_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB301_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB301_10;
	bra.uni 	LBB301_4;
LBB301_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB301_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0180;
	@%p6 bra 	LBB301_11;
	bra.uni 	LBB301_5;
LBB301_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB301_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB301_12;
	bra.uni 	LBB301_6;
LBB301_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB301_6;
	ld.param.u64 	%rd7, [fusion_867_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB301_6:
	ret;

}
	// .globl	fusion_865
.visible .entry fusion_865(
	.param .u64 fusion_865_param_0,
	.param .u64 fusion_865_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot302[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot302;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_865_param_0];
	ld.param.u64 	%rd9, [fusion_865_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB302_7;
	bra.uni 	LBB302_1;
LBB302_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB302_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB302_8;
	bra.uni 	LBB302_2;
LBB302_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB302_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB302_9;
	bra.uni 	LBB302_3;
LBB302_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB302_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB302_10;
	bra.uni 	LBB302_4;
LBB302_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB302_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0181;
	@%p6 bra 	LBB302_11;
	bra.uni 	LBB302_5;
LBB302_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB302_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB302_12;
	bra.uni 	LBB302_6;
LBB302_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB302_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB302_6:
	ret;

}
	// .globl	fusion_864
.visible .entry fusion_864(
	.param .u64 fusion_864_param_0,
	.param .u64 fusion_864_param_1,
	.param .u64 fusion_864_param_2,
	.param .u64 fusion_864_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_864_param_0];
	ld.param.u64 	%rd9, [fusion_864_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_864_param_1];
	ld.param.u64 	%rd11, [fusion_864_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB303_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB303_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB303_11;
	bra.uni 	LBB303_3;
LBB303_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB303_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB303_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB303_12;
	bra.uni 	LBB303_5;
LBB303_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB303_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB303_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB303_13;
	bra.uni 	LBB303_7;
LBB303_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB303_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB303_10;
	@%p11 bra 	LBB303_10;
	@%p12 bra 	LBB303_14;
	bra.uni 	LBB303_10;
LBB303_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB303_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_863
.visible .entry fusion_863(
	.param .u64 fusion_863_param_0,
	.param .u64 fusion_863_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_863_param_0];
	ld.param.u64 	%rd6, [fusion_863_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB304_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB304_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0182;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB304_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB304_4:
	ret;

}
	// .globl	fusion_862
.visible .entry fusion_862(
	.param .u64 fusion_862_param_0,
	.param .u64 fusion_862_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_862_param_0];
	ld.param.u64 	%rd2, [fusion_862_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_861
.visible .entry fusion_861(
	.param .u64 fusion_861_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot306[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot306;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_861_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB306_9;
	bra.uni 	LBB306_1;
LBB306_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB306_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB306_10;
	bra.uni 	LBB306_2;
LBB306_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB306_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB306_11;
	bra.uni 	LBB306_3;
LBB306_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB306_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB306_12;
	bra.uni 	LBB306_4;
LBB306_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB306_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB306_13;
	bra.uni 	LBB306_5;
LBB306_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB306_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB306_14;
	bra.uni 	LBB306_6;
LBB306_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB306_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0183;
	@%p8 bra 	LBB306_15;
	bra.uni 	LBB306_7;
LBB306_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB306_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB306_16;
	bra.uni 	LBB306_8;
LBB306_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB306_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB306_8:
	ret;

}
	// .globl	fusion_860
.visible .entry fusion_860(
	.param .u64 fusion_860_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_860_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_859
.visible .entry fusion_859(
	.param .u64 fusion_859_param_0,
	.param .u64 fusion_859_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot308[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot308;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_859_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB308_7;
	bra.uni 	LBB308_1;
LBB308_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB308_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB308_8;
	bra.uni 	LBB308_2;
LBB308_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB308_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB308_9;
	bra.uni 	LBB308_3;
LBB308_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB308_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB308_10;
	bra.uni 	LBB308_4;
LBB308_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB308_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0184;
	@%p6 bra 	LBB308_11;
	bra.uni 	LBB308_5;
LBB308_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB308_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB308_12;
	bra.uni 	LBB308_6;
LBB308_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB308_6;
	ld.param.u64 	%rd7, [fusion_859_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB308_6:
	ret;

}
	// .globl	fusion_857
.visible .entry fusion_857(
	.param .u64 fusion_857_param_0,
	.param .u64 fusion_857_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot309[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot309;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_857_param_0];
	ld.param.u64 	%rd9, [fusion_857_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB309_7;
	bra.uni 	LBB309_1;
LBB309_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB309_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB309_8;
	bra.uni 	LBB309_2;
LBB309_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB309_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB309_9;
	bra.uni 	LBB309_3;
LBB309_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB309_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB309_10;
	bra.uni 	LBB309_4;
LBB309_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB309_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0185;
	@%p6 bra 	LBB309_11;
	bra.uni 	LBB309_5;
LBB309_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB309_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB309_12;
	bra.uni 	LBB309_6;
LBB309_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB309_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB309_6:
	ret;

}
	// .globl	fusion_856
.visible .entry fusion_856(
	.param .u64 fusion_856_param_0,
	.param .u64 fusion_856_param_1,
	.param .u64 fusion_856_param_2,
	.param .u64 fusion_856_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_856_param_0];
	ld.param.u64 	%rd2, [fusion_856_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_856_param_1];
	ld.param.u64 	%rd5, [fusion_856_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_855
.visible .entry fusion_855(
	.param .u64 fusion_855_param_0,
	.param .u64 fusion_855_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_855_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0186;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB311_2;
	bra.uni 	LBB311_1;
LBB311_2:
	ld.param.u64 	%rd3, [fusion_855_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB311_1:
	ret;

}
	// .globl	fusion_1264
.visible .entry fusion_1264(
	.param .u64 fusion_1264_param_0,
	.param .u64 fusion_1264_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot312[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot312;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1264_param_0];
	ld.param.u64 	%rd6, [fusion_1264_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0187;
	@%p1 bra 	LBB312_3;
	bra.uni 	LBB312_1;
LBB312_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB312_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB312_4;
	bra.uni 	LBB312_2;
LBB312_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB312_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB312_2:
	ret;

}
	// .globl	fusion_852
.visible .entry fusion_852(
	.param .u64 fusion_852_param_0,
	.param .u64 fusion_852_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_852_param_0];
	ld.param.u64 	%rd2, [fusion_852_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11594
.visible .entry add_11594(
	.param .u64 add_11594_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_11594_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB314_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB314_2:
	ret;

}
	// .globl	fusion_851
.visible .entry fusion_851(
	.param .u64 fusion_851_param_0,
	.param .u64 fusion_851_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot315[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot315;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_851_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB315_10;
	bra.uni 	LBB315_1;
LBB315_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB315_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB315_11;
	bra.uni 	LBB315_2;
LBB315_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB315_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB315_12;
	bra.uni 	LBB315_3;
LBB315_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB315_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB315_13;
	bra.uni 	LBB315_4;
LBB315_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB315_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB315_14;
	bra.uni 	LBB315_5;
LBB315_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB315_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB315_15;
	bra.uni 	LBB315_6;
LBB315_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB315_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB315_16;
	bra.uni 	LBB315_7;
LBB315_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB315_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0188;
	@%p9 bra 	LBB315_17;
	bra.uni 	LBB315_8;
LBB315_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB315_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB315_18;
	bra.uni 	LBB315_9;
LBB315_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB315_9;
	ld.param.u64 	%rd7, [fusion_851_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB315_9:
	ret;

}
	// .globl	fusion_849
.visible .entry fusion_849(
	.param .u64 fusion_849_param_0,
	.param .u64 fusion_849_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot316[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot316;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_849_param_0];
	ld.param.u64 	%rd9, [fusion_849_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB316_10;
	bra.uni 	LBB316_1;
LBB316_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB316_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB316_11;
	bra.uni 	LBB316_2;
LBB316_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB316_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB316_12;
	bra.uni 	LBB316_3;
LBB316_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB316_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB316_13;
	bra.uni 	LBB316_4;
LBB316_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB316_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB316_14;
	bra.uni 	LBB316_5;
LBB316_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB316_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB316_15;
	bra.uni 	LBB316_6;
LBB316_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB316_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB316_16;
	bra.uni 	LBB316_7;
LBB316_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB316_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0189;
	@%p9 bra 	LBB316_17;
	bra.uni 	LBB316_8;
LBB316_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB316_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB316_18;
	bra.uni 	LBB316_9;
LBB316_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB316_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB316_9:
	ret;

}
	// .globl	fusion_848
.visible .entry fusion_848(
	.param .u64 fusion_848_param_0,
	.param .u64 fusion_848_param_1,
	.param .u64 fusion_848_param_2,
	.param .u64 fusion_848_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_848_param_0];
	ld.param.u64 	%rd2, [fusion_848_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_848_param_1];
	ld.param.u64 	%rd5, [fusion_848_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_847
.visible .entry fusion_847(
	.param .u64 fusion_847_param_0,
	.param .u64 fusion_847_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_847_param_0];
	ld.param.u64 	%rd6, [fusion_847_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB318_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB318_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0190;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB318_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB318_4:
	ret;

}
	// .globl	fusion_1265
.visible .entry fusion_1265(
	.param .u64 fusion_1265_param_0,
	.param .u64 fusion_1265_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot319[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot319;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1265_param_0];
	ld.param.u64 	%rd6, [fusion_1265_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0191;
	@%p1 bra 	LBB319_3;
	bra.uni 	LBB319_1;
LBB319_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB319_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB319_4;
	bra.uni 	LBB319_2;
LBB319_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB319_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB319_2:
	ret;

}
	// .globl	fusion_844
.visible .entry fusion_844(
	.param .u64 fusion_844_param_0,
	.param .u64 fusion_844_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_844_param_0];
	ld.param.u64 	%rd2, [fusion_844_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_843
.visible .entry fusion_843(
	.param .u64 fusion_843_param_0,
	.param .u64 fusion_843_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot321[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot321;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_843_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB321_7;
	bra.uni 	LBB321_1;
LBB321_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB321_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB321_8;
	bra.uni 	LBB321_2;
LBB321_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB321_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB321_9;
	bra.uni 	LBB321_3;
LBB321_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB321_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB321_10;
	bra.uni 	LBB321_4;
LBB321_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB321_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0192;
	@%p6 bra 	LBB321_11;
	bra.uni 	LBB321_5;
LBB321_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB321_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB321_12;
	bra.uni 	LBB321_6;
LBB321_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB321_6;
	ld.param.u64 	%rd7, [fusion_843_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB321_6:
	ret;

}
	// .globl	fusion_841
.visible .entry fusion_841(
	.param .u64 fusion_841_param_0,
	.param .u64 fusion_841_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot322[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot322;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_841_param_0];
	ld.param.u64 	%rd9, [fusion_841_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB322_7;
	bra.uni 	LBB322_1;
LBB322_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB322_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB322_8;
	bra.uni 	LBB322_2;
LBB322_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB322_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB322_9;
	bra.uni 	LBB322_3;
LBB322_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB322_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB322_10;
	bra.uni 	LBB322_4;
LBB322_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB322_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0193;
	@%p6 bra 	LBB322_11;
	bra.uni 	LBB322_5;
LBB322_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB322_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB322_12;
	bra.uni 	LBB322_6;
LBB322_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB322_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB322_6:
	ret;

}
	// .globl	fusion_840
.visible .entry fusion_840(
	.param .u64 fusion_840_param_0,
	.param .u64 fusion_840_param_1,
	.param .u64 fusion_840_param_2,
	.param .u64 fusion_840_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_840_param_0];
	ld.param.u64 	%rd9, [fusion_840_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_840_param_1];
	ld.param.u64 	%rd11, [fusion_840_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB323_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB323_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB323_11;
	bra.uni 	LBB323_3;
LBB323_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB323_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB323_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB323_12;
	bra.uni 	LBB323_5;
LBB323_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB323_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB323_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB323_13;
	bra.uni 	LBB323_7;
LBB323_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB323_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB323_10;
	@%p11 bra 	LBB323_10;
	@%p12 bra 	LBB323_14;
	bra.uni 	LBB323_10;
LBB323_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB323_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_839
.visible .entry fusion_839(
	.param .u64 fusion_839_param_0,
	.param .u64 fusion_839_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_839_param_0];
	ld.param.u64 	%rd6, [fusion_839_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB324_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB324_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0194;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB324_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB324_4:
	ret;

}
	// .globl	fusion_838
.visible .entry fusion_838(
	.param .u64 fusion_838_param_0,
	.param .u64 fusion_838_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_838_param_0];
	ld.param.u64 	%rd2, [fusion_838_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_837
.visible .entry fusion_837(
	.param .u64 fusion_837_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot326[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot326;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_837_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB326_9;
	bra.uni 	LBB326_1;
LBB326_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB326_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB326_10;
	bra.uni 	LBB326_2;
LBB326_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB326_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB326_11;
	bra.uni 	LBB326_3;
LBB326_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB326_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB326_12;
	bra.uni 	LBB326_4;
LBB326_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB326_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB326_13;
	bra.uni 	LBB326_5;
LBB326_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB326_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB326_14;
	bra.uni 	LBB326_6;
LBB326_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB326_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0195;
	@%p8 bra 	LBB326_15;
	bra.uni 	LBB326_7;
LBB326_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB326_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB326_16;
	bra.uni 	LBB326_8;
LBB326_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB326_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB326_8:
	ret;

}
	// .globl	fusion_836
.visible .entry fusion_836(
	.param .u64 fusion_836_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_836_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_835
.visible .entry fusion_835(
	.param .u64 fusion_835_param_0,
	.param .u64 fusion_835_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot328[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot328;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_835_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB328_7;
	bra.uni 	LBB328_1;
LBB328_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB328_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB328_8;
	bra.uni 	LBB328_2;
LBB328_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB328_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB328_9;
	bra.uni 	LBB328_3;
LBB328_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB328_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB328_10;
	bra.uni 	LBB328_4;
LBB328_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB328_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0196;
	@%p6 bra 	LBB328_11;
	bra.uni 	LBB328_5;
LBB328_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB328_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB328_12;
	bra.uni 	LBB328_6;
LBB328_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB328_6;
	ld.param.u64 	%rd7, [fusion_835_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB328_6:
	ret;

}
	// .globl	fusion_833
.visible .entry fusion_833(
	.param .u64 fusion_833_param_0,
	.param .u64 fusion_833_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot329[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot329;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_833_param_0];
	ld.param.u64 	%rd9, [fusion_833_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB329_7;
	bra.uni 	LBB329_1;
LBB329_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB329_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB329_8;
	bra.uni 	LBB329_2;
LBB329_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB329_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB329_9;
	bra.uni 	LBB329_3;
LBB329_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB329_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB329_10;
	bra.uni 	LBB329_4;
LBB329_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB329_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0197;
	@%p6 bra 	LBB329_11;
	bra.uni 	LBB329_5;
LBB329_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB329_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB329_12;
	bra.uni 	LBB329_6;
LBB329_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB329_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB329_6:
	ret;

}
	// .globl	fusion_832
.visible .entry fusion_832(
	.param .u64 fusion_832_param_0,
	.param .u64 fusion_832_param_1,
	.param .u64 fusion_832_param_2,
	.param .u64 fusion_832_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_832_param_0];
	ld.param.u64 	%rd2, [fusion_832_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_832_param_1];
	ld.param.u64 	%rd5, [fusion_832_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_831
.visible .entry fusion_831(
	.param .u64 fusion_831_param_0,
	.param .u64 fusion_831_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_831_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0198;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB331_2;
	bra.uni 	LBB331_1;
LBB331_2:
	ld.param.u64 	%rd3, [fusion_831_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB331_1:
	ret;

}
	// .globl	fusion_1266
.visible .entry fusion_1266(
	.param .u64 fusion_1266_param_0,
	.param .u64 fusion_1266_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot332[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot332;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1266_param_0];
	ld.param.u64 	%rd6, [fusion_1266_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0199;
	@%p1 bra 	LBB332_3;
	bra.uni 	LBB332_1;
LBB332_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB332_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB332_4;
	bra.uni 	LBB332_2;
LBB332_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB332_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB332_2:
	ret;

}
	// .globl	fusion_828
.visible .entry fusion_828(
	.param .u64 fusion_828_param_0,
	.param .u64 fusion_828_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_828_param_0];
	ld.param.u64 	%rd2, [fusion_828_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_11798
.visible .entry add_11798(
	.param .u64 add_11798_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_11798_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB334_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB334_2:
	ret;

}
	// .globl	fusion_827
.visible .entry fusion_827(
	.param .u64 fusion_827_param_0,
	.param .u64 fusion_827_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot335[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot335;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_827_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB335_10;
	bra.uni 	LBB335_1;
LBB335_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB335_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB335_11;
	bra.uni 	LBB335_2;
LBB335_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB335_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB335_12;
	bra.uni 	LBB335_3;
LBB335_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB335_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB335_13;
	bra.uni 	LBB335_4;
LBB335_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB335_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB335_14;
	bra.uni 	LBB335_5;
LBB335_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB335_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB335_15;
	bra.uni 	LBB335_6;
LBB335_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB335_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB335_16;
	bra.uni 	LBB335_7;
LBB335_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB335_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0200;
	@%p9 bra 	LBB335_17;
	bra.uni 	LBB335_8;
LBB335_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB335_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB335_18;
	bra.uni 	LBB335_9;
LBB335_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB335_9;
	ld.param.u64 	%rd7, [fusion_827_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB335_9:
	ret;

}
	// .globl	fusion_825
.visible .entry fusion_825(
	.param .u64 fusion_825_param_0,
	.param .u64 fusion_825_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot336[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot336;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_825_param_0];
	ld.param.u64 	%rd9, [fusion_825_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB336_10;
	bra.uni 	LBB336_1;
LBB336_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB336_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB336_11;
	bra.uni 	LBB336_2;
LBB336_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB336_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB336_12;
	bra.uni 	LBB336_3;
LBB336_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB336_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB336_13;
	bra.uni 	LBB336_4;
LBB336_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB336_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB336_14;
	bra.uni 	LBB336_5;
LBB336_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB336_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB336_15;
	bra.uni 	LBB336_6;
LBB336_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB336_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB336_16;
	bra.uni 	LBB336_7;
LBB336_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB336_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0201;
	@%p9 bra 	LBB336_17;
	bra.uni 	LBB336_8;
LBB336_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB336_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB336_18;
	bra.uni 	LBB336_9;
LBB336_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB336_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB336_9:
	ret;

}
	// .globl	fusion_824
.visible .entry fusion_824(
	.param .u64 fusion_824_param_0,
	.param .u64 fusion_824_param_1,
	.param .u64 fusion_824_param_2,
	.param .u64 fusion_824_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_824_param_0];
	ld.param.u64 	%rd2, [fusion_824_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_824_param_1];
	ld.param.u64 	%rd5, [fusion_824_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_823
.visible .entry fusion_823(
	.param .u64 fusion_823_param_0,
	.param .u64 fusion_823_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_823_param_0];
	ld.param.u64 	%rd6, [fusion_823_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB338_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB338_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0202;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB338_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB338_4:
	ret;

}
	// .globl	fusion_1267
.visible .entry fusion_1267(
	.param .u64 fusion_1267_param_0,
	.param .u64 fusion_1267_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot339[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot339;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1267_param_0];
	ld.param.u64 	%rd6, [fusion_1267_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0203;
	@%p1 bra 	LBB339_3;
	bra.uni 	LBB339_1;
LBB339_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB339_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB339_4;
	bra.uni 	LBB339_2;
LBB339_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB339_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB339_2:
	ret;

}
	// .globl	fusion_820
.visible .entry fusion_820(
	.param .u64 fusion_820_param_0,
	.param .u64 fusion_820_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_820_param_0];
	ld.param.u64 	%rd2, [fusion_820_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_819
.visible .entry fusion_819(
	.param .u64 fusion_819_param_0,
	.param .u64 fusion_819_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot341[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot341;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_819_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB341_7;
	bra.uni 	LBB341_1;
LBB341_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB341_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB341_8;
	bra.uni 	LBB341_2;
LBB341_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB341_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB341_9;
	bra.uni 	LBB341_3;
LBB341_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB341_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB341_10;
	bra.uni 	LBB341_4;
LBB341_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB341_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0204;
	@%p6 bra 	LBB341_11;
	bra.uni 	LBB341_5;
LBB341_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB341_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB341_12;
	bra.uni 	LBB341_6;
LBB341_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB341_6;
	ld.param.u64 	%rd7, [fusion_819_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB341_6:
	ret;

}
	// .globl	fusion_817
.visible .entry fusion_817(
	.param .u64 fusion_817_param_0,
	.param .u64 fusion_817_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot342[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot342;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_817_param_0];
	ld.param.u64 	%rd9, [fusion_817_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB342_7;
	bra.uni 	LBB342_1;
LBB342_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB342_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB342_8;
	bra.uni 	LBB342_2;
LBB342_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB342_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB342_9;
	bra.uni 	LBB342_3;
LBB342_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB342_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB342_10;
	bra.uni 	LBB342_4;
LBB342_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB342_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0205;
	@%p6 bra 	LBB342_11;
	bra.uni 	LBB342_5;
LBB342_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB342_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB342_12;
	bra.uni 	LBB342_6;
LBB342_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB342_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB342_6:
	ret;

}
	// .globl	fusion_816
.visible .entry fusion_816(
	.param .u64 fusion_816_param_0,
	.param .u64 fusion_816_param_1,
	.param .u64 fusion_816_param_2,
	.param .u64 fusion_816_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_816_param_0];
	ld.param.u64 	%rd9, [fusion_816_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_816_param_1];
	ld.param.u64 	%rd11, [fusion_816_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB343_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB343_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB343_11;
	bra.uni 	LBB343_3;
LBB343_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB343_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB343_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB343_12;
	bra.uni 	LBB343_5;
LBB343_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB343_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB343_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB343_13;
	bra.uni 	LBB343_7;
LBB343_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB343_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB343_10;
	@%p11 bra 	LBB343_10;
	@%p12 bra 	LBB343_14;
	bra.uni 	LBB343_10;
LBB343_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB343_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_815
.visible .entry fusion_815(
	.param .u64 fusion_815_param_0,
	.param .u64 fusion_815_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_815_param_0];
	ld.param.u64 	%rd6, [fusion_815_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB344_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB344_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0206;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB344_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB344_4:
	ret;

}
	// .globl	fusion_814
.visible .entry fusion_814(
	.param .u64 fusion_814_param_0,
	.param .u64 fusion_814_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_814_param_0];
	ld.param.u64 	%rd2, [fusion_814_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_813
.visible .entry fusion_813(
	.param .u64 fusion_813_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot346[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot346;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_813_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB346_9;
	bra.uni 	LBB346_1;
LBB346_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB346_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB346_10;
	bra.uni 	LBB346_2;
LBB346_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB346_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB346_11;
	bra.uni 	LBB346_3;
LBB346_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB346_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB346_12;
	bra.uni 	LBB346_4;
LBB346_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB346_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB346_13;
	bra.uni 	LBB346_5;
LBB346_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB346_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB346_14;
	bra.uni 	LBB346_6;
LBB346_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB346_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0207;
	@%p8 bra 	LBB346_15;
	bra.uni 	LBB346_7;
LBB346_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB346_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB346_16;
	bra.uni 	LBB346_8;
LBB346_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB346_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB346_8:
	ret;

}
	// .globl	fusion_812
.visible .entry fusion_812(
	.param .u64 fusion_812_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_812_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_811
.visible .entry fusion_811(
	.param .u64 fusion_811_param_0,
	.param .u64 fusion_811_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot348[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot348;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_811_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB348_7;
	bra.uni 	LBB348_1;
LBB348_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB348_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB348_8;
	bra.uni 	LBB348_2;
LBB348_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB348_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB348_9;
	bra.uni 	LBB348_3;
LBB348_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB348_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB348_10;
	bra.uni 	LBB348_4;
LBB348_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB348_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0208;
	@%p6 bra 	LBB348_11;
	bra.uni 	LBB348_5;
LBB348_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB348_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB348_12;
	bra.uni 	LBB348_6;
LBB348_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB348_6;
	ld.param.u64 	%rd7, [fusion_811_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB348_6:
	ret;

}
	// .globl	fusion_809
.visible .entry fusion_809(
	.param .u64 fusion_809_param_0,
	.param .u64 fusion_809_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot349[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot349;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_809_param_0];
	ld.param.u64 	%rd9, [fusion_809_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB349_7;
	bra.uni 	LBB349_1;
LBB349_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB349_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB349_8;
	bra.uni 	LBB349_2;
LBB349_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB349_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB349_9;
	bra.uni 	LBB349_3;
LBB349_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB349_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB349_10;
	bra.uni 	LBB349_4;
LBB349_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB349_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0209;
	@%p6 bra 	LBB349_11;
	bra.uni 	LBB349_5;
LBB349_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB349_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB349_12;
	bra.uni 	LBB349_6;
LBB349_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB349_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB349_6:
	ret;

}
	// .globl	fusion_808
.visible .entry fusion_808(
	.param .u64 fusion_808_param_0,
	.param .u64 fusion_808_param_1,
	.param .u64 fusion_808_param_2,
	.param .u64 fusion_808_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_808_param_0];
	ld.param.u64 	%rd2, [fusion_808_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_808_param_1];
	ld.param.u64 	%rd5, [fusion_808_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_807
.visible .entry fusion_807(
	.param .u64 fusion_807_param_0,
	.param .u64 fusion_807_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_807_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0210;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB351_2;
	bra.uni 	LBB351_1;
LBB351_2:
	ld.param.u64 	%rd3, [fusion_807_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB351_1:
	ret;

}
	// .globl	fusion_1268
.visible .entry fusion_1268(
	.param .u64 fusion_1268_param_0,
	.param .u64 fusion_1268_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot352[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot352;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1268_param_0];
	ld.param.u64 	%rd6, [fusion_1268_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0211;
	@%p1 bra 	LBB352_3;
	bra.uni 	LBB352_1;
LBB352_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB352_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB352_4;
	bra.uni 	LBB352_2;
LBB352_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB352_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB352_2:
	ret;

}
	// .globl	fusion_804
.visible .entry fusion_804(
	.param .u64 fusion_804_param_0,
	.param .u64 fusion_804_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_804_param_0];
	ld.param.u64 	%rd2, [fusion_804_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12002
.visible .entry add_12002(
	.param .u64 add_12002_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_12002_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB354_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB354_2:
	ret;

}
	// .globl	fusion_803
.visible .entry fusion_803(
	.param .u64 fusion_803_param_0,
	.param .u64 fusion_803_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot355[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot355;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_803_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB355_10;
	bra.uni 	LBB355_1;
LBB355_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB355_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB355_11;
	bra.uni 	LBB355_2;
LBB355_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB355_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB355_12;
	bra.uni 	LBB355_3;
LBB355_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB355_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB355_13;
	bra.uni 	LBB355_4;
LBB355_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB355_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB355_14;
	bra.uni 	LBB355_5;
LBB355_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB355_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB355_15;
	bra.uni 	LBB355_6;
LBB355_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB355_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB355_16;
	bra.uni 	LBB355_7;
LBB355_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB355_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0212;
	@%p9 bra 	LBB355_17;
	bra.uni 	LBB355_8;
LBB355_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB355_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB355_18;
	bra.uni 	LBB355_9;
LBB355_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB355_9;
	ld.param.u64 	%rd7, [fusion_803_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB355_9:
	ret;

}
	// .globl	fusion_801
.visible .entry fusion_801(
	.param .u64 fusion_801_param_0,
	.param .u64 fusion_801_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot356[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot356;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_801_param_0];
	ld.param.u64 	%rd9, [fusion_801_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB356_10;
	bra.uni 	LBB356_1;
LBB356_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB356_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB356_11;
	bra.uni 	LBB356_2;
LBB356_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB356_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB356_12;
	bra.uni 	LBB356_3;
LBB356_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB356_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB356_13;
	bra.uni 	LBB356_4;
LBB356_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB356_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB356_14;
	bra.uni 	LBB356_5;
LBB356_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB356_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB356_15;
	bra.uni 	LBB356_6;
LBB356_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB356_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB356_16;
	bra.uni 	LBB356_7;
LBB356_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB356_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0213;
	@%p9 bra 	LBB356_17;
	bra.uni 	LBB356_8;
LBB356_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB356_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB356_18;
	bra.uni 	LBB356_9;
LBB356_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB356_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB356_9:
	ret;

}
	// .globl	fusion_800
.visible .entry fusion_800(
	.param .u64 fusion_800_param_0,
	.param .u64 fusion_800_param_1,
	.param .u64 fusion_800_param_2,
	.param .u64 fusion_800_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_800_param_0];
	ld.param.u64 	%rd2, [fusion_800_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_800_param_1];
	ld.param.u64 	%rd5, [fusion_800_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_799
.visible .entry fusion_799(
	.param .u64 fusion_799_param_0,
	.param .u64 fusion_799_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_799_param_0];
	ld.param.u64 	%rd6, [fusion_799_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB358_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB358_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0214;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB358_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB358_4:
	ret;

}
	// .globl	fusion_1269
.visible .entry fusion_1269(
	.param .u64 fusion_1269_param_0,
	.param .u64 fusion_1269_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot359[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot359;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1269_param_0];
	ld.param.u64 	%rd6, [fusion_1269_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0215;
	@%p1 bra 	LBB359_3;
	bra.uni 	LBB359_1;
LBB359_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB359_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB359_4;
	bra.uni 	LBB359_2;
LBB359_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB359_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB359_2:
	ret;

}
	// .globl	fusion_796
.visible .entry fusion_796(
	.param .u64 fusion_796_param_0,
	.param .u64 fusion_796_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_796_param_0];
	ld.param.u64 	%rd2, [fusion_796_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_795
.visible .entry fusion_795(
	.param .u64 fusion_795_param_0,
	.param .u64 fusion_795_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot361[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot361;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_795_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB361_7;
	bra.uni 	LBB361_1;
LBB361_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB361_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB361_8;
	bra.uni 	LBB361_2;
LBB361_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB361_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB361_9;
	bra.uni 	LBB361_3;
LBB361_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB361_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB361_10;
	bra.uni 	LBB361_4;
LBB361_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB361_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0216;
	@%p6 bra 	LBB361_11;
	bra.uni 	LBB361_5;
LBB361_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB361_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB361_12;
	bra.uni 	LBB361_6;
LBB361_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB361_6;
	ld.param.u64 	%rd7, [fusion_795_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB361_6:
	ret;

}
	// .globl	fusion_793
.visible .entry fusion_793(
	.param .u64 fusion_793_param_0,
	.param .u64 fusion_793_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot362[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot362;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_793_param_0];
	ld.param.u64 	%rd9, [fusion_793_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB362_7;
	bra.uni 	LBB362_1;
LBB362_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB362_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB362_8;
	bra.uni 	LBB362_2;
LBB362_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB362_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB362_9;
	bra.uni 	LBB362_3;
LBB362_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB362_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB362_10;
	bra.uni 	LBB362_4;
LBB362_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB362_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0217;
	@%p6 bra 	LBB362_11;
	bra.uni 	LBB362_5;
LBB362_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB362_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB362_12;
	bra.uni 	LBB362_6;
LBB362_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB362_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB362_6:
	ret;

}
	// .globl	fusion_792
.visible .entry fusion_792(
	.param .u64 fusion_792_param_0,
	.param .u64 fusion_792_param_1,
	.param .u64 fusion_792_param_2,
	.param .u64 fusion_792_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_792_param_0];
	ld.param.u64 	%rd9, [fusion_792_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_792_param_1];
	ld.param.u64 	%rd11, [fusion_792_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB363_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB363_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB363_11;
	bra.uni 	LBB363_3;
LBB363_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB363_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB363_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB363_12;
	bra.uni 	LBB363_5;
LBB363_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB363_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB363_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB363_13;
	bra.uni 	LBB363_7;
LBB363_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB363_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB363_10;
	@%p11 bra 	LBB363_10;
	@%p12 bra 	LBB363_14;
	bra.uni 	LBB363_10;
LBB363_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB363_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_791
.visible .entry fusion_791(
	.param .u64 fusion_791_param_0,
	.param .u64 fusion_791_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_791_param_0];
	ld.param.u64 	%rd6, [fusion_791_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB364_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB364_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0218;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB364_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB364_4:
	ret;

}
	// .globl	fusion_790
.visible .entry fusion_790(
	.param .u64 fusion_790_param_0,
	.param .u64 fusion_790_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_790_param_0];
	ld.param.u64 	%rd2, [fusion_790_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_789
.visible .entry fusion_789(
	.param .u64 fusion_789_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot366[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot366;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_789_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB366_9;
	bra.uni 	LBB366_1;
LBB366_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB366_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB366_10;
	bra.uni 	LBB366_2;
LBB366_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB366_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB366_11;
	bra.uni 	LBB366_3;
LBB366_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB366_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB366_12;
	bra.uni 	LBB366_4;
LBB366_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB366_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB366_13;
	bra.uni 	LBB366_5;
LBB366_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB366_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB366_14;
	bra.uni 	LBB366_6;
LBB366_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB366_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0219;
	@%p8 bra 	LBB366_15;
	bra.uni 	LBB366_7;
LBB366_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB366_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB366_16;
	bra.uni 	LBB366_8;
LBB366_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB366_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB366_8:
	ret;

}
	// .globl	fusion_788
.visible .entry fusion_788(
	.param .u64 fusion_788_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_788_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_787
.visible .entry fusion_787(
	.param .u64 fusion_787_param_0,
	.param .u64 fusion_787_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot368[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot368;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_787_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB368_7;
	bra.uni 	LBB368_1;
LBB368_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB368_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB368_8;
	bra.uni 	LBB368_2;
LBB368_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB368_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB368_9;
	bra.uni 	LBB368_3;
LBB368_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB368_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB368_10;
	bra.uni 	LBB368_4;
LBB368_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB368_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0220;
	@%p6 bra 	LBB368_11;
	bra.uni 	LBB368_5;
LBB368_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB368_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB368_12;
	bra.uni 	LBB368_6;
LBB368_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB368_6;
	ld.param.u64 	%rd7, [fusion_787_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB368_6:
	ret;

}
	// .globl	fusion_785
.visible .entry fusion_785(
	.param .u64 fusion_785_param_0,
	.param .u64 fusion_785_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot369[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot369;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_785_param_0];
	ld.param.u64 	%rd9, [fusion_785_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB369_7;
	bra.uni 	LBB369_1;
LBB369_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB369_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB369_8;
	bra.uni 	LBB369_2;
LBB369_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB369_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB369_9;
	bra.uni 	LBB369_3;
LBB369_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB369_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB369_10;
	bra.uni 	LBB369_4;
LBB369_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB369_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0221;
	@%p6 bra 	LBB369_11;
	bra.uni 	LBB369_5;
LBB369_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB369_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB369_12;
	bra.uni 	LBB369_6;
LBB369_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB369_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB369_6:
	ret;

}
	// .globl	fusion_784
.visible .entry fusion_784(
	.param .u64 fusion_784_param_0,
	.param .u64 fusion_784_param_1,
	.param .u64 fusion_784_param_2,
	.param .u64 fusion_784_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_784_param_0];
	ld.param.u64 	%rd2, [fusion_784_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_784_param_1];
	ld.param.u64 	%rd5, [fusion_784_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_783
.visible .entry fusion_783(
	.param .u64 fusion_783_param_0,
	.param .u64 fusion_783_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_783_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0222;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB371_2;
	bra.uni 	LBB371_1;
LBB371_2:
	ld.param.u64 	%rd3, [fusion_783_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB371_1:
	ret;

}
	// .globl	fusion_1270
.visible .entry fusion_1270(
	.param .u64 fusion_1270_param_0,
	.param .u64 fusion_1270_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot372[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot372;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1270_param_0];
	ld.param.u64 	%rd6, [fusion_1270_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0223;
	@%p1 bra 	LBB372_3;
	bra.uni 	LBB372_1;
LBB372_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB372_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB372_4;
	bra.uni 	LBB372_2;
LBB372_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB372_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB372_2:
	ret;

}
	// .globl	fusion_780
.visible .entry fusion_780(
	.param .u64 fusion_780_param_0,
	.param .u64 fusion_780_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_780_param_0];
	ld.param.u64 	%rd2, [fusion_780_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12206
.visible .entry add_12206(
	.param .u64 add_12206_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_12206_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB374_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB374_2:
	ret;

}
	// .globl	fusion_779
.visible .entry fusion_779(
	.param .u64 fusion_779_param_0,
	.param .u64 fusion_779_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot375[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot375;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_779_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB375_10;
	bra.uni 	LBB375_1;
LBB375_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB375_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB375_11;
	bra.uni 	LBB375_2;
LBB375_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB375_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB375_12;
	bra.uni 	LBB375_3;
LBB375_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB375_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB375_13;
	bra.uni 	LBB375_4;
LBB375_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB375_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB375_14;
	bra.uni 	LBB375_5;
LBB375_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB375_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB375_15;
	bra.uni 	LBB375_6;
LBB375_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB375_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB375_16;
	bra.uni 	LBB375_7;
LBB375_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB375_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0224;
	@%p9 bra 	LBB375_17;
	bra.uni 	LBB375_8;
LBB375_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB375_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB375_18;
	bra.uni 	LBB375_9;
LBB375_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB375_9;
	ld.param.u64 	%rd7, [fusion_779_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB375_9:
	ret;

}
	// .globl	fusion_777
.visible .entry fusion_777(
	.param .u64 fusion_777_param_0,
	.param .u64 fusion_777_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot376[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot376;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_777_param_0];
	ld.param.u64 	%rd9, [fusion_777_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB376_10;
	bra.uni 	LBB376_1;
LBB376_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB376_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB376_11;
	bra.uni 	LBB376_2;
LBB376_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB376_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB376_12;
	bra.uni 	LBB376_3;
LBB376_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB376_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB376_13;
	bra.uni 	LBB376_4;
LBB376_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB376_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB376_14;
	bra.uni 	LBB376_5;
LBB376_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB376_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB376_15;
	bra.uni 	LBB376_6;
LBB376_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB376_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB376_16;
	bra.uni 	LBB376_7;
LBB376_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB376_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0225;
	@%p9 bra 	LBB376_17;
	bra.uni 	LBB376_8;
LBB376_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB376_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB376_18;
	bra.uni 	LBB376_9;
LBB376_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB376_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB376_9:
	ret;

}
	// .globl	fusion_776
.visible .entry fusion_776(
	.param .u64 fusion_776_param_0,
	.param .u64 fusion_776_param_1,
	.param .u64 fusion_776_param_2,
	.param .u64 fusion_776_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_776_param_0];
	ld.param.u64 	%rd2, [fusion_776_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_776_param_1];
	ld.param.u64 	%rd5, [fusion_776_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_775
.visible .entry fusion_775(
	.param .u64 fusion_775_param_0,
	.param .u64 fusion_775_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_775_param_0];
	ld.param.u64 	%rd6, [fusion_775_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB378_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB378_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0226;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB378_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB378_4:
	ret;

}
	// .globl	fusion_1271
.visible .entry fusion_1271(
	.param .u64 fusion_1271_param_0,
	.param .u64 fusion_1271_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot379[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot379;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1271_param_0];
	ld.param.u64 	%rd6, [fusion_1271_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0227;
	@%p1 bra 	LBB379_3;
	bra.uni 	LBB379_1;
LBB379_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB379_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB379_4;
	bra.uni 	LBB379_2;
LBB379_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB379_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB379_2:
	ret;

}
	// .globl	fusion_772
.visible .entry fusion_772(
	.param .u64 fusion_772_param_0,
	.param .u64 fusion_772_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_772_param_0];
	ld.param.u64 	%rd2, [fusion_772_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_771
.visible .entry fusion_771(
	.param .u64 fusion_771_param_0,
	.param .u64 fusion_771_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot381[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot381;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_771_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB381_7;
	bra.uni 	LBB381_1;
LBB381_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB381_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB381_8;
	bra.uni 	LBB381_2;
LBB381_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB381_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB381_9;
	bra.uni 	LBB381_3;
LBB381_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB381_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB381_10;
	bra.uni 	LBB381_4;
LBB381_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB381_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0228;
	@%p6 bra 	LBB381_11;
	bra.uni 	LBB381_5;
LBB381_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB381_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB381_12;
	bra.uni 	LBB381_6;
LBB381_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB381_6;
	ld.param.u64 	%rd7, [fusion_771_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB381_6:
	ret;

}
	// .globl	fusion_769
.visible .entry fusion_769(
	.param .u64 fusion_769_param_0,
	.param .u64 fusion_769_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot382[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot382;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_769_param_0];
	ld.param.u64 	%rd9, [fusion_769_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB382_7;
	bra.uni 	LBB382_1;
LBB382_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB382_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB382_8;
	bra.uni 	LBB382_2;
LBB382_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB382_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB382_9;
	bra.uni 	LBB382_3;
LBB382_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB382_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB382_10;
	bra.uni 	LBB382_4;
LBB382_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB382_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0229;
	@%p6 bra 	LBB382_11;
	bra.uni 	LBB382_5;
LBB382_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB382_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB382_12;
	bra.uni 	LBB382_6;
LBB382_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB382_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB382_6:
	ret;

}
	// .globl	fusion_768
.visible .entry fusion_768(
	.param .u64 fusion_768_param_0,
	.param .u64 fusion_768_param_1,
	.param .u64 fusion_768_param_2,
	.param .u64 fusion_768_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_768_param_0];
	ld.param.u64 	%rd9, [fusion_768_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_768_param_1];
	ld.param.u64 	%rd11, [fusion_768_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB383_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB383_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB383_11;
	bra.uni 	LBB383_3;
LBB383_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB383_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB383_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB383_12;
	bra.uni 	LBB383_5;
LBB383_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB383_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB383_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB383_13;
	bra.uni 	LBB383_7;
LBB383_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB383_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB383_10;
	@%p11 bra 	LBB383_10;
	@%p12 bra 	LBB383_14;
	bra.uni 	LBB383_10;
LBB383_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB383_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_767
.visible .entry fusion_767(
	.param .u64 fusion_767_param_0,
	.param .u64 fusion_767_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_767_param_0];
	ld.param.u64 	%rd6, [fusion_767_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB384_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB384_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0230;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB384_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB384_4:
	ret;

}
	// .globl	fusion_766
.visible .entry fusion_766(
	.param .u64 fusion_766_param_0,
	.param .u64 fusion_766_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_766_param_0];
	ld.param.u64 	%rd2, [fusion_766_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_765
.visible .entry fusion_765(
	.param .u64 fusion_765_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot386[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot386;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_765_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB386_9;
	bra.uni 	LBB386_1;
LBB386_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB386_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB386_10;
	bra.uni 	LBB386_2;
LBB386_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB386_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB386_11;
	bra.uni 	LBB386_3;
LBB386_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB386_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB386_12;
	bra.uni 	LBB386_4;
LBB386_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB386_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB386_13;
	bra.uni 	LBB386_5;
LBB386_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB386_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB386_14;
	bra.uni 	LBB386_6;
LBB386_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB386_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0231;
	@%p8 bra 	LBB386_15;
	bra.uni 	LBB386_7;
LBB386_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB386_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB386_16;
	bra.uni 	LBB386_8;
LBB386_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB386_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB386_8:
	ret;

}
	// .globl	fusion_764
.visible .entry fusion_764(
	.param .u64 fusion_764_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_764_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_763
.visible .entry fusion_763(
	.param .u64 fusion_763_param_0,
	.param .u64 fusion_763_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot388[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot388;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_763_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB388_7;
	bra.uni 	LBB388_1;
LBB388_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB388_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB388_8;
	bra.uni 	LBB388_2;
LBB388_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB388_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB388_9;
	bra.uni 	LBB388_3;
LBB388_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB388_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB388_10;
	bra.uni 	LBB388_4;
LBB388_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB388_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0232;
	@%p6 bra 	LBB388_11;
	bra.uni 	LBB388_5;
LBB388_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB388_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB388_12;
	bra.uni 	LBB388_6;
LBB388_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB388_6;
	ld.param.u64 	%rd7, [fusion_763_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB388_6:
	ret;

}
	// .globl	fusion_761
.visible .entry fusion_761(
	.param .u64 fusion_761_param_0,
	.param .u64 fusion_761_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot389[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot389;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_761_param_0];
	ld.param.u64 	%rd9, [fusion_761_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB389_7;
	bra.uni 	LBB389_1;
LBB389_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB389_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB389_8;
	bra.uni 	LBB389_2;
LBB389_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB389_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB389_9;
	bra.uni 	LBB389_3;
LBB389_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB389_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB389_10;
	bra.uni 	LBB389_4;
LBB389_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB389_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0233;
	@%p6 bra 	LBB389_11;
	bra.uni 	LBB389_5;
LBB389_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB389_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB389_12;
	bra.uni 	LBB389_6;
LBB389_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB389_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB389_6:
	ret;

}
	// .globl	fusion_760
.visible .entry fusion_760(
	.param .u64 fusion_760_param_0,
	.param .u64 fusion_760_param_1,
	.param .u64 fusion_760_param_2,
	.param .u64 fusion_760_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_760_param_0];
	ld.param.u64 	%rd2, [fusion_760_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_760_param_1];
	ld.param.u64 	%rd5, [fusion_760_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_759
.visible .entry fusion_759(
	.param .u64 fusion_759_param_0,
	.param .u64 fusion_759_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_759_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0234;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB391_2;
	bra.uni 	LBB391_1;
LBB391_2:
	ld.param.u64 	%rd3, [fusion_759_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB391_1:
	ret;

}
	// .globl	fusion_1272
.visible .entry fusion_1272(
	.param .u64 fusion_1272_param_0,
	.param .u64 fusion_1272_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot392[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot392;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1272_param_0];
	ld.param.u64 	%rd6, [fusion_1272_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0235;
	@%p1 bra 	LBB392_3;
	bra.uni 	LBB392_1;
LBB392_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB392_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB392_4;
	bra.uni 	LBB392_2;
LBB392_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB392_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB392_2:
	ret;

}
	// .globl	fusion_756
.visible .entry fusion_756(
	.param .u64 fusion_756_param_0,
	.param .u64 fusion_756_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_756_param_0];
	ld.param.u64 	%rd2, [fusion_756_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12410
.visible .entry add_12410(
	.param .u64 add_12410_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_12410_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB394_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB394_2:
	ret;

}
	// .globl	fusion_755
.visible .entry fusion_755(
	.param .u64 fusion_755_param_0,
	.param .u64 fusion_755_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot395[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot395;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_755_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB395_10;
	bra.uni 	LBB395_1;
LBB395_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB395_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB395_11;
	bra.uni 	LBB395_2;
LBB395_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB395_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB395_12;
	bra.uni 	LBB395_3;
LBB395_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB395_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB395_13;
	bra.uni 	LBB395_4;
LBB395_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB395_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB395_14;
	bra.uni 	LBB395_5;
LBB395_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB395_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB395_15;
	bra.uni 	LBB395_6;
LBB395_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB395_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB395_16;
	bra.uni 	LBB395_7;
LBB395_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB395_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0236;
	@%p9 bra 	LBB395_17;
	bra.uni 	LBB395_8;
LBB395_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB395_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB395_18;
	bra.uni 	LBB395_9;
LBB395_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB395_9;
	ld.param.u64 	%rd7, [fusion_755_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB395_9:
	ret;

}
	// .globl	fusion_753
.visible .entry fusion_753(
	.param .u64 fusion_753_param_0,
	.param .u64 fusion_753_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot396[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot396;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_753_param_0];
	ld.param.u64 	%rd9, [fusion_753_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB396_10;
	bra.uni 	LBB396_1;
LBB396_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB396_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB396_11;
	bra.uni 	LBB396_2;
LBB396_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB396_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB396_12;
	bra.uni 	LBB396_3;
LBB396_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB396_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB396_13;
	bra.uni 	LBB396_4;
LBB396_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB396_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB396_14;
	bra.uni 	LBB396_5;
LBB396_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB396_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB396_15;
	bra.uni 	LBB396_6;
LBB396_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB396_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB396_16;
	bra.uni 	LBB396_7;
LBB396_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB396_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0237;
	@%p9 bra 	LBB396_17;
	bra.uni 	LBB396_8;
LBB396_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB396_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB396_18;
	bra.uni 	LBB396_9;
LBB396_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB396_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB396_9:
	ret;

}
	// .globl	fusion_752
.visible .entry fusion_752(
	.param .u64 fusion_752_param_0,
	.param .u64 fusion_752_param_1,
	.param .u64 fusion_752_param_2,
	.param .u64 fusion_752_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_752_param_0];
	ld.param.u64 	%rd2, [fusion_752_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_752_param_1];
	ld.param.u64 	%rd5, [fusion_752_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_751
.visible .entry fusion_751(
	.param .u64 fusion_751_param_0,
	.param .u64 fusion_751_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_751_param_0];
	ld.param.u64 	%rd6, [fusion_751_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB398_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB398_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0238;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB398_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB398_4:
	ret;

}
	// .globl	fusion_1273
.visible .entry fusion_1273(
	.param .u64 fusion_1273_param_0,
	.param .u64 fusion_1273_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot399[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot399;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1273_param_0];
	ld.param.u64 	%rd6, [fusion_1273_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0239;
	@%p1 bra 	LBB399_3;
	bra.uni 	LBB399_1;
LBB399_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB399_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB399_4;
	bra.uni 	LBB399_2;
LBB399_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB399_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB399_2:
	ret;

}
	// .globl	fusion_748
.visible .entry fusion_748(
	.param .u64 fusion_748_param_0,
	.param .u64 fusion_748_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_748_param_0];
	ld.param.u64 	%rd2, [fusion_748_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_747
.visible .entry fusion_747(
	.param .u64 fusion_747_param_0,
	.param .u64 fusion_747_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot401[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot401;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_747_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB401_7;
	bra.uni 	LBB401_1;
LBB401_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB401_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB401_8;
	bra.uni 	LBB401_2;
LBB401_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB401_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB401_9;
	bra.uni 	LBB401_3;
LBB401_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB401_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB401_10;
	bra.uni 	LBB401_4;
LBB401_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB401_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0240;
	@%p6 bra 	LBB401_11;
	bra.uni 	LBB401_5;
LBB401_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB401_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB401_12;
	bra.uni 	LBB401_6;
LBB401_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB401_6;
	ld.param.u64 	%rd7, [fusion_747_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB401_6:
	ret;

}
	// .globl	fusion_745
.visible .entry fusion_745(
	.param .u64 fusion_745_param_0,
	.param .u64 fusion_745_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot402[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot402;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_745_param_0];
	ld.param.u64 	%rd9, [fusion_745_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB402_7;
	bra.uni 	LBB402_1;
LBB402_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB402_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB402_8;
	bra.uni 	LBB402_2;
LBB402_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB402_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB402_9;
	bra.uni 	LBB402_3;
LBB402_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB402_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB402_10;
	bra.uni 	LBB402_4;
LBB402_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB402_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0241;
	@%p6 bra 	LBB402_11;
	bra.uni 	LBB402_5;
LBB402_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB402_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB402_12;
	bra.uni 	LBB402_6;
LBB402_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB402_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB402_6:
	ret;

}
	// .globl	fusion_744
.visible .entry fusion_744(
	.param .u64 fusion_744_param_0,
	.param .u64 fusion_744_param_1,
	.param .u64 fusion_744_param_2,
	.param .u64 fusion_744_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_744_param_0];
	ld.param.u64 	%rd9, [fusion_744_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_744_param_1];
	ld.param.u64 	%rd11, [fusion_744_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB403_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB403_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB403_11;
	bra.uni 	LBB403_3;
LBB403_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB403_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB403_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB403_12;
	bra.uni 	LBB403_5;
LBB403_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB403_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB403_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB403_13;
	bra.uni 	LBB403_7;
LBB403_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB403_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB403_10;
	@%p11 bra 	LBB403_10;
	@%p12 bra 	LBB403_14;
	bra.uni 	LBB403_10;
LBB403_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB403_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_743
.visible .entry fusion_743(
	.param .u64 fusion_743_param_0,
	.param .u64 fusion_743_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_743_param_0];
	ld.param.u64 	%rd6, [fusion_743_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB404_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB404_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0242;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB404_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB404_4:
	ret;

}
	// .globl	fusion_742
.visible .entry fusion_742(
	.param .u64 fusion_742_param_0,
	.param .u64 fusion_742_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_742_param_0];
	ld.param.u64 	%rd2, [fusion_742_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_741
.visible .entry fusion_741(
	.param .u64 fusion_741_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot406[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot406;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_741_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB406_9;
	bra.uni 	LBB406_1;
LBB406_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB406_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB406_10;
	bra.uni 	LBB406_2;
LBB406_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB406_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB406_11;
	bra.uni 	LBB406_3;
LBB406_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB406_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB406_12;
	bra.uni 	LBB406_4;
LBB406_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB406_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB406_13;
	bra.uni 	LBB406_5;
LBB406_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB406_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB406_14;
	bra.uni 	LBB406_6;
LBB406_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB406_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0243;
	@%p8 bra 	LBB406_15;
	bra.uni 	LBB406_7;
LBB406_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB406_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB406_16;
	bra.uni 	LBB406_8;
LBB406_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB406_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB406_8:
	ret;

}
	// .globl	fusion_740
.visible .entry fusion_740(
	.param .u64 fusion_740_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_740_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_739
.visible .entry fusion_739(
	.param .u64 fusion_739_param_0,
	.param .u64 fusion_739_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot408[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot408;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_739_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB408_7;
	bra.uni 	LBB408_1;
LBB408_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB408_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB408_8;
	bra.uni 	LBB408_2;
LBB408_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB408_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB408_9;
	bra.uni 	LBB408_3;
LBB408_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB408_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB408_10;
	bra.uni 	LBB408_4;
LBB408_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB408_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0244;
	@%p6 bra 	LBB408_11;
	bra.uni 	LBB408_5;
LBB408_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB408_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB408_12;
	bra.uni 	LBB408_6;
LBB408_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB408_6;
	ld.param.u64 	%rd7, [fusion_739_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB408_6:
	ret;

}
	// .globl	fusion_737
.visible .entry fusion_737(
	.param .u64 fusion_737_param_0,
	.param .u64 fusion_737_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot409[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot409;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_737_param_0];
	ld.param.u64 	%rd9, [fusion_737_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB409_7;
	bra.uni 	LBB409_1;
LBB409_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB409_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB409_8;
	bra.uni 	LBB409_2;
LBB409_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB409_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB409_9;
	bra.uni 	LBB409_3;
LBB409_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB409_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB409_10;
	bra.uni 	LBB409_4;
LBB409_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB409_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0245;
	@%p6 bra 	LBB409_11;
	bra.uni 	LBB409_5;
LBB409_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB409_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB409_12;
	bra.uni 	LBB409_6;
LBB409_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB409_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB409_6:
	ret;

}
	// .globl	fusion_736
.visible .entry fusion_736(
	.param .u64 fusion_736_param_0,
	.param .u64 fusion_736_param_1,
	.param .u64 fusion_736_param_2,
	.param .u64 fusion_736_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_736_param_0];
	ld.param.u64 	%rd2, [fusion_736_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_736_param_1];
	ld.param.u64 	%rd5, [fusion_736_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_735
.visible .entry fusion_735(
	.param .u64 fusion_735_param_0,
	.param .u64 fusion_735_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_735_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0246;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB411_2;
	bra.uni 	LBB411_1;
LBB411_2:
	ld.param.u64 	%rd3, [fusion_735_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB411_1:
	ret;

}
	// .globl	fusion_1274
.visible .entry fusion_1274(
	.param .u64 fusion_1274_param_0,
	.param .u64 fusion_1274_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot412[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot412;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1274_param_0];
	ld.param.u64 	%rd6, [fusion_1274_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0247;
	@%p1 bra 	LBB412_3;
	bra.uni 	LBB412_1;
LBB412_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB412_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB412_4;
	bra.uni 	LBB412_2;
LBB412_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB412_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB412_2:
	ret;

}
	// .globl	fusion_732
.visible .entry fusion_732(
	.param .u64 fusion_732_param_0,
	.param .u64 fusion_732_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_732_param_0];
	ld.param.u64 	%rd2, [fusion_732_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12614
.visible .entry add_12614(
	.param .u64 add_12614_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_12614_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB414_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB414_2:
	ret;

}
	// .globl	fusion_731
.visible .entry fusion_731(
	.param .u64 fusion_731_param_0,
	.param .u64 fusion_731_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot415[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot415;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_731_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB415_10;
	bra.uni 	LBB415_1;
LBB415_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB415_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB415_11;
	bra.uni 	LBB415_2;
LBB415_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB415_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB415_12;
	bra.uni 	LBB415_3;
LBB415_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB415_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB415_13;
	bra.uni 	LBB415_4;
LBB415_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB415_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB415_14;
	bra.uni 	LBB415_5;
LBB415_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB415_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB415_15;
	bra.uni 	LBB415_6;
LBB415_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB415_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB415_16;
	bra.uni 	LBB415_7;
LBB415_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB415_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0248;
	@%p9 bra 	LBB415_17;
	bra.uni 	LBB415_8;
LBB415_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB415_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB415_18;
	bra.uni 	LBB415_9;
LBB415_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB415_9;
	ld.param.u64 	%rd7, [fusion_731_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB415_9:
	ret;

}
	// .globl	fusion_729
.visible .entry fusion_729(
	.param .u64 fusion_729_param_0,
	.param .u64 fusion_729_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot416[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot416;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_729_param_0];
	ld.param.u64 	%rd9, [fusion_729_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB416_10;
	bra.uni 	LBB416_1;
LBB416_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB416_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB416_11;
	bra.uni 	LBB416_2;
LBB416_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB416_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB416_12;
	bra.uni 	LBB416_3;
LBB416_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB416_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB416_13;
	bra.uni 	LBB416_4;
LBB416_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB416_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB416_14;
	bra.uni 	LBB416_5;
LBB416_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB416_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB416_15;
	bra.uni 	LBB416_6;
LBB416_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB416_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB416_16;
	bra.uni 	LBB416_7;
LBB416_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB416_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0249;
	@%p9 bra 	LBB416_17;
	bra.uni 	LBB416_8;
LBB416_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB416_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB416_18;
	bra.uni 	LBB416_9;
LBB416_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB416_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB416_9:
	ret;

}
	// .globl	fusion_728
.visible .entry fusion_728(
	.param .u64 fusion_728_param_0,
	.param .u64 fusion_728_param_1,
	.param .u64 fusion_728_param_2,
	.param .u64 fusion_728_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_728_param_0];
	ld.param.u64 	%rd2, [fusion_728_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_728_param_1];
	ld.param.u64 	%rd5, [fusion_728_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_727
.visible .entry fusion_727(
	.param .u64 fusion_727_param_0,
	.param .u64 fusion_727_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_727_param_0];
	ld.param.u64 	%rd6, [fusion_727_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB418_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB418_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0250;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB418_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB418_4:
	ret;

}
	// .globl	fusion_1275
.visible .entry fusion_1275(
	.param .u64 fusion_1275_param_0,
	.param .u64 fusion_1275_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot419[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot419;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1275_param_0];
	ld.param.u64 	%rd6, [fusion_1275_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0251;
	@%p1 bra 	LBB419_3;
	bra.uni 	LBB419_1;
LBB419_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB419_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB419_4;
	bra.uni 	LBB419_2;
LBB419_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB419_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB419_2:
	ret;

}
	// .globl	fusion_724
.visible .entry fusion_724(
	.param .u64 fusion_724_param_0,
	.param .u64 fusion_724_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_724_param_0];
	ld.param.u64 	%rd2, [fusion_724_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_723
.visible .entry fusion_723(
	.param .u64 fusion_723_param_0,
	.param .u64 fusion_723_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot421[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot421;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_723_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB421_7;
	bra.uni 	LBB421_1;
LBB421_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB421_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB421_8;
	bra.uni 	LBB421_2;
LBB421_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB421_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB421_9;
	bra.uni 	LBB421_3;
LBB421_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB421_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB421_10;
	bra.uni 	LBB421_4;
LBB421_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB421_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0252;
	@%p6 bra 	LBB421_11;
	bra.uni 	LBB421_5;
LBB421_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB421_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB421_12;
	bra.uni 	LBB421_6;
LBB421_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB421_6;
	ld.param.u64 	%rd7, [fusion_723_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB421_6:
	ret;

}
	// .globl	fusion_721
.visible .entry fusion_721(
	.param .u64 fusion_721_param_0,
	.param .u64 fusion_721_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot422[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot422;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_721_param_0];
	ld.param.u64 	%rd9, [fusion_721_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB422_7;
	bra.uni 	LBB422_1;
LBB422_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB422_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB422_8;
	bra.uni 	LBB422_2;
LBB422_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB422_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB422_9;
	bra.uni 	LBB422_3;
LBB422_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB422_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB422_10;
	bra.uni 	LBB422_4;
LBB422_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB422_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0253;
	@%p6 bra 	LBB422_11;
	bra.uni 	LBB422_5;
LBB422_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB422_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB422_12;
	bra.uni 	LBB422_6;
LBB422_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB422_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB422_6:
	ret;

}
	// .globl	fusion_720
.visible .entry fusion_720(
	.param .u64 fusion_720_param_0,
	.param .u64 fusion_720_param_1,
	.param .u64 fusion_720_param_2,
	.param .u64 fusion_720_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_720_param_0];
	ld.param.u64 	%rd9, [fusion_720_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_720_param_1];
	ld.param.u64 	%rd11, [fusion_720_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB423_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB423_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB423_11;
	bra.uni 	LBB423_3;
LBB423_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB423_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB423_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB423_12;
	bra.uni 	LBB423_5;
LBB423_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB423_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB423_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB423_13;
	bra.uni 	LBB423_7;
LBB423_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB423_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB423_10;
	@%p11 bra 	LBB423_10;
	@%p12 bra 	LBB423_14;
	bra.uni 	LBB423_10;
LBB423_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB423_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_719
.visible .entry fusion_719(
	.param .u64 fusion_719_param_0,
	.param .u64 fusion_719_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_719_param_0];
	ld.param.u64 	%rd6, [fusion_719_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB424_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB424_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0254;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB424_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB424_4:
	ret;

}
	// .globl	fusion_718
.visible .entry fusion_718(
	.param .u64 fusion_718_param_0,
	.param .u64 fusion_718_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_718_param_0];
	ld.param.u64 	%rd2, [fusion_718_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_717
.visible .entry fusion_717(
	.param .u64 fusion_717_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot426[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot426;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_717_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB426_9;
	bra.uni 	LBB426_1;
LBB426_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB426_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB426_10;
	bra.uni 	LBB426_2;
LBB426_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB426_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB426_11;
	bra.uni 	LBB426_3;
LBB426_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB426_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB426_12;
	bra.uni 	LBB426_4;
LBB426_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB426_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB426_13;
	bra.uni 	LBB426_5;
LBB426_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB426_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB426_14;
	bra.uni 	LBB426_6;
LBB426_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB426_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0255;
	@%p8 bra 	LBB426_15;
	bra.uni 	LBB426_7;
LBB426_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB426_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB426_16;
	bra.uni 	LBB426_8;
LBB426_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB426_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB426_8:
	ret;

}
	// .globl	fusion_716
.visible .entry fusion_716(
	.param .u64 fusion_716_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_716_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_715
.visible .entry fusion_715(
	.param .u64 fusion_715_param_0,
	.param .u64 fusion_715_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot428[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot428;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_715_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB428_7;
	bra.uni 	LBB428_1;
LBB428_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB428_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB428_8;
	bra.uni 	LBB428_2;
LBB428_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB428_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB428_9;
	bra.uni 	LBB428_3;
LBB428_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB428_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB428_10;
	bra.uni 	LBB428_4;
LBB428_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB428_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0256;
	@%p6 bra 	LBB428_11;
	bra.uni 	LBB428_5;
LBB428_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB428_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB428_12;
	bra.uni 	LBB428_6;
LBB428_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB428_6;
	ld.param.u64 	%rd7, [fusion_715_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB428_6:
	ret;

}
	// .globl	fusion_713
.visible .entry fusion_713(
	.param .u64 fusion_713_param_0,
	.param .u64 fusion_713_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot429[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot429;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_713_param_0];
	ld.param.u64 	%rd9, [fusion_713_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB429_7;
	bra.uni 	LBB429_1;
LBB429_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB429_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB429_8;
	bra.uni 	LBB429_2;
LBB429_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB429_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB429_9;
	bra.uni 	LBB429_3;
LBB429_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB429_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB429_10;
	bra.uni 	LBB429_4;
LBB429_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB429_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0257;
	@%p6 bra 	LBB429_11;
	bra.uni 	LBB429_5;
LBB429_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB429_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB429_12;
	bra.uni 	LBB429_6;
LBB429_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB429_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB429_6:
	ret;

}
	// .globl	fusion_712
.visible .entry fusion_712(
	.param .u64 fusion_712_param_0,
	.param .u64 fusion_712_param_1,
	.param .u64 fusion_712_param_2,
	.param .u64 fusion_712_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_712_param_0];
	ld.param.u64 	%rd2, [fusion_712_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_712_param_1];
	ld.param.u64 	%rd5, [fusion_712_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_711
.visible .entry fusion_711(
	.param .u64 fusion_711_param_0,
	.param .u64 fusion_711_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_711_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0258;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB431_2;
	bra.uni 	LBB431_1;
LBB431_2:
	ld.param.u64 	%rd3, [fusion_711_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB431_1:
	ret;

}
	// .globl	fusion_1276
.visible .entry fusion_1276(
	.param .u64 fusion_1276_param_0,
	.param .u64 fusion_1276_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot432[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot432;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1276_param_0];
	ld.param.u64 	%rd6, [fusion_1276_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0259;
	@%p1 bra 	LBB432_3;
	bra.uni 	LBB432_1;
LBB432_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB432_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB432_4;
	bra.uni 	LBB432_2;
LBB432_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB432_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB432_2:
	ret;

}
	// .globl	fusion_708
.visible .entry fusion_708(
	.param .u64 fusion_708_param_0,
	.param .u64 fusion_708_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_708_param_0];
	ld.param.u64 	%rd2, [fusion_708_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_12818
.visible .entry add_12818(
	.param .u64 add_12818_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_12818_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB434_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB434_2:
	ret;

}
	// .globl	fusion_707
.visible .entry fusion_707(
	.param .u64 fusion_707_param_0,
	.param .u64 fusion_707_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot435[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot435;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_707_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB435_10;
	bra.uni 	LBB435_1;
LBB435_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB435_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB435_11;
	bra.uni 	LBB435_2;
LBB435_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB435_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB435_12;
	bra.uni 	LBB435_3;
LBB435_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB435_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB435_13;
	bra.uni 	LBB435_4;
LBB435_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB435_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB435_14;
	bra.uni 	LBB435_5;
LBB435_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB435_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB435_15;
	bra.uni 	LBB435_6;
LBB435_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB435_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB435_16;
	bra.uni 	LBB435_7;
LBB435_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB435_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0260;
	@%p9 bra 	LBB435_17;
	bra.uni 	LBB435_8;
LBB435_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB435_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB435_18;
	bra.uni 	LBB435_9;
LBB435_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB435_9;
	ld.param.u64 	%rd7, [fusion_707_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB435_9:
	ret;

}
	// .globl	fusion_705
.visible .entry fusion_705(
	.param .u64 fusion_705_param_0,
	.param .u64 fusion_705_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot436[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot436;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_705_param_0];
	ld.param.u64 	%rd9, [fusion_705_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB436_10;
	bra.uni 	LBB436_1;
LBB436_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB436_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB436_11;
	bra.uni 	LBB436_2;
LBB436_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB436_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB436_12;
	bra.uni 	LBB436_3;
LBB436_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB436_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB436_13;
	bra.uni 	LBB436_4;
LBB436_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB436_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB436_14;
	bra.uni 	LBB436_5;
LBB436_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB436_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB436_15;
	bra.uni 	LBB436_6;
LBB436_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB436_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB436_16;
	bra.uni 	LBB436_7;
LBB436_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB436_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0261;
	@%p9 bra 	LBB436_17;
	bra.uni 	LBB436_8;
LBB436_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB436_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB436_18;
	bra.uni 	LBB436_9;
LBB436_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB436_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB436_9:
	ret;

}
	// .globl	fusion_704
.visible .entry fusion_704(
	.param .u64 fusion_704_param_0,
	.param .u64 fusion_704_param_1,
	.param .u64 fusion_704_param_2,
	.param .u64 fusion_704_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_704_param_0];
	ld.param.u64 	%rd2, [fusion_704_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_704_param_1];
	ld.param.u64 	%rd5, [fusion_704_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_703
.visible .entry fusion_703(
	.param .u64 fusion_703_param_0,
	.param .u64 fusion_703_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_703_param_0];
	ld.param.u64 	%rd6, [fusion_703_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB438_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB438_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0262;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB438_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB438_4:
	ret;

}
	// .globl	fusion_1277
.visible .entry fusion_1277(
	.param .u64 fusion_1277_param_0,
	.param .u64 fusion_1277_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot439[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot439;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1277_param_0];
	ld.param.u64 	%rd6, [fusion_1277_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0263;
	@%p1 bra 	LBB439_3;
	bra.uni 	LBB439_1;
LBB439_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB439_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB439_4;
	bra.uni 	LBB439_2;
LBB439_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB439_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB439_2:
	ret;

}
	// .globl	fusion_700
.visible .entry fusion_700(
	.param .u64 fusion_700_param_0,
	.param .u64 fusion_700_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_700_param_0];
	ld.param.u64 	%rd2, [fusion_700_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_699
.visible .entry fusion_699(
	.param .u64 fusion_699_param_0,
	.param .u64 fusion_699_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot441[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot441;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_699_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB441_7;
	bra.uni 	LBB441_1;
LBB441_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB441_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB441_8;
	bra.uni 	LBB441_2;
LBB441_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB441_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB441_9;
	bra.uni 	LBB441_3;
LBB441_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB441_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB441_10;
	bra.uni 	LBB441_4;
LBB441_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB441_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0264;
	@%p6 bra 	LBB441_11;
	bra.uni 	LBB441_5;
LBB441_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB441_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB441_12;
	bra.uni 	LBB441_6;
LBB441_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB441_6;
	ld.param.u64 	%rd7, [fusion_699_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB441_6:
	ret;

}
	// .globl	fusion_697
.visible .entry fusion_697(
	.param .u64 fusion_697_param_0,
	.param .u64 fusion_697_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot442[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot442;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_697_param_0];
	ld.param.u64 	%rd9, [fusion_697_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB442_7;
	bra.uni 	LBB442_1;
LBB442_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB442_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB442_8;
	bra.uni 	LBB442_2;
LBB442_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB442_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB442_9;
	bra.uni 	LBB442_3;
LBB442_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB442_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB442_10;
	bra.uni 	LBB442_4;
LBB442_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB442_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0265;
	@%p6 bra 	LBB442_11;
	bra.uni 	LBB442_5;
LBB442_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB442_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB442_12;
	bra.uni 	LBB442_6;
LBB442_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB442_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB442_6:
	ret;

}
	// .globl	fusion_696
.visible .entry fusion_696(
	.param .u64 fusion_696_param_0,
	.param .u64 fusion_696_param_1,
	.param .u64 fusion_696_param_2,
	.param .u64 fusion_696_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_696_param_0];
	ld.param.u64 	%rd9, [fusion_696_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_696_param_1];
	ld.param.u64 	%rd11, [fusion_696_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB443_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB443_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB443_11;
	bra.uni 	LBB443_3;
LBB443_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB443_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB443_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB443_12;
	bra.uni 	LBB443_5;
LBB443_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB443_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB443_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB443_13;
	bra.uni 	LBB443_7;
LBB443_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB443_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB443_10;
	@%p11 bra 	LBB443_10;
	@%p12 bra 	LBB443_14;
	bra.uni 	LBB443_10;
LBB443_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB443_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_695
.visible .entry fusion_695(
	.param .u64 fusion_695_param_0,
	.param .u64 fusion_695_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_695_param_0];
	ld.param.u64 	%rd6, [fusion_695_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB444_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB444_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0266;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB444_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB444_4:
	ret;

}
	// .globl	fusion_694
.visible .entry fusion_694(
	.param .u64 fusion_694_param_0,
	.param .u64 fusion_694_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_694_param_0];
	ld.param.u64 	%rd2, [fusion_694_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_693
.visible .entry fusion_693(
	.param .u64 fusion_693_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot446[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot446;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_693_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB446_9;
	bra.uni 	LBB446_1;
LBB446_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB446_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB446_10;
	bra.uni 	LBB446_2;
LBB446_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB446_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB446_11;
	bra.uni 	LBB446_3;
LBB446_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB446_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB446_12;
	bra.uni 	LBB446_4;
LBB446_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB446_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB446_13;
	bra.uni 	LBB446_5;
LBB446_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB446_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB446_14;
	bra.uni 	LBB446_6;
LBB446_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB446_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0267;
	@%p8 bra 	LBB446_15;
	bra.uni 	LBB446_7;
LBB446_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB446_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB446_16;
	bra.uni 	LBB446_8;
LBB446_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB446_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB446_8:
	ret;

}
	// .globl	fusion_692
.visible .entry fusion_692(
	.param .u64 fusion_692_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_692_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_691
.visible .entry fusion_691(
	.param .u64 fusion_691_param_0,
	.param .u64 fusion_691_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot448[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot448;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_691_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB448_7;
	bra.uni 	LBB448_1;
LBB448_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB448_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB448_8;
	bra.uni 	LBB448_2;
LBB448_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB448_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB448_9;
	bra.uni 	LBB448_3;
LBB448_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB448_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB448_10;
	bra.uni 	LBB448_4;
LBB448_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB448_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0268;
	@%p6 bra 	LBB448_11;
	bra.uni 	LBB448_5;
LBB448_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB448_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB448_12;
	bra.uni 	LBB448_6;
LBB448_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB448_6;
	ld.param.u64 	%rd7, [fusion_691_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB448_6:
	ret;

}
	// .globl	fusion_689
.visible .entry fusion_689(
	.param .u64 fusion_689_param_0,
	.param .u64 fusion_689_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot449[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot449;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_689_param_0];
	ld.param.u64 	%rd9, [fusion_689_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB449_7;
	bra.uni 	LBB449_1;
LBB449_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB449_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB449_8;
	bra.uni 	LBB449_2;
LBB449_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB449_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB449_9;
	bra.uni 	LBB449_3;
LBB449_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB449_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB449_10;
	bra.uni 	LBB449_4;
LBB449_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB449_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0269;
	@%p6 bra 	LBB449_11;
	bra.uni 	LBB449_5;
LBB449_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB449_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB449_12;
	bra.uni 	LBB449_6;
LBB449_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB449_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB449_6:
	ret;

}
	// .globl	fusion_688
.visible .entry fusion_688(
	.param .u64 fusion_688_param_0,
	.param .u64 fusion_688_param_1,
	.param .u64 fusion_688_param_2,
	.param .u64 fusion_688_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_688_param_0];
	ld.param.u64 	%rd2, [fusion_688_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_688_param_1];
	ld.param.u64 	%rd5, [fusion_688_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_687
.visible .entry fusion_687(
	.param .u64 fusion_687_param_0,
	.param .u64 fusion_687_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_687_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0270;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB451_2;
	bra.uni 	LBB451_1;
LBB451_2:
	ld.param.u64 	%rd3, [fusion_687_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB451_1:
	ret;

}
	// .globl	fusion_1278
.visible .entry fusion_1278(
	.param .u64 fusion_1278_param_0,
	.param .u64 fusion_1278_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot452[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot452;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1278_param_0];
	ld.param.u64 	%rd6, [fusion_1278_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0271;
	@%p1 bra 	LBB452_3;
	bra.uni 	LBB452_1;
LBB452_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB452_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB452_4;
	bra.uni 	LBB452_2;
LBB452_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB452_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB452_2:
	ret;

}
	// .globl	fusion_684
.visible .entry fusion_684(
	.param .u64 fusion_684_param_0,
	.param .u64 fusion_684_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_684_param_0];
	ld.param.u64 	%rd2, [fusion_684_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_13022
.visible .entry add_13022(
	.param .u64 add_13022_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_13022_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB454_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB454_2:
	ret;

}
	// .globl	fusion_683
.visible .entry fusion_683(
	.param .u64 fusion_683_param_0,
	.param .u64 fusion_683_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot455[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot455;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_683_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB455_10;
	bra.uni 	LBB455_1;
LBB455_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB455_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB455_11;
	bra.uni 	LBB455_2;
LBB455_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB455_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB455_12;
	bra.uni 	LBB455_3;
LBB455_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB455_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB455_13;
	bra.uni 	LBB455_4;
LBB455_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB455_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB455_14;
	bra.uni 	LBB455_5;
LBB455_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB455_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB455_15;
	bra.uni 	LBB455_6;
LBB455_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB455_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB455_16;
	bra.uni 	LBB455_7;
LBB455_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB455_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0272;
	@%p9 bra 	LBB455_17;
	bra.uni 	LBB455_8;
LBB455_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB455_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB455_18;
	bra.uni 	LBB455_9;
LBB455_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB455_9;
	ld.param.u64 	%rd7, [fusion_683_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB455_9:
	ret;

}
	// .globl	fusion_681
.visible .entry fusion_681(
	.param .u64 fusion_681_param_0,
	.param .u64 fusion_681_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot456[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot456;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_681_param_0];
	ld.param.u64 	%rd9, [fusion_681_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB456_10;
	bra.uni 	LBB456_1;
LBB456_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB456_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB456_11;
	bra.uni 	LBB456_2;
LBB456_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB456_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB456_12;
	bra.uni 	LBB456_3;
LBB456_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB456_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB456_13;
	bra.uni 	LBB456_4;
LBB456_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB456_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB456_14;
	bra.uni 	LBB456_5;
LBB456_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB456_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB456_15;
	bra.uni 	LBB456_6;
LBB456_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB456_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB456_16;
	bra.uni 	LBB456_7;
LBB456_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB456_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0273;
	@%p9 bra 	LBB456_17;
	bra.uni 	LBB456_8;
LBB456_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB456_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB456_18;
	bra.uni 	LBB456_9;
LBB456_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB456_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB456_9:
	ret;

}
	// .globl	fusion_680
.visible .entry fusion_680(
	.param .u64 fusion_680_param_0,
	.param .u64 fusion_680_param_1,
	.param .u64 fusion_680_param_2,
	.param .u64 fusion_680_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_680_param_0];
	ld.param.u64 	%rd2, [fusion_680_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_680_param_1];
	ld.param.u64 	%rd5, [fusion_680_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_679
.visible .entry fusion_679(
	.param .u64 fusion_679_param_0,
	.param .u64 fusion_679_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_679_param_0];
	ld.param.u64 	%rd6, [fusion_679_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB458_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB458_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0274;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB458_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB458_4:
	ret;

}
	// .globl	fusion_1279
.visible .entry fusion_1279(
	.param .u64 fusion_1279_param_0,
	.param .u64 fusion_1279_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot459[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot459;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1279_param_0];
	ld.param.u64 	%rd6, [fusion_1279_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0275;
	@%p1 bra 	LBB459_3;
	bra.uni 	LBB459_1;
LBB459_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB459_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB459_4;
	bra.uni 	LBB459_2;
LBB459_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB459_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB459_2:
	ret;

}
	// .globl	fusion_676
.visible .entry fusion_676(
	.param .u64 fusion_676_param_0,
	.param .u64 fusion_676_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_676_param_0];
	ld.param.u64 	%rd2, [fusion_676_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_675
.visible .entry fusion_675(
	.param .u64 fusion_675_param_0,
	.param .u64 fusion_675_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot461[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot461;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_675_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB461_7;
	bra.uni 	LBB461_1;
LBB461_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB461_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB461_8;
	bra.uni 	LBB461_2;
LBB461_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB461_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB461_9;
	bra.uni 	LBB461_3;
LBB461_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB461_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB461_10;
	bra.uni 	LBB461_4;
LBB461_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB461_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0276;
	@%p6 bra 	LBB461_11;
	bra.uni 	LBB461_5;
LBB461_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB461_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB461_12;
	bra.uni 	LBB461_6;
LBB461_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB461_6;
	ld.param.u64 	%rd7, [fusion_675_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB461_6:
	ret;

}
	// .globl	fusion_673
.visible .entry fusion_673(
	.param .u64 fusion_673_param_0,
	.param .u64 fusion_673_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot462[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot462;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_673_param_0];
	ld.param.u64 	%rd9, [fusion_673_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB462_7;
	bra.uni 	LBB462_1;
LBB462_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB462_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB462_8;
	bra.uni 	LBB462_2;
LBB462_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB462_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB462_9;
	bra.uni 	LBB462_3;
LBB462_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB462_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB462_10;
	bra.uni 	LBB462_4;
LBB462_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB462_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0277;
	@%p6 bra 	LBB462_11;
	bra.uni 	LBB462_5;
LBB462_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB462_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB462_12;
	bra.uni 	LBB462_6;
LBB462_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB462_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB462_6:
	ret;

}
	// .globl	fusion_672
.visible .entry fusion_672(
	.param .u64 fusion_672_param_0,
	.param .u64 fusion_672_param_1,
	.param .u64 fusion_672_param_2,
	.param .u64 fusion_672_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_672_param_0];
	ld.param.u64 	%rd9, [fusion_672_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_672_param_1];
	ld.param.u64 	%rd11, [fusion_672_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB463_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB463_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB463_11;
	bra.uni 	LBB463_3;
LBB463_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB463_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB463_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB463_12;
	bra.uni 	LBB463_5;
LBB463_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB463_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB463_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB463_13;
	bra.uni 	LBB463_7;
LBB463_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB463_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB463_10;
	@%p11 bra 	LBB463_10;
	@%p12 bra 	LBB463_14;
	bra.uni 	LBB463_10;
LBB463_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB463_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_671
.visible .entry fusion_671(
	.param .u64 fusion_671_param_0,
	.param .u64 fusion_671_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_671_param_0];
	ld.param.u64 	%rd6, [fusion_671_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB464_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB464_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0278;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB464_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB464_4:
	ret;

}
	// .globl	fusion_670
.visible .entry fusion_670(
	.param .u64 fusion_670_param_0,
	.param .u64 fusion_670_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_670_param_0];
	ld.param.u64 	%rd2, [fusion_670_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_669
.visible .entry fusion_669(
	.param .u64 fusion_669_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot466[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot466;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_669_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB466_9;
	bra.uni 	LBB466_1;
LBB466_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB466_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB466_10;
	bra.uni 	LBB466_2;
LBB466_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB466_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB466_11;
	bra.uni 	LBB466_3;
LBB466_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB466_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB466_12;
	bra.uni 	LBB466_4;
LBB466_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB466_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB466_13;
	bra.uni 	LBB466_5;
LBB466_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB466_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB466_14;
	bra.uni 	LBB466_6;
LBB466_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB466_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0279;
	@%p8 bra 	LBB466_15;
	bra.uni 	LBB466_7;
LBB466_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB466_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB466_16;
	bra.uni 	LBB466_8;
LBB466_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB466_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB466_8:
	ret;

}
	// .globl	fusion_668
.visible .entry fusion_668(
	.param .u64 fusion_668_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_668_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_667
.visible .entry fusion_667(
	.param .u64 fusion_667_param_0,
	.param .u64 fusion_667_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot468[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot468;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_667_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB468_7;
	bra.uni 	LBB468_1;
LBB468_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB468_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB468_8;
	bra.uni 	LBB468_2;
LBB468_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB468_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB468_9;
	bra.uni 	LBB468_3;
LBB468_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB468_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB468_10;
	bra.uni 	LBB468_4;
LBB468_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB468_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0280;
	@%p6 bra 	LBB468_11;
	bra.uni 	LBB468_5;
LBB468_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB468_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB468_12;
	bra.uni 	LBB468_6;
LBB468_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB468_6;
	ld.param.u64 	%rd7, [fusion_667_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB468_6:
	ret;

}
	// .globl	fusion_665
.visible .entry fusion_665(
	.param .u64 fusion_665_param_0,
	.param .u64 fusion_665_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot469[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot469;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_665_param_0];
	ld.param.u64 	%rd9, [fusion_665_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB469_7;
	bra.uni 	LBB469_1;
LBB469_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB469_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB469_8;
	bra.uni 	LBB469_2;
LBB469_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB469_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB469_9;
	bra.uni 	LBB469_3;
LBB469_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB469_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB469_10;
	bra.uni 	LBB469_4;
LBB469_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB469_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0281;
	@%p6 bra 	LBB469_11;
	bra.uni 	LBB469_5;
LBB469_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB469_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB469_12;
	bra.uni 	LBB469_6;
LBB469_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB469_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB469_6:
	ret;

}
	// .globl	fusion_664
.visible .entry fusion_664(
	.param .u64 fusion_664_param_0,
	.param .u64 fusion_664_param_1,
	.param .u64 fusion_664_param_2,
	.param .u64 fusion_664_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_664_param_0];
	ld.param.u64 	%rd2, [fusion_664_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_664_param_1];
	ld.param.u64 	%rd5, [fusion_664_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_663
.visible .entry fusion_663(
	.param .u64 fusion_663_param_0,
	.param .u64 fusion_663_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_663_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0282;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB471_2;
	bra.uni 	LBB471_1;
LBB471_2:
	ld.param.u64 	%rd3, [fusion_663_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB471_1:
	ret;

}
	// .globl	fusion_1280
.visible .entry fusion_1280(
	.param .u64 fusion_1280_param_0,
	.param .u64 fusion_1280_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot472[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot472;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1280_param_0];
	ld.param.u64 	%rd6, [fusion_1280_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0283;
	@%p1 bra 	LBB472_3;
	bra.uni 	LBB472_1;
LBB472_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB472_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB472_4;
	bra.uni 	LBB472_2;
LBB472_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB472_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB472_2:
	ret;

}
	// .globl	fusion_660
.visible .entry fusion_660(
	.param .u64 fusion_660_param_0,
	.param .u64 fusion_660_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_660_param_0];
	ld.param.u64 	%rd2, [fusion_660_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_13226
.visible .entry add_13226(
	.param .u64 add_13226_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_13226_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB474_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB474_2:
	ret;

}
	// .globl	fusion_659
.visible .entry fusion_659(
	.param .u64 fusion_659_param_0,
	.param .u64 fusion_659_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot475[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot475;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_659_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB475_10;
	bra.uni 	LBB475_1;
LBB475_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB475_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB475_11;
	bra.uni 	LBB475_2;
LBB475_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB475_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB475_12;
	bra.uni 	LBB475_3;
LBB475_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB475_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB475_13;
	bra.uni 	LBB475_4;
LBB475_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB475_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB475_14;
	bra.uni 	LBB475_5;
LBB475_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB475_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB475_15;
	bra.uni 	LBB475_6;
LBB475_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB475_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB475_16;
	bra.uni 	LBB475_7;
LBB475_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB475_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0284;
	@%p9 bra 	LBB475_17;
	bra.uni 	LBB475_8;
LBB475_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB475_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB475_18;
	bra.uni 	LBB475_9;
LBB475_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB475_9;
	ld.param.u64 	%rd7, [fusion_659_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB475_9:
	ret;

}
	// .globl	fusion_657
.visible .entry fusion_657(
	.param .u64 fusion_657_param_0,
	.param .u64 fusion_657_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot476[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot476;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_657_param_0];
	ld.param.u64 	%rd9, [fusion_657_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB476_10;
	bra.uni 	LBB476_1;
LBB476_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB476_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB476_11;
	bra.uni 	LBB476_2;
LBB476_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB476_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB476_12;
	bra.uni 	LBB476_3;
LBB476_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB476_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB476_13;
	bra.uni 	LBB476_4;
LBB476_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB476_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB476_14;
	bra.uni 	LBB476_5;
LBB476_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB476_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB476_15;
	bra.uni 	LBB476_6;
LBB476_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB476_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB476_16;
	bra.uni 	LBB476_7;
LBB476_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB476_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0285;
	@%p9 bra 	LBB476_17;
	bra.uni 	LBB476_8;
LBB476_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB476_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB476_18;
	bra.uni 	LBB476_9;
LBB476_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB476_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB476_9:
	ret;

}
	// .globl	fusion_656
.visible .entry fusion_656(
	.param .u64 fusion_656_param_0,
	.param .u64 fusion_656_param_1,
	.param .u64 fusion_656_param_2,
	.param .u64 fusion_656_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_656_param_0];
	ld.param.u64 	%rd2, [fusion_656_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_656_param_1];
	ld.param.u64 	%rd5, [fusion_656_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_655
.visible .entry fusion_655(
	.param .u64 fusion_655_param_0,
	.param .u64 fusion_655_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_655_param_0];
	ld.param.u64 	%rd6, [fusion_655_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB478_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB478_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0286;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB478_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB478_4:
	ret;

}
	// .globl	fusion_1281
.visible .entry fusion_1281(
	.param .u64 fusion_1281_param_0,
	.param .u64 fusion_1281_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot479[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot479;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1281_param_0];
	ld.param.u64 	%rd6, [fusion_1281_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0287;
	@%p1 bra 	LBB479_3;
	bra.uni 	LBB479_1;
LBB479_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB479_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB479_4;
	bra.uni 	LBB479_2;
LBB479_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB479_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB479_2:
	ret;

}
	// .globl	fusion_652
.visible .entry fusion_652(
	.param .u64 fusion_652_param_0,
	.param .u64 fusion_652_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_652_param_0];
	ld.param.u64 	%rd2, [fusion_652_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_651
.visible .entry fusion_651(
	.param .u64 fusion_651_param_0,
	.param .u64 fusion_651_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot481[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot481;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_651_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB481_7;
	bra.uni 	LBB481_1;
LBB481_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB481_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB481_8;
	bra.uni 	LBB481_2;
LBB481_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB481_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB481_9;
	bra.uni 	LBB481_3;
LBB481_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB481_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB481_10;
	bra.uni 	LBB481_4;
LBB481_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB481_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0288;
	@%p6 bra 	LBB481_11;
	bra.uni 	LBB481_5;
LBB481_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB481_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB481_12;
	bra.uni 	LBB481_6;
LBB481_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB481_6;
	ld.param.u64 	%rd7, [fusion_651_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB481_6:
	ret;

}
	// .globl	fusion_649
.visible .entry fusion_649(
	.param .u64 fusion_649_param_0,
	.param .u64 fusion_649_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot482[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot482;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_649_param_0];
	ld.param.u64 	%rd9, [fusion_649_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB482_7;
	bra.uni 	LBB482_1;
LBB482_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB482_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB482_8;
	bra.uni 	LBB482_2;
LBB482_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB482_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB482_9;
	bra.uni 	LBB482_3;
LBB482_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB482_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB482_10;
	bra.uni 	LBB482_4;
LBB482_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB482_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0289;
	@%p6 bra 	LBB482_11;
	bra.uni 	LBB482_5;
LBB482_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB482_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB482_12;
	bra.uni 	LBB482_6;
LBB482_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB482_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB482_6:
	ret;

}
	// .globl	fusion_648
.visible .entry fusion_648(
	.param .u64 fusion_648_param_0,
	.param .u64 fusion_648_param_1,
	.param .u64 fusion_648_param_2,
	.param .u64 fusion_648_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_648_param_0];
	ld.param.u64 	%rd9, [fusion_648_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_648_param_1];
	ld.param.u64 	%rd11, [fusion_648_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB483_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB483_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB483_11;
	bra.uni 	LBB483_3;
LBB483_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB483_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB483_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB483_12;
	bra.uni 	LBB483_5;
LBB483_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB483_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB483_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB483_13;
	bra.uni 	LBB483_7;
LBB483_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB483_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB483_10;
	@%p11 bra 	LBB483_10;
	@%p12 bra 	LBB483_14;
	bra.uni 	LBB483_10;
LBB483_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB483_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_647
.visible .entry fusion_647(
	.param .u64 fusion_647_param_0,
	.param .u64 fusion_647_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_647_param_0];
	ld.param.u64 	%rd6, [fusion_647_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB484_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB484_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0290;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB484_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB484_4:
	ret;

}
	// .globl	fusion_646
.visible .entry fusion_646(
	.param .u64 fusion_646_param_0,
	.param .u64 fusion_646_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_646_param_0];
	ld.param.u64 	%rd2, [fusion_646_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_645
.visible .entry fusion_645(
	.param .u64 fusion_645_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot486[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot486;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_645_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB486_9;
	bra.uni 	LBB486_1;
LBB486_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB486_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB486_10;
	bra.uni 	LBB486_2;
LBB486_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB486_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB486_11;
	bra.uni 	LBB486_3;
LBB486_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB486_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB486_12;
	bra.uni 	LBB486_4;
LBB486_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB486_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB486_13;
	bra.uni 	LBB486_5;
LBB486_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB486_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB486_14;
	bra.uni 	LBB486_6;
LBB486_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB486_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0291;
	@%p8 bra 	LBB486_15;
	bra.uni 	LBB486_7;
LBB486_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB486_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB486_16;
	bra.uni 	LBB486_8;
LBB486_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB486_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB486_8:
	ret;

}
	// .globl	fusion_644
.visible .entry fusion_644(
	.param .u64 fusion_644_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_644_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_643
.visible .entry fusion_643(
	.param .u64 fusion_643_param_0,
	.param .u64 fusion_643_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot488[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot488;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_643_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB488_7;
	bra.uni 	LBB488_1;
LBB488_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB488_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB488_8;
	bra.uni 	LBB488_2;
LBB488_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB488_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB488_9;
	bra.uni 	LBB488_3;
LBB488_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB488_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB488_10;
	bra.uni 	LBB488_4;
LBB488_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB488_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0292;
	@%p6 bra 	LBB488_11;
	bra.uni 	LBB488_5;
LBB488_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB488_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB488_12;
	bra.uni 	LBB488_6;
LBB488_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB488_6;
	ld.param.u64 	%rd7, [fusion_643_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB488_6:
	ret;

}
	// .globl	fusion_641
.visible .entry fusion_641(
	.param .u64 fusion_641_param_0,
	.param .u64 fusion_641_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot489[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot489;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_641_param_0];
	ld.param.u64 	%rd9, [fusion_641_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB489_7;
	bra.uni 	LBB489_1;
LBB489_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB489_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB489_8;
	bra.uni 	LBB489_2;
LBB489_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB489_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB489_9;
	bra.uni 	LBB489_3;
LBB489_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB489_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB489_10;
	bra.uni 	LBB489_4;
LBB489_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB489_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0293;
	@%p6 bra 	LBB489_11;
	bra.uni 	LBB489_5;
LBB489_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB489_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB489_12;
	bra.uni 	LBB489_6;
LBB489_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB489_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB489_6:
	ret;

}
	// .globl	fusion_640
.visible .entry fusion_640(
	.param .u64 fusion_640_param_0,
	.param .u64 fusion_640_param_1,
	.param .u64 fusion_640_param_2,
	.param .u64 fusion_640_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_640_param_0];
	ld.param.u64 	%rd2, [fusion_640_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_640_param_1];
	ld.param.u64 	%rd5, [fusion_640_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_639
.visible .entry fusion_639(
	.param .u64 fusion_639_param_0,
	.param .u64 fusion_639_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_639_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0294;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB491_2;
	bra.uni 	LBB491_1;
LBB491_2:
	ld.param.u64 	%rd3, [fusion_639_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB491_1:
	ret;

}
	// .globl	fusion_1282
.visible .entry fusion_1282(
	.param .u64 fusion_1282_param_0,
	.param .u64 fusion_1282_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot492[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot492;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1282_param_0];
	ld.param.u64 	%rd6, [fusion_1282_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0295;
	@%p1 bra 	LBB492_3;
	bra.uni 	LBB492_1;
LBB492_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB492_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB492_4;
	bra.uni 	LBB492_2;
LBB492_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB492_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB492_2:
	ret;

}
	// .globl	fusion_636
.visible .entry fusion_636(
	.param .u64 fusion_636_param_0,
	.param .u64 fusion_636_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_636_param_0];
	ld.param.u64 	%rd2, [fusion_636_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_13430
.visible .entry add_13430(
	.param .u64 add_13430_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_13430_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB494_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB494_2:
	ret;

}
	// .globl	fusion_635
.visible .entry fusion_635(
	.param .u64 fusion_635_param_0,
	.param .u64 fusion_635_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot495[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot495;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_635_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB495_10;
	bra.uni 	LBB495_1;
LBB495_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB495_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB495_11;
	bra.uni 	LBB495_2;
LBB495_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB495_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB495_12;
	bra.uni 	LBB495_3;
LBB495_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB495_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB495_13;
	bra.uni 	LBB495_4;
LBB495_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB495_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB495_14;
	bra.uni 	LBB495_5;
LBB495_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB495_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB495_15;
	bra.uni 	LBB495_6;
LBB495_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB495_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB495_16;
	bra.uni 	LBB495_7;
LBB495_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB495_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0296;
	@%p9 bra 	LBB495_17;
	bra.uni 	LBB495_8;
LBB495_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB495_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB495_18;
	bra.uni 	LBB495_9;
LBB495_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB495_9;
	ld.param.u64 	%rd7, [fusion_635_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB495_9:
	ret;

}
	// .globl	fusion_633
.visible .entry fusion_633(
	.param .u64 fusion_633_param_0,
	.param .u64 fusion_633_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot496[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot496;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_633_param_0];
	ld.param.u64 	%rd9, [fusion_633_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB496_10;
	bra.uni 	LBB496_1;
LBB496_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB496_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB496_11;
	bra.uni 	LBB496_2;
LBB496_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB496_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB496_12;
	bra.uni 	LBB496_3;
LBB496_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB496_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB496_13;
	bra.uni 	LBB496_4;
LBB496_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB496_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB496_14;
	bra.uni 	LBB496_5;
LBB496_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB496_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB496_15;
	bra.uni 	LBB496_6;
LBB496_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB496_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB496_16;
	bra.uni 	LBB496_7;
LBB496_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB496_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0297;
	@%p9 bra 	LBB496_17;
	bra.uni 	LBB496_8;
LBB496_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB496_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB496_18;
	bra.uni 	LBB496_9;
LBB496_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB496_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB496_9:
	ret;

}
	// .globl	fusion_632
.visible .entry fusion_632(
	.param .u64 fusion_632_param_0,
	.param .u64 fusion_632_param_1,
	.param .u64 fusion_632_param_2,
	.param .u64 fusion_632_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_632_param_0];
	ld.param.u64 	%rd2, [fusion_632_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_632_param_1];
	ld.param.u64 	%rd5, [fusion_632_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_631
.visible .entry fusion_631(
	.param .u64 fusion_631_param_0,
	.param .u64 fusion_631_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_631_param_0];
	ld.param.u64 	%rd6, [fusion_631_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB498_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB498_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0298;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB498_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB498_4:
	ret;

}
	// .globl	fusion_1283
.visible .entry fusion_1283(
	.param .u64 fusion_1283_param_0,
	.param .u64 fusion_1283_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot499[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot499;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1283_param_0];
	ld.param.u64 	%rd6, [fusion_1283_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0299;
	@%p1 bra 	LBB499_3;
	bra.uni 	LBB499_1;
LBB499_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB499_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB499_4;
	bra.uni 	LBB499_2;
LBB499_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB499_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB499_2:
	ret;

}
	// .globl	fusion_628
.visible .entry fusion_628(
	.param .u64 fusion_628_param_0,
	.param .u64 fusion_628_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_628_param_0];
	ld.param.u64 	%rd2, [fusion_628_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_627
.visible .entry fusion_627(
	.param .u64 fusion_627_param_0,
	.param .u64 fusion_627_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot501[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot501;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_627_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB501_7;
	bra.uni 	LBB501_1;
LBB501_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB501_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB501_8;
	bra.uni 	LBB501_2;
LBB501_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB501_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB501_9;
	bra.uni 	LBB501_3;
LBB501_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB501_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB501_10;
	bra.uni 	LBB501_4;
LBB501_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB501_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0300;
	@%p6 bra 	LBB501_11;
	bra.uni 	LBB501_5;
LBB501_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB501_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB501_12;
	bra.uni 	LBB501_6;
LBB501_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB501_6;
	ld.param.u64 	%rd7, [fusion_627_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB501_6:
	ret;

}
	// .globl	fusion_625
.visible .entry fusion_625(
	.param .u64 fusion_625_param_0,
	.param .u64 fusion_625_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot502[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot502;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_625_param_0];
	ld.param.u64 	%rd9, [fusion_625_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB502_7;
	bra.uni 	LBB502_1;
LBB502_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB502_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB502_8;
	bra.uni 	LBB502_2;
LBB502_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB502_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB502_9;
	bra.uni 	LBB502_3;
LBB502_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB502_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB502_10;
	bra.uni 	LBB502_4;
LBB502_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB502_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0301;
	@%p6 bra 	LBB502_11;
	bra.uni 	LBB502_5;
LBB502_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB502_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB502_12;
	bra.uni 	LBB502_6;
LBB502_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB502_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB502_6:
	ret;

}
	// .globl	fusion_624
.visible .entry fusion_624(
	.param .u64 fusion_624_param_0,
	.param .u64 fusion_624_param_1,
	.param .u64 fusion_624_param_2,
	.param .u64 fusion_624_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_624_param_0];
	ld.param.u64 	%rd9, [fusion_624_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_624_param_1];
	ld.param.u64 	%rd11, [fusion_624_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB503_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB503_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB503_11;
	bra.uni 	LBB503_3;
LBB503_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB503_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB503_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB503_12;
	bra.uni 	LBB503_5;
LBB503_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB503_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB503_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB503_13;
	bra.uni 	LBB503_7;
LBB503_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB503_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB503_10;
	@%p11 bra 	LBB503_10;
	@%p12 bra 	LBB503_14;
	bra.uni 	LBB503_10;
LBB503_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB503_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_623
.visible .entry fusion_623(
	.param .u64 fusion_623_param_0,
	.param .u64 fusion_623_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_623_param_0];
	ld.param.u64 	%rd6, [fusion_623_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB504_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB504_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0302;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB504_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB504_4:
	ret;

}
	// .globl	fusion_622
.visible .entry fusion_622(
	.param .u64 fusion_622_param_0,
	.param .u64 fusion_622_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_622_param_0];
	ld.param.u64 	%rd2, [fusion_622_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_621
.visible .entry fusion_621(
	.param .u64 fusion_621_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot506[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot506;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_621_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB506_9;
	bra.uni 	LBB506_1;
LBB506_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB506_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB506_10;
	bra.uni 	LBB506_2;
LBB506_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB506_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB506_11;
	bra.uni 	LBB506_3;
LBB506_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB506_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB506_12;
	bra.uni 	LBB506_4;
LBB506_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB506_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB506_13;
	bra.uni 	LBB506_5;
LBB506_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB506_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB506_14;
	bra.uni 	LBB506_6;
LBB506_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB506_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0303;
	@%p8 bra 	LBB506_15;
	bra.uni 	LBB506_7;
LBB506_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB506_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB506_16;
	bra.uni 	LBB506_8;
LBB506_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB506_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB506_8:
	ret;

}
	// .globl	fusion_620
.visible .entry fusion_620(
	.param .u64 fusion_620_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_620_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_619
.visible .entry fusion_619(
	.param .u64 fusion_619_param_0,
	.param .u64 fusion_619_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot508[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot508;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_619_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB508_7;
	bra.uni 	LBB508_1;
LBB508_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB508_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB508_8;
	bra.uni 	LBB508_2;
LBB508_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB508_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB508_9;
	bra.uni 	LBB508_3;
LBB508_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB508_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB508_10;
	bra.uni 	LBB508_4;
LBB508_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB508_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0304;
	@%p6 bra 	LBB508_11;
	bra.uni 	LBB508_5;
LBB508_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB508_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB508_12;
	bra.uni 	LBB508_6;
LBB508_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB508_6;
	ld.param.u64 	%rd7, [fusion_619_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB508_6:
	ret;

}
	// .globl	fusion_617
.visible .entry fusion_617(
	.param .u64 fusion_617_param_0,
	.param .u64 fusion_617_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot509[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot509;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_617_param_0];
	ld.param.u64 	%rd9, [fusion_617_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB509_7;
	bra.uni 	LBB509_1;
LBB509_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB509_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB509_8;
	bra.uni 	LBB509_2;
LBB509_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB509_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB509_9;
	bra.uni 	LBB509_3;
LBB509_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB509_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB509_10;
	bra.uni 	LBB509_4;
LBB509_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB509_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0305;
	@%p6 bra 	LBB509_11;
	bra.uni 	LBB509_5;
LBB509_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB509_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB509_12;
	bra.uni 	LBB509_6;
LBB509_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB509_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB509_6:
	ret;

}
	// .globl	fusion_616
.visible .entry fusion_616(
	.param .u64 fusion_616_param_0,
	.param .u64 fusion_616_param_1,
	.param .u64 fusion_616_param_2,
	.param .u64 fusion_616_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_616_param_0];
	ld.param.u64 	%rd2, [fusion_616_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_616_param_1];
	ld.param.u64 	%rd5, [fusion_616_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_615
.visible .entry fusion_615(
	.param .u64 fusion_615_param_0,
	.param .u64 fusion_615_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_615_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0306;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB511_2;
	bra.uni 	LBB511_1;
LBB511_2:
	ld.param.u64 	%rd3, [fusion_615_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB511_1:
	ret;

}
	// .globl	fusion_1284
.visible .entry fusion_1284(
	.param .u64 fusion_1284_param_0,
	.param .u64 fusion_1284_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot512[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot512;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1284_param_0];
	ld.param.u64 	%rd6, [fusion_1284_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0307;
	@%p1 bra 	LBB512_3;
	bra.uni 	LBB512_1;
LBB512_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB512_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB512_4;
	bra.uni 	LBB512_2;
LBB512_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB512_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB512_2:
	ret;

}
	// .globl	fusion_612
.visible .entry fusion_612(
	.param .u64 fusion_612_param_0,
	.param .u64 fusion_612_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_612_param_0];
	ld.param.u64 	%rd2, [fusion_612_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_13634
.visible .entry add_13634(
	.param .u64 add_13634_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_13634_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB514_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB514_2:
	ret;

}
	// .globl	fusion_611
.visible .entry fusion_611(
	.param .u64 fusion_611_param_0,
	.param .u64 fusion_611_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot515[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot515;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_611_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB515_10;
	bra.uni 	LBB515_1;
LBB515_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB515_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB515_11;
	bra.uni 	LBB515_2;
LBB515_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB515_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB515_12;
	bra.uni 	LBB515_3;
LBB515_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB515_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB515_13;
	bra.uni 	LBB515_4;
LBB515_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB515_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB515_14;
	bra.uni 	LBB515_5;
LBB515_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB515_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB515_15;
	bra.uni 	LBB515_6;
LBB515_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB515_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB515_16;
	bra.uni 	LBB515_7;
LBB515_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB515_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0308;
	@%p9 bra 	LBB515_17;
	bra.uni 	LBB515_8;
LBB515_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB515_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB515_18;
	bra.uni 	LBB515_9;
LBB515_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB515_9;
	ld.param.u64 	%rd7, [fusion_611_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB515_9:
	ret;

}
	// .globl	fusion_609
.visible .entry fusion_609(
	.param .u64 fusion_609_param_0,
	.param .u64 fusion_609_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot516[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot516;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_609_param_0];
	ld.param.u64 	%rd9, [fusion_609_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB516_10;
	bra.uni 	LBB516_1;
LBB516_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB516_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB516_11;
	bra.uni 	LBB516_2;
LBB516_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB516_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB516_12;
	bra.uni 	LBB516_3;
LBB516_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB516_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB516_13;
	bra.uni 	LBB516_4;
LBB516_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB516_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB516_14;
	bra.uni 	LBB516_5;
LBB516_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB516_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB516_15;
	bra.uni 	LBB516_6;
LBB516_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB516_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB516_16;
	bra.uni 	LBB516_7;
LBB516_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB516_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0309;
	@%p9 bra 	LBB516_17;
	bra.uni 	LBB516_8;
LBB516_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB516_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB516_18;
	bra.uni 	LBB516_9;
LBB516_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB516_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB516_9:
	ret;

}
	// .globl	fusion_608
.visible .entry fusion_608(
	.param .u64 fusion_608_param_0,
	.param .u64 fusion_608_param_1,
	.param .u64 fusion_608_param_2,
	.param .u64 fusion_608_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_608_param_0];
	ld.param.u64 	%rd2, [fusion_608_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_608_param_1];
	ld.param.u64 	%rd5, [fusion_608_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_607
.visible .entry fusion_607(
	.param .u64 fusion_607_param_0,
	.param .u64 fusion_607_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_607_param_0];
	ld.param.u64 	%rd6, [fusion_607_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB518_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB518_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0310;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB518_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB518_4:
	ret;

}
	// .globl	fusion_1285
.visible .entry fusion_1285(
	.param .u64 fusion_1285_param_0,
	.param .u64 fusion_1285_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot519[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot519;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1285_param_0];
	ld.param.u64 	%rd6, [fusion_1285_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0311;
	@%p1 bra 	LBB519_3;
	bra.uni 	LBB519_1;
LBB519_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB519_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB519_4;
	bra.uni 	LBB519_2;
LBB519_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB519_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB519_2:
	ret;

}
	// .globl	fusion_604
.visible .entry fusion_604(
	.param .u64 fusion_604_param_0,
	.param .u64 fusion_604_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_604_param_0];
	ld.param.u64 	%rd2, [fusion_604_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_603
.visible .entry fusion_603(
	.param .u64 fusion_603_param_0,
	.param .u64 fusion_603_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot521[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot521;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_603_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB521_7;
	bra.uni 	LBB521_1;
LBB521_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB521_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB521_8;
	bra.uni 	LBB521_2;
LBB521_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB521_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB521_9;
	bra.uni 	LBB521_3;
LBB521_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB521_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB521_10;
	bra.uni 	LBB521_4;
LBB521_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB521_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0312;
	@%p6 bra 	LBB521_11;
	bra.uni 	LBB521_5;
LBB521_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB521_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB521_12;
	bra.uni 	LBB521_6;
LBB521_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB521_6;
	ld.param.u64 	%rd7, [fusion_603_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB521_6:
	ret;

}
	// .globl	fusion_601
.visible .entry fusion_601(
	.param .u64 fusion_601_param_0,
	.param .u64 fusion_601_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot522[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot522;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_601_param_0];
	ld.param.u64 	%rd9, [fusion_601_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB522_7;
	bra.uni 	LBB522_1;
LBB522_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB522_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB522_8;
	bra.uni 	LBB522_2;
LBB522_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB522_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB522_9;
	bra.uni 	LBB522_3;
LBB522_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB522_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB522_10;
	bra.uni 	LBB522_4;
LBB522_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB522_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0313;
	@%p6 bra 	LBB522_11;
	bra.uni 	LBB522_5;
LBB522_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB522_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB522_12;
	bra.uni 	LBB522_6;
LBB522_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB522_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB522_6:
	ret;

}
	// .globl	fusion_600
.visible .entry fusion_600(
	.param .u64 fusion_600_param_0,
	.param .u64 fusion_600_param_1,
	.param .u64 fusion_600_param_2,
	.param .u64 fusion_600_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_600_param_0];
	ld.param.u64 	%rd9, [fusion_600_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_600_param_1];
	ld.param.u64 	%rd11, [fusion_600_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB523_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB523_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB523_11;
	bra.uni 	LBB523_3;
LBB523_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB523_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB523_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB523_12;
	bra.uni 	LBB523_5;
LBB523_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB523_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB523_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB523_13;
	bra.uni 	LBB523_7;
LBB523_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB523_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB523_10;
	@%p11 bra 	LBB523_10;
	@%p12 bra 	LBB523_14;
	bra.uni 	LBB523_10;
LBB523_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB523_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_599
.visible .entry fusion_599(
	.param .u64 fusion_599_param_0,
	.param .u64 fusion_599_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_599_param_0];
	ld.param.u64 	%rd6, [fusion_599_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB524_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB524_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0314;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB524_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB524_4:
	ret;

}
	// .globl	fusion_598
.visible .entry fusion_598(
	.param .u64 fusion_598_param_0,
	.param .u64 fusion_598_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_598_param_0];
	ld.param.u64 	%rd2, [fusion_598_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_597
.visible .entry fusion_597(
	.param .u64 fusion_597_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot526[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot526;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_597_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB526_9;
	bra.uni 	LBB526_1;
LBB526_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB526_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB526_10;
	bra.uni 	LBB526_2;
LBB526_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB526_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB526_11;
	bra.uni 	LBB526_3;
LBB526_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB526_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB526_12;
	bra.uni 	LBB526_4;
LBB526_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB526_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB526_13;
	bra.uni 	LBB526_5;
LBB526_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB526_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB526_14;
	bra.uni 	LBB526_6;
LBB526_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB526_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0315;
	@%p8 bra 	LBB526_15;
	bra.uni 	LBB526_7;
LBB526_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB526_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB526_16;
	bra.uni 	LBB526_8;
LBB526_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB526_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB526_8:
	ret;

}
	// .globl	fusion_596
.visible .entry fusion_596(
	.param .u64 fusion_596_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_596_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_595
.visible .entry fusion_595(
	.param .u64 fusion_595_param_0,
	.param .u64 fusion_595_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot528[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot528;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_595_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB528_7;
	bra.uni 	LBB528_1;
LBB528_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB528_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB528_8;
	bra.uni 	LBB528_2;
LBB528_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB528_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB528_9;
	bra.uni 	LBB528_3;
LBB528_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB528_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB528_10;
	bra.uni 	LBB528_4;
LBB528_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB528_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0316;
	@%p6 bra 	LBB528_11;
	bra.uni 	LBB528_5;
LBB528_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB528_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB528_12;
	bra.uni 	LBB528_6;
LBB528_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB528_6;
	ld.param.u64 	%rd7, [fusion_595_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB528_6:
	ret;

}
	// .globl	fusion_593
.visible .entry fusion_593(
	.param .u64 fusion_593_param_0,
	.param .u64 fusion_593_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot529[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot529;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_593_param_0];
	ld.param.u64 	%rd9, [fusion_593_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB529_7;
	bra.uni 	LBB529_1;
LBB529_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB529_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB529_8;
	bra.uni 	LBB529_2;
LBB529_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB529_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB529_9;
	bra.uni 	LBB529_3;
LBB529_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB529_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB529_10;
	bra.uni 	LBB529_4;
LBB529_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB529_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0317;
	@%p6 bra 	LBB529_11;
	bra.uni 	LBB529_5;
LBB529_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB529_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB529_12;
	bra.uni 	LBB529_6;
LBB529_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB529_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB529_6:
	ret;

}
	// .globl	fusion_592
.visible .entry fusion_592(
	.param .u64 fusion_592_param_0,
	.param .u64 fusion_592_param_1,
	.param .u64 fusion_592_param_2,
	.param .u64 fusion_592_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_592_param_0];
	ld.param.u64 	%rd2, [fusion_592_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_592_param_1];
	ld.param.u64 	%rd5, [fusion_592_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_591
.visible .entry fusion_591(
	.param .u64 fusion_591_param_0,
	.param .u64 fusion_591_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_591_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0318;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB531_2;
	bra.uni 	LBB531_1;
LBB531_2:
	ld.param.u64 	%rd3, [fusion_591_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB531_1:
	ret;

}
	// .globl	fusion_1286
.visible .entry fusion_1286(
	.param .u64 fusion_1286_param_0,
	.param .u64 fusion_1286_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot532[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot532;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1286_param_0];
	ld.param.u64 	%rd6, [fusion_1286_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0319;
	@%p1 bra 	LBB532_3;
	bra.uni 	LBB532_1;
LBB532_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB532_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB532_4;
	bra.uni 	LBB532_2;
LBB532_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB532_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB532_2:
	ret;

}
	// .globl	fusion_588
.visible .entry fusion_588(
	.param .u64 fusion_588_param_0,
	.param .u64 fusion_588_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_588_param_0];
	ld.param.u64 	%rd2, [fusion_588_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_13838
.visible .entry add_13838(
	.param .u64 add_13838_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_13838_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB534_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB534_2:
	ret;

}
	// .globl	fusion_587
.visible .entry fusion_587(
	.param .u64 fusion_587_param_0,
	.param .u64 fusion_587_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot535[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot535;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_587_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB535_10;
	bra.uni 	LBB535_1;
LBB535_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB535_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB535_11;
	bra.uni 	LBB535_2;
LBB535_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB535_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB535_12;
	bra.uni 	LBB535_3;
LBB535_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB535_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB535_13;
	bra.uni 	LBB535_4;
LBB535_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB535_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB535_14;
	bra.uni 	LBB535_5;
LBB535_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB535_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB535_15;
	bra.uni 	LBB535_6;
LBB535_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB535_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB535_16;
	bra.uni 	LBB535_7;
LBB535_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB535_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0320;
	@%p9 bra 	LBB535_17;
	bra.uni 	LBB535_8;
LBB535_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB535_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB535_18;
	bra.uni 	LBB535_9;
LBB535_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB535_9;
	ld.param.u64 	%rd7, [fusion_587_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB535_9:
	ret;

}
	// .globl	fusion_585
.visible .entry fusion_585(
	.param .u64 fusion_585_param_0,
	.param .u64 fusion_585_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot536[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot536;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_585_param_0];
	ld.param.u64 	%rd9, [fusion_585_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB536_10;
	bra.uni 	LBB536_1;
LBB536_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB536_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB536_11;
	bra.uni 	LBB536_2;
LBB536_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB536_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB536_12;
	bra.uni 	LBB536_3;
LBB536_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB536_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB536_13;
	bra.uni 	LBB536_4;
LBB536_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB536_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB536_14;
	bra.uni 	LBB536_5;
LBB536_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB536_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB536_15;
	bra.uni 	LBB536_6;
LBB536_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB536_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB536_16;
	bra.uni 	LBB536_7;
LBB536_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB536_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0321;
	@%p9 bra 	LBB536_17;
	bra.uni 	LBB536_8;
LBB536_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB536_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB536_18;
	bra.uni 	LBB536_9;
LBB536_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB536_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB536_9:
	ret;

}
	// .globl	fusion_584
.visible .entry fusion_584(
	.param .u64 fusion_584_param_0,
	.param .u64 fusion_584_param_1,
	.param .u64 fusion_584_param_2,
	.param .u64 fusion_584_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_584_param_0];
	ld.param.u64 	%rd2, [fusion_584_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_584_param_1];
	ld.param.u64 	%rd5, [fusion_584_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_583
.visible .entry fusion_583(
	.param .u64 fusion_583_param_0,
	.param .u64 fusion_583_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_583_param_0];
	ld.param.u64 	%rd6, [fusion_583_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB538_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB538_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0322;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB538_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB538_4:
	ret;

}
	// .globl	fusion_1287
.visible .entry fusion_1287(
	.param .u64 fusion_1287_param_0,
	.param .u64 fusion_1287_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot539[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot539;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1287_param_0];
	ld.param.u64 	%rd6, [fusion_1287_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0323;
	@%p1 bra 	LBB539_3;
	bra.uni 	LBB539_1;
LBB539_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB539_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB539_4;
	bra.uni 	LBB539_2;
LBB539_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB539_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB539_2:
	ret;

}
	// .globl	fusion_580
.visible .entry fusion_580(
	.param .u64 fusion_580_param_0,
	.param .u64 fusion_580_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_580_param_0];
	ld.param.u64 	%rd2, [fusion_580_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_579
.visible .entry fusion_579(
	.param .u64 fusion_579_param_0,
	.param .u64 fusion_579_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot541[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot541;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_579_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB541_7;
	bra.uni 	LBB541_1;
LBB541_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB541_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB541_8;
	bra.uni 	LBB541_2;
LBB541_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB541_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB541_9;
	bra.uni 	LBB541_3;
LBB541_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB541_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB541_10;
	bra.uni 	LBB541_4;
LBB541_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB541_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0324;
	@%p6 bra 	LBB541_11;
	bra.uni 	LBB541_5;
LBB541_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB541_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB541_12;
	bra.uni 	LBB541_6;
LBB541_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB541_6;
	ld.param.u64 	%rd7, [fusion_579_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB541_6:
	ret;

}
	// .globl	fusion_577
.visible .entry fusion_577(
	.param .u64 fusion_577_param_0,
	.param .u64 fusion_577_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot542[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot542;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_577_param_0];
	ld.param.u64 	%rd9, [fusion_577_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB542_7;
	bra.uni 	LBB542_1;
LBB542_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB542_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB542_8;
	bra.uni 	LBB542_2;
LBB542_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB542_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB542_9;
	bra.uni 	LBB542_3;
LBB542_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB542_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB542_10;
	bra.uni 	LBB542_4;
LBB542_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB542_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0325;
	@%p6 bra 	LBB542_11;
	bra.uni 	LBB542_5;
LBB542_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB542_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB542_12;
	bra.uni 	LBB542_6;
LBB542_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB542_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB542_6:
	ret;

}
	// .globl	fusion_576
.visible .entry fusion_576(
	.param .u64 fusion_576_param_0,
	.param .u64 fusion_576_param_1,
	.param .u64 fusion_576_param_2,
	.param .u64 fusion_576_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_576_param_0];
	ld.param.u64 	%rd9, [fusion_576_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_576_param_1];
	ld.param.u64 	%rd11, [fusion_576_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB543_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB543_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB543_11;
	bra.uni 	LBB543_3;
LBB543_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB543_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB543_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB543_12;
	bra.uni 	LBB543_5;
LBB543_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB543_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB543_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB543_13;
	bra.uni 	LBB543_7;
LBB543_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB543_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB543_10;
	@%p11 bra 	LBB543_10;
	@%p12 bra 	LBB543_14;
	bra.uni 	LBB543_10;
LBB543_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB543_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_575
.visible .entry fusion_575(
	.param .u64 fusion_575_param_0,
	.param .u64 fusion_575_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_575_param_0];
	ld.param.u64 	%rd6, [fusion_575_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB544_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB544_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0326;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB544_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB544_4:
	ret;

}
	// .globl	fusion_574
.visible .entry fusion_574(
	.param .u64 fusion_574_param_0,
	.param .u64 fusion_574_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_574_param_0];
	ld.param.u64 	%rd2, [fusion_574_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_573
.visible .entry fusion_573(
	.param .u64 fusion_573_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot546[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot546;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_573_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB546_9;
	bra.uni 	LBB546_1;
LBB546_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB546_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB546_10;
	bra.uni 	LBB546_2;
LBB546_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB546_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB546_11;
	bra.uni 	LBB546_3;
LBB546_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB546_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB546_12;
	bra.uni 	LBB546_4;
LBB546_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB546_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB546_13;
	bra.uni 	LBB546_5;
LBB546_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB546_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB546_14;
	bra.uni 	LBB546_6;
LBB546_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB546_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0327;
	@%p8 bra 	LBB546_15;
	bra.uni 	LBB546_7;
LBB546_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB546_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB546_16;
	bra.uni 	LBB546_8;
LBB546_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB546_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB546_8:
	ret;

}
	// .globl	fusion_572
.visible .entry fusion_572(
	.param .u64 fusion_572_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_572_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_571
.visible .entry fusion_571(
	.param .u64 fusion_571_param_0,
	.param .u64 fusion_571_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot548[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot548;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_571_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB548_7;
	bra.uni 	LBB548_1;
LBB548_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB548_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB548_8;
	bra.uni 	LBB548_2;
LBB548_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB548_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB548_9;
	bra.uni 	LBB548_3;
LBB548_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB548_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB548_10;
	bra.uni 	LBB548_4;
LBB548_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB548_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0328;
	@%p6 bra 	LBB548_11;
	bra.uni 	LBB548_5;
LBB548_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB548_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB548_12;
	bra.uni 	LBB548_6;
LBB548_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB548_6;
	ld.param.u64 	%rd7, [fusion_571_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB548_6:
	ret;

}
	// .globl	fusion_569
.visible .entry fusion_569(
	.param .u64 fusion_569_param_0,
	.param .u64 fusion_569_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot549[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot549;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_569_param_0];
	ld.param.u64 	%rd9, [fusion_569_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB549_7;
	bra.uni 	LBB549_1;
LBB549_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB549_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB549_8;
	bra.uni 	LBB549_2;
LBB549_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB549_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB549_9;
	bra.uni 	LBB549_3;
LBB549_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB549_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB549_10;
	bra.uni 	LBB549_4;
LBB549_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB549_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0329;
	@%p6 bra 	LBB549_11;
	bra.uni 	LBB549_5;
LBB549_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB549_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB549_12;
	bra.uni 	LBB549_6;
LBB549_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB549_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB549_6:
	ret;

}
	// .globl	fusion_568
.visible .entry fusion_568(
	.param .u64 fusion_568_param_0,
	.param .u64 fusion_568_param_1,
	.param .u64 fusion_568_param_2,
	.param .u64 fusion_568_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_568_param_0];
	ld.param.u64 	%rd2, [fusion_568_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_568_param_1];
	ld.param.u64 	%rd5, [fusion_568_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_567
.visible .entry fusion_567(
	.param .u64 fusion_567_param_0,
	.param .u64 fusion_567_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_567_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0330;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB551_2;
	bra.uni 	LBB551_1;
LBB551_2:
	ld.param.u64 	%rd3, [fusion_567_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB551_1:
	ret;

}
	// .globl	fusion_1288
.visible .entry fusion_1288(
	.param .u64 fusion_1288_param_0,
	.param .u64 fusion_1288_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot552[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot552;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1288_param_0];
	ld.param.u64 	%rd6, [fusion_1288_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0331;
	@%p1 bra 	LBB552_3;
	bra.uni 	LBB552_1;
LBB552_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB552_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB552_4;
	bra.uni 	LBB552_2;
LBB552_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB552_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB552_2:
	ret;

}
	// .globl	fusion_564
.visible .entry fusion_564(
	.param .u64 fusion_564_param_0,
	.param .u64 fusion_564_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_564_param_0];
	ld.param.u64 	%rd2, [fusion_564_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_14042
.visible .entry add_14042(
	.param .u64 add_14042_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_14042_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB554_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB554_2:
	ret;

}
	// .globl	fusion_563
.visible .entry fusion_563(
	.param .u64 fusion_563_param_0,
	.param .u64 fusion_563_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot555[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot555;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_563_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB555_10;
	bra.uni 	LBB555_1;
LBB555_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB555_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB555_11;
	bra.uni 	LBB555_2;
LBB555_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB555_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB555_12;
	bra.uni 	LBB555_3;
LBB555_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB555_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB555_13;
	bra.uni 	LBB555_4;
LBB555_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB555_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB555_14;
	bra.uni 	LBB555_5;
LBB555_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB555_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB555_15;
	bra.uni 	LBB555_6;
LBB555_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB555_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB555_16;
	bra.uni 	LBB555_7;
LBB555_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB555_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0332;
	@%p9 bra 	LBB555_17;
	bra.uni 	LBB555_8;
LBB555_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB555_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB555_18;
	bra.uni 	LBB555_9;
LBB555_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB555_9;
	ld.param.u64 	%rd7, [fusion_563_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB555_9:
	ret;

}
	// .globl	fusion_561
.visible .entry fusion_561(
	.param .u64 fusion_561_param_0,
	.param .u64 fusion_561_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot556[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot556;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_561_param_0];
	ld.param.u64 	%rd9, [fusion_561_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB556_10;
	bra.uni 	LBB556_1;
LBB556_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB556_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB556_11;
	bra.uni 	LBB556_2;
LBB556_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB556_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB556_12;
	bra.uni 	LBB556_3;
LBB556_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB556_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB556_13;
	bra.uni 	LBB556_4;
LBB556_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB556_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB556_14;
	bra.uni 	LBB556_5;
LBB556_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB556_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB556_15;
	bra.uni 	LBB556_6;
LBB556_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB556_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB556_16;
	bra.uni 	LBB556_7;
LBB556_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB556_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0333;
	@%p9 bra 	LBB556_17;
	bra.uni 	LBB556_8;
LBB556_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB556_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB556_18;
	bra.uni 	LBB556_9;
LBB556_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB556_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB556_9:
	ret;

}
	// .globl	fusion_560
.visible .entry fusion_560(
	.param .u64 fusion_560_param_0,
	.param .u64 fusion_560_param_1,
	.param .u64 fusion_560_param_2,
	.param .u64 fusion_560_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_560_param_0];
	ld.param.u64 	%rd2, [fusion_560_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_560_param_1];
	ld.param.u64 	%rd5, [fusion_560_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_559
.visible .entry fusion_559(
	.param .u64 fusion_559_param_0,
	.param .u64 fusion_559_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_559_param_0];
	ld.param.u64 	%rd6, [fusion_559_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB558_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB558_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0334;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB558_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB558_4:
	ret;

}
	// .globl	fusion_1289
.visible .entry fusion_1289(
	.param .u64 fusion_1289_param_0,
	.param .u64 fusion_1289_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot559[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot559;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1289_param_0];
	ld.param.u64 	%rd6, [fusion_1289_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0335;
	@%p1 bra 	LBB559_3;
	bra.uni 	LBB559_1;
LBB559_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB559_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB559_4;
	bra.uni 	LBB559_2;
LBB559_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB559_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB559_2:
	ret;

}
	// .globl	fusion_556
.visible .entry fusion_556(
	.param .u64 fusion_556_param_0,
	.param .u64 fusion_556_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_556_param_0];
	ld.param.u64 	%rd2, [fusion_556_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_555
.visible .entry fusion_555(
	.param .u64 fusion_555_param_0,
	.param .u64 fusion_555_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot561[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot561;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_555_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB561_7;
	bra.uni 	LBB561_1;
LBB561_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB561_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB561_8;
	bra.uni 	LBB561_2;
LBB561_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB561_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB561_9;
	bra.uni 	LBB561_3;
LBB561_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB561_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB561_10;
	bra.uni 	LBB561_4;
LBB561_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB561_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0336;
	@%p6 bra 	LBB561_11;
	bra.uni 	LBB561_5;
LBB561_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB561_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB561_12;
	bra.uni 	LBB561_6;
LBB561_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB561_6;
	ld.param.u64 	%rd7, [fusion_555_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB561_6:
	ret;

}
	// .globl	fusion_553
.visible .entry fusion_553(
	.param .u64 fusion_553_param_0,
	.param .u64 fusion_553_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot562[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot562;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_553_param_0];
	ld.param.u64 	%rd9, [fusion_553_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB562_7;
	bra.uni 	LBB562_1;
LBB562_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB562_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB562_8;
	bra.uni 	LBB562_2;
LBB562_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB562_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB562_9;
	bra.uni 	LBB562_3;
LBB562_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB562_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB562_10;
	bra.uni 	LBB562_4;
LBB562_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB562_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0337;
	@%p6 bra 	LBB562_11;
	bra.uni 	LBB562_5;
LBB562_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB562_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB562_12;
	bra.uni 	LBB562_6;
LBB562_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB562_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB562_6:
	ret;

}
	// .globl	fusion_552
.visible .entry fusion_552(
	.param .u64 fusion_552_param_0,
	.param .u64 fusion_552_param_1,
	.param .u64 fusion_552_param_2,
	.param .u64 fusion_552_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_552_param_0];
	ld.param.u64 	%rd9, [fusion_552_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_552_param_1];
	ld.param.u64 	%rd11, [fusion_552_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB563_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB563_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB563_11;
	bra.uni 	LBB563_3;
LBB563_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB563_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB563_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB563_12;
	bra.uni 	LBB563_5;
LBB563_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB563_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB563_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB563_13;
	bra.uni 	LBB563_7;
LBB563_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB563_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB563_10;
	@%p11 bra 	LBB563_10;
	@%p12 bra 	LBB563_14;
	bra.uni 	LBB563_10;
LBB563_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB563_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_551
.visible .entry fusion_551(
	.param .u64 fusion_551_param_0,
	.param .u64 fusion_551_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_551_param_0];
	ld.param.u64 	%rd6, [fusion_551_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB564_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB564_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0338;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB564_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB564_4:
	ret;

}
	// .globl	fusion_550
.visible .entry fusion_550(
	.param .u64 fusion_550_param_0,
	.param .u64 fusion_550_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_550_param_0];
	ld.param.u64 	%rd2, [fusion_550_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_549
.visible .entry fusion_549(
	.param .u64 fusion_549_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot566[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot566;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_549_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB566_9;
	bra.uni 	LBB566_1;
LBB566_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB566_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB566_10;
	bra.uni 	LBB566_2;
LBB566_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB566_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB566_11;
	bra.uni 	LBB566_3;
LBB566_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB566_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB566_12;
	bra.uni 	LBB566_4;
LBB566_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB566_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB566_13;
	bra.uni 	LBB566_5;
LBB566_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB566_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB566_14;
	bra.uni 	LBB566_6;
LBB566_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB566_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0339;
	@%p8 bra 	LBB566_15;
	bra.uni 	LBB566_7;
LBB566_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB566_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB566_16;
	bra.uni 	LBB566_8;
LBB566_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB566_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB566_8:
	ret;

}
	// .globl	fusion_548
.visible .entry fusion_548(
	.param .u64 fusion_548_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_548_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_547
.visible .entry fusion_547(
	.param .u64 fusion_547_param_0,
	.param .u64 fusion_547_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot568[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot568;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_547_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB568_7;
	bra.uni 	LBB568_1;
LBB568_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB568_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB568_8;
	bra.uni 	LBB568_2;
LBB568_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB568_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB568_9;
	bra.uni 	LBB568_3;
LBB568_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB568_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB568_10;
	bra.uni 	LBB568_4;
LBB568_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB568_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0340;
	@%p6 bra 	LBB568_11;
	bra.uni 	LBB568_5;
LBB568_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB568_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB568_12;
	bra.uni 	LBB568_6;
LBB568_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB568_6;
	ld.param.u64 	%rd7, [fusion_547_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB568_6:
	ret;

}
	// .globl	fusion_545
.visible .entry fusion_545(
	.param .u64 fusion_545_param_0,
	.param .u64 fusion_545_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot569[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot569;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_545_param_0];
	ld.param.u64 	%rd9, [fusion_545_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB569_7;
	bra.uni 	LBB569_1;
LBB569_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB569_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB569_8;
	bra.uni 	LBB569_2;
LBB569_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB569_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB569_9;
	bra.uni 	LBB569_3;
LBB569_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB569_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB569_10;
	bra.uni 	LBB569_4;
LBB569_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB569_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0341;
	@%p6 bra 	LBB569_11;
	bra.uni 	LBB569_5;
LBB569_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB569_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB569_12;
	bra.uni 	LBB569_6;
LBB569_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB569_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB569_6:
	ret;

}
	// .globl	fusion_544
.visible .entry fusion_544(
	.param .u64 fusion_544_param_0,
	.param .u64 fusion_544_param_1,
	.param .u64 fusion_544_param_2,
	.param .u64 fusion_544_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_544_param_0];
	ld.param.u64 	%rd2, [fusion_544_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_544_param_1];
	ld.param.u64 	%rd5, [fusion_544_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_543
.visible .entry fusion_543(
	.param .u64 fusion_543_param_0,
	.param .u64 fusion_543_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_543_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0342;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB571_2;
	bra.uni 	LBB571_1;
LBB571_2:
	ld.param.u64 	%rd3, [fusion_543_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB571_1:
	ret;

}
	// .globl	fusion_1290
.visible .entry fusion_1290(
	.param .u64 fusion_1290_param_0,
	.param .u64 fusion_1290_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot572[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot572;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1290_param_0];
	ld.param.u64 	%rd6, [fusion_1290_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0343;
	@%p1 bra 	LBB572_3;
	bra.uni 	LBB572_1;
LBB572_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB572_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB572_4;
	bra.uni 	LBB572_2;
LBB572_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB572_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB572_2:
	ret;

}
	// .globl	fusion_540
.visible .entry fusion_540(
	.param .u64 fusion_540_param_0,
	.param .u64 fusion_540_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_540_param_0];
	ld.param.u64 	%rd2, [fusion_540_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_14246
.visible .entry add_14246(
	.param .u64 add_14246_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_14246_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB574_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB574_2:
	ret;

}
	// .globl	fusion_539
.visible .entry fusion_539(
	.param .u64 fusion_539_param_0,
	.param .u64 fusion_539_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot575[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot575;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_539_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB575_10;
	bra.uni 	LBB575_1;
LBB575_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB575_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB575_11;
	bra.uni 	LBB575_2;
LBB575_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB575_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB575_12;
	bra.uni 	LBB575_3;
LBB575_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB575_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB575_13;
	bra.uni 	LBB575_4;
LBB575_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB575_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB575_14;
	bra.uni 	LBB575_5;
LBB575_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB575_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB575_15;
	bra.uni 	LBB575_6;
LBB575_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB575_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB575_16;
	bra.uni 	LBB575_7;
LBB575_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB575_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0344;
	@%p9 bra 	LBB575_17;
	bra.uni 	LBB575_8;
LBB575_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB575_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB575_18;
	bra.uni 	LBB575_9;
LBB575_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB575_9;
	ld.param.u64 	%rd7, [fusion_539_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB575_9:
	ret;

}
	// .globl	fusion_537
.visible .entry fusion_537(
	.param .u64 fusion_537_param_0,
	.param .u64 fusion_537_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot576[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot576;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_537_param_0];
	ld.param.u64 	%rd9, [fusion_537_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB576_10;
	bra.uni 	LBB576_1;
LBB576_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB576_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB576_11;
	bra.uni 	LBB576_2;
LBB576_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB576_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB576_12;
	bra.uni 	LBB576_3;
LBB576_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB576_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB576_13;
	bra.uni 	LBB576_4;
LBB576_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB576_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB576_14;
	bra.uni 	LBB576_5;
LBB576_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB576_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB576_15;
	bra.uni 	LBB576_6;
LBB576_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB576_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB576_16;
	bra.uni 	LBB576_7;
LBB576_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB576_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0345;
	@%p9 bra 	LBB576_17;
	bra.uni 	LBB576_8;
LBB576_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB576_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB576_18;
	bra.uni 	LBB576_9;
LBB576_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB576_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB576_9:
	ret;

}
	// .globl	fusion_536
.visible .entry fusion_536(
	.param .u64 fusion_536_param_0,
	.param .u64 fusion_536_param_1,
	.param .u64 fusion_536_param_2,
	.param .u64 fusion_536_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_536_param_0];
	ld.param.u64 	%rd2, [fusion_536_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_536_param_1];
	ld.param.u64 	%rd5, [fusion_536_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_535
.visible .entry fusion_535(
	.param .u64 fusion_535_param_0,
	.param .u64 fusion_535_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_535_param_0];
	ld.param.u64 	%rd6, [fusion_535_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB578_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB578_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0346;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB578_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB578_4:
	ret;

}
	// .globl	fusion_1291
.visible .entry fusion_1291(
	.param .u64 fusion_1291_param_0,
	.param .u64 fusion_1291_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot579[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot579;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1291_param_0];
	ld.param.u64 	%rd6, [fusion_1291_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0347;
	@%p1 bra 	LBB579_3;
	bra.uni 	LBB579_1;
LBB579_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB579_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB579_4;
	bra.uni 	LBB579_2;
LBB579_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB579_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB579_2:
	ret;

}
	// .globl	fusion_532
.visible .entry fusion_532(
	.param .u64 fusion_532_param_0,
	.param .u64 fusion_532_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_532_param_0];
	ld.param.u64 	%rd2, [fusion_532_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_531
.visible .entry fusion_531(
	.param .u64 fusion_531_param_0,
	.param .u64 fusion_531_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot581[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot581;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_531_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB581_7;
	bra.uni 	LBB581_1;
LBB581_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB581_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB581_8;
	bra.uni 	LBB581_2;
LBB581_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB581_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB581_9;
	bra.uni 	LBB581_3;
LBB581_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB581_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB581_10;
	bra.uni 	LBB581_4;
LBB581_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB581_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0348;
	@%p6 bra 	LBB581_11;
	bra.uni 	LBB581_5;
LBB581_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB581_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB581_12;
	bra.uni 	LBB581_6;
LBB581_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB581_6;
	ld.param.u64 	%rd7, [fusion_531_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB581_6:
	ret;

}
	// .globl	fusion_529
.visible .entry fusion_529(
	.param .u64 fusion_529_param_0,
	.param .u64 fusion_529_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot582[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot582;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_529_param_0];
	ld.param.u64 	%rd9, [fusion_529_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB582_7;
	bra.uni 	LBB582_1;
LBB582_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB582_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB582_8;
	bra.uni 	LBB582_2;
LBB582_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB582_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB582_9;
	bra.uni 	LBB582_3;
LBB582_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB582_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB582_10;
	bra.uni 	LBB582_4;
LBB582_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB582_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0349;
	@%p6 bra 	LBB582_11;
	bra.uni 	LBB582_5;
LBB582_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB582_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB582_12;
	bra.uni 	LBB582_6;
LBB582_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB582_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB582_6:
	ret;

}
	// .globl	fusion_528
.visible .entry fusion_528(
	.param .u64 fusion_528_param_0,
	.param .u64 fusion_528_param_1,
	.param .u64 fusion_528_param_2,
	.param .u64 fusion_528_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_528_param_0];
	ld.param.u64 	%rd9, [fusion_528_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_528_param_1];
	ld.param.u64 	%rd11, [fusion_528_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB583_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB583_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB583_11;
	bra.uni 	LBB583_3;
LBB583_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB583_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB583_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB583_12;
	bra.uni 	LBB583_5;
LBB583_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB583_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB583_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB583_13;
	bra.uni 	LBB583_7;
LBB583_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB583_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB583_10;
	@%p11 bra 	LBB583_10;
	@%p12 bra 	LBB583_14;
	bra.uni 	LBB583_10;
LBB583_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB583_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_527
.visible .entry fusion_527(
	.param .u64 fusion_527_param_0,
	.param .u64 fusion_527_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_527_param_0];
	ld.param.u64 	%rd6, [fusion_527_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB584_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB584_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0350;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB584_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB584_4:
	ret;

}
	// .globl	fusion_526
.visible .entry fusion_526(
	.param .u64 fusion_526_param_0,
	.param .u64 fusion_526_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_526_param_0];
	ld.param.u64 	%rd2, [fusion_526_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_525
.visible .entry fusion_525(
	.param .u64 fusion_525_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot586[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot586;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_525_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB586_9;
	bra.uni 	LBB586_1;
LBB586_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB586_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB586_10;
	bra.uni 	LBB586_2;
LBB586_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB586_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB586_11;
	bra.uni 	LBB586_3;
LBB586_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB586_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB586_12;
	bra.uni 	LBB586_4;
LBB586_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB586_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB586_13;
	bra.uni 	LBB586_5;
LBB586_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB586_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB586_14;
	bra.uni 	LBB586_6;
LBB586_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB586_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0351;
	@%p8 bra 	LBB586_15;
	bra.uni 	LBB586_7;
LBB586_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB586_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB586_16;
	bra.uni 	LBB586_8;
LBB586_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB586_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB586_8:
	ret;

}
	// .globl	fusion_524
.visible .entry fusion_524(
	.param .u64 fusion_524_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_524_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_523
.visible .entry fusion_523(
	.param .u64 fusion_523_param_0,
	.param .u64 fusion_523_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot588[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot588;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_523_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB588_7;
	bra.uni 	LBB588_1;
LBB588_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB588_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB588_8;
	bra.uni 	LBB588_2;
LBB588_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB588_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB588_9;
	bra.uni 	LBB588_3;
LBB588_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB588_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB588_10;
	bra.uni 	LBB588_4;
LBB588_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB588_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0352;
	@%p6 bra 	LBB588_11;
	bra.uni 	LBB588_5;
LBB588_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB588_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB588_12;
	bra.uni 	LBB588_6;
LBB588_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB588_6;
	ld.param.u64 	%rd7, [fusion_523_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB588_6:
	ret;

}
	// .globl	fusion_521
.visible .entry fusion_521(
	.param .u64 fusion_521_param_0,
	.param .u64 fusion_521_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot589[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot589;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_521_param_0];
	ld.param.u64 	%rd9, [fusion_521_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB589_7;
	bra.uni 	LBB589_1;
LBB589_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB589_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB589_8;
	bra.uni 	LBB589_2;
LBB589_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB589_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB589_9;
	bra.uni 	LBB589_3;
LBB589_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB589_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB589_10;
	bra.uni 	LBB589_4;
LBB589_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB589_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0353;
	@%p6 bra 	LBB589_11;
	bra.uni 	LBB589_5;
LBB589_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB589_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB589_12;
	bra.uni 	LBB589_6;
LBB589_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB589_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB589_6:
	ret;

}
	// .globl	fusion_520
.visible .entry fusion_520(
	.param .u64 fusion_520_param_0,
	.param .u64 fusion_520_param_1,
	.param .u64 fusion_520_param_2,
	.param .u64 fusion_520_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_520_param_0];
	ld.param.u64 	%rd2, [fusion_520_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_520_param_1];
	ld.param.u64 	%rd5, [fusion_520_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_519
.visible .entry fusion_519(
	.param .u64 fusion_519_param_0,
	.param .u64 fusion_519_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_519_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0354;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB591_2;
	bra.uni 	LBB591_1;
LBB591_2:
	ld.param.u64 	%rd3, [fusion_519_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB591_1:
	ret;

}
	// .globl	fusion_1292
.visible .entry fusion_1292(
	.param .u64 fusion_1292_param_0,
	.param .u64 fusion_1292_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot592[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot592;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1292_param_0];
	ld.param.u64 	%rd6, [fusion_1292_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0355;
	@%p1 bra 	LBB592_3;
	bra.uni 	LBB592_1;
LBB592_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB592_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB592_4;
	bra.uni 	LBB592_2;
LBB592_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB592_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB592_2:
	ret;

}
	// .globl	fusion_516
.visible .entry fusion_516(
	.param .u64 fusion_516_param_0,
	.param .u64 fusion_516_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_516_param_0];
	ld.param.u64 	%rd2, [fusion_516_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_14450
.visible .entry add_14450(
	.param .u64 add_14450_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_14450_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB594_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB594_2:
	ret;

}
	// .globl	fusion_515
.visible .entry fusion_515(
	.param .u64 fusion_515_param_0,
	.param .u64 fusion_515_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot595[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot595;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_515_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB595_10;
	bra.uni 	LBB595_1;
LBB595_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB595_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB595_11;
	bra.uni 	LBB595_2;
LBB595_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB595_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB595_12;
	bra.uni 	LBB595_3;
LBB595_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB595_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB595_13;
	bra.uni 	LBB595_4;
LBB595_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB595_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB595_14;
	bra.uni 	LBB595_5;
LBB595_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB595_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB595_15;
	bra.uni 	LBB595_6;
LBB595_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB595_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB595_16;
	bra.uni 	LBB595_7;
LBB595_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB595_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0356;
	@%p9 bra 	LBB595_17;
	bra.uni 	LBB595_8;
LBB595_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB595_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB595_18;
	bra.uni 	LBB595_9;
LBB595_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB595_9;
	ld.param.u64 	%rd7, [fusion_515_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB595_9:
	ret;

}
	// .globl	fusion_513
.visible .entry fusion_513(
	.param .u64 fusion_513_param_0,
	.param .u64 fusion_513_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot596[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot596;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_513_param_0];
	ld.param.u64 	%rd9, [fusion_513_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB596_10;
	bra.uni 	LBB596_1;
LBB596_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB596_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB596_11;
	bra.uni 	LBB596_2;
LBB596_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB596_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB596_12;
	bra.uni 	LBB596_3;
LBB596_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB596_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB596_13;
	bra.uni 	LBB596_4;
LBB596_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB596_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB596_14;
	bra.uni 	LBB596_5;
LBB596_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB596_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB596_15;
	bra.uni 	LBB596_6;
LBB596_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB596_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB596_16;
	bra.uni 	LBB596_7;
LBB596_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB596_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0357;
	@%p9 bra 	LBB596_17;
	bra.uni 	LBB596_8;
LBB596_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB596_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB596_18;
	bra.uni 	LBB596_9;
LBB596_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB596_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB596_9:
	ret;

}
	// .globl	fusion_512
.visible .entry fusion_512(
	.param .u64 fusion_512_param_0,
	.param .u64 fusion_512_param_1,
	.param .u64 fusion_512_param_2,
	.param .u64 fusion_512_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_512_param_0];
	ld.param.u64 	%rd2, [fusion_512_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_512_param_1];
	ld.param.u64 	%rd5, [fusion_512_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_511
.visible .entry fusion_511(
	.param .u64 fusion_511_param_0,
	.param .u64 fusion_511_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_511_param_0];
	ld.param.u64 	%rd6, [fusion_511_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB598_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB598_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0358;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB598_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB598_4:
	ret;

}
	// .globl	fusion_1293
.visible .entry fusion_1293(
	.param .u64 fusion_1293_param_0,
	.param .u64 fusion_1293_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot599[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot599;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1293_param_0];
	ld.param.u64 	%rd6, [fusion_1293_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0359;
	@%p1 bra 	LBB599_3;
	bra.uni 	LBB599_1;
LBB599_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB599_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB599_4;
	bra.uni 	LBB599_2;
LBB599_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB599_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB599_2:
	ret;

}
	// .globl	fusion_508
.visible .entry fusion_508(
	.param .u64 fusion_508_param_0,
	.param .u64 fusion_508_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_508_param_0];
	ld.param.u64 	%rd2, [fusion_508_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_507
.visible .entry fusion_507(
	.param .u64 fusion_507_param_0,
	.param .u64 fusion_507_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot601[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot601;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_507_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB601_7;
	bra.uni 	LBB601_1;
LBB601_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB601_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB601_8;
	bra.uni 	LBB601_2;
LBB601_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB601_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB601_9;
	bra.uni 	LBB601_3;
LBB601_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB601_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB601_10;
	bra.uni 	LBB601_4;
LBB601_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB601_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0360;
	@%p6 bra 	LBB601_11;
	bra.uni 	LBB601_5;
LBB601_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB601_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB601_12;
	bra.uni 	LBB601_6;
LBB601_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB601_6;
	ld.param.u64 	%rd7, [fusion_507_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB601_6:
	ret;

}
	// .globl	fusion_505
.visible .entry fusion_505(
	.param .u64 fusion_505_param_0,
	.param .u64 fusion_505_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot602[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot602;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_505_param_0];
	ld.param.u64 	%rd9, [fusion_505_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB602_7;
	bra.uni 	LBB602_1;
LBB602_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB602_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB602_8;
	bra.uni 	LBB602_2;
LBB602_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB602_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB602_9;
	bra.uni 	LBB602_3;
LBB602_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB602_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB602_10;
	bra.uni 	LBB602_4;
LBB602_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB602_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0361;
	@%p6 bra 	LBB602_11;
	bra.uni 	LBB602_5;
LBB602_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB602_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB602_12;
	bra.uni 	LBB602_6;
LBB602_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB602_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB602_6:
	ret;

}
	// .globl	fusion_504
.visible .entry fusion_504(
	.param .u64 fusion_504_param_0,
	.param .u64 fusion_504_param_1,
	.param .u64 fusion_504_param_2,
	.param .u64 fusion_504_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_504_param_0];
	ld.param.u64 	%rd9, [fusion_504_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_504_param_1];
	ld.param.u64 	%rd11, [fusion_504_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB603_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB603_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB603_11;
	bra.uni 	LBB603_3;
LBB603_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB603_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB603_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB603_12;
	bra.uni 	LBB603_5;
LBB603_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB603_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB603_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB603_13;
	bra.uni 	LBB603_7;
LBB603_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB603_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB603_10;
	@%p11 bra 	LBB603_10;
	@%p12 bra 	LBB603_14;
	bra.uni 	LBB603_10;
LBB603_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB603_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_503
.visible .entry fusion_503(
	.param .u64 fusion_503_param_0,
	.param .u64 fusion_503_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_503_param_0];
	ld.param.u64 	%rd6, [fusion_503_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB604_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB604_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0362;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB604_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB604_4:
	ret;

}
	// .globl	fusion_502
.visible .entry fusion_502(
	.param .u64 fusion_502_param_0,
	.param .u64 fusion_502_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_502_param_0];
	ld.param.u64 	%rd2, [fusion_502_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_501
.visible .entry fusion_501(
	.param .u64 fusion_501_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot606[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot606;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_501_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB606_9;
	bra.uni 	LBB606_1;
LBB606_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB606_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB606_10;
	bra.uni 	LBB606_2;
LBB606_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB606_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB606_11;
	bra.uni 	LBB606_3;
LBB606_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB606_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB606_12;
	bra.uni 	LBB606_4;
LBB606_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB606_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB606_13;
	bra.uni 	LBB606_5;
LBB606_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB606_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB606_14;
	bra.uni 	LBB606_6;
LBB606_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB606_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0363;
	@%p8 bra 	LBB606_15;
	bra.uni 	LBB606_7;
LBB606_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB606_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB606_16;
	bra.uni 	LBB606_8;
LBB606_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB606_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB606_8:
	ret;

}
	// .globl	fusion_500
.visible .entry fusion_500(
	.param .u64 fusion_500_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_500_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_499
.visible .entry fusion_499(
	.param .u64 fusion_499_param_0,
	.param .u64 fusion_499_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot608[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot608;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_499_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB608_7;
	bra.uni 	LBB608_1;
LBB608_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB608_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB608_8;
	bra.uni 	LBB608_2;
LBB608_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB608_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB608_9;
	bra.uni 	LBB608_3;
LBB608_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB608_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB608_10;
	bra.uni 	LBB608_4;
LBB608_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB608_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0364;
	@%p6 bra 	LBB608_11;
	bra.uni 	LBB608_5;
LBB608_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB608_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB608_12;
	bra.uni 	LBB608_6;
LBB608_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB608_6;
	ld.param.u64 	%rd7, [fusion_499_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB608_6:
	ret;

}
	// .globl	fusion_497
.visible .entry fusion_497(
	.param .u64 fusion_497_param_0,
	.param .u64 fusion_497_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot609[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot609;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_497_param_0];
	ld.param.u64 	%rd9, [fusion_497_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB609_7;
	bra.uni 	LBB609_1;
LBB609_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB609_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB609_8;
	bra.uni 	LBB609_2;
LBB609_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB609_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB609_9;
	bra.uni 	LBB609_3;
LBB609_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB609_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB609_10;
	bra.uni 	LBB609_4;
LBB609_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB609_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0365;
	@%p6 bra 	LBB609_11;
	bra.uni 	LBB609_5;
LBB609_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB609_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB609_12;
	bra.uni 	LBB609_6;
LBB609_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB609_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB609_6:
	ret;

}
	// .globl	fusion_496
.visible .entry fusion_496(
	.param .u64 fusion_496_param_0,
	.param .u64 fusion_496_param_1,
	.param .u64 fusion_496_param_2,
	.param .u64 fusion_496_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_496_param_0];
	ld.param.u64 	%rd2, [fusion_496_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_496_param_1];
	ld.param.u64 	%rd5, [fusion_496_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_495
.visible .entry fusion_495(
	.param .u64 fusion_495_param_0,
	.param .u64 fusion_495_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_495_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0366;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB611_2;
	bra.uni 	LBB611_1;
LBB611_2:
	ld.param.u64 	%rd3, [fusion_495_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB611_1:
	ret;

}
	// .globl	fusion_1294
.visible .entry fusion_1294(
	.param .u64 fusion_1294_param_0,
	.param .u64 fusion_1294_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot612[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot612;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1294_param_0];
	ld.param.u64 	%rd6, [fusion_1294_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0367;
	@%p1 bra 	LBB612_3;
	bra.uni 	LBB612_1;
LBB612_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB612_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB612_4;
	bra.uni 	LBB612_2;
LBB612_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB612_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB612_2:
	ret;

}
	// .globl	fusion_492
.visible .entry fusion_492(
	.param .u64 fusion_492_param_0,
	.param .u64 fusion_492_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_492_param_0];
	ld.param.u64 	%rd2, [fusion_492_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_14654
.visible .entry add_14654(
	.param .u64 add_14654_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_14654_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB614_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB614_2:
	ret;

}
	// .globl	fusion_491
.visible .entry fusion_491(
	.param .u64 fusion_491_param_0,
	.param .u64 fusion_491_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot615[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot615;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_491_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB615_10;
	bra.uni 	LBB615_1;
LBB615_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB615_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB615_11;
	bra.uni 	LBB615_2;
LBB615_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB615_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB615_12;
	bra.uni 	LBB615_3;
LBB615_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB615_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB615_13;
	bra.uni 	LBB615_4;
LBB615_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB615_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB615_14;
	bra.uni 	LBB615_5;
LBB615_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB615_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB615_15;
	bra.uni 	LBB615_6;
LBB615_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB615_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB615_16;
	bra.uni 	LBB615_7;
LBB615_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB615_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0368;
	@%p9 bra 	LBB615_17;
	bra.uni 	LBB615_8;
LBB615_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB615_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB615_18;
	bra.uni 	LBB615_9;
LBB615_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB615_9;
	ld.param.u64 	%rd7, [fusion_491_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB615_9:
	ret;

}
	// .globl	fusion_489
.visible .entry fusion_489(
	.param .u64 fusion_489_param_0,
	.param .u64 fusion_489_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot616[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot616;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_489_param_0];
	ld.param.u64 	%rd9, [fusion_489_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB616_10;
	bra.uni 	LBB616_1;
LBB616_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB616_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB616_11;
	bra.uni 	LBB616_2;
LBB616_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB616_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB616_12;
	bra.uni 	LBB616_3;
LBB616_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB616_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB616_13;
	bra.uni 	LBB616_4;
LBB616_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB616_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB616_14;
	bra.uni 	LBB616_5;
LBB616_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB616_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB616_15;
	bra.uni 	LBB616_6;
LBB616_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB616_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB616_16;
	bra.uni 	LBB616_7;
LBB616_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB616_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0369;
	@%p9 bra 	LBB616_17;
	bra.uni 	LBB616_8;
LBB616_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB616_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB616_18;
	bra.uni 	LBB616_9;
LBB616_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB616_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB616_9:
	ret;

}
	// .globl	fusion_488
.visible .entry fusion_488(
	.param .u64 fusion_488_param_0,
	.param .u64 fusion_488_param_1,
	.param .u64 fusion_488_param_2,
	.param .u64 fusion_488_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_488_param_0];
	ld.param.u64 	%rd2, [fusion_488_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_488_param_1];
	ld.param.u64 	%rd5, [fusion_488_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_487
.visible .entry fusion_487(
	.param .u64 fusion_487_param_0,
	.param .u64 fusion_487_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_487_param_0];
	ld.param.u64 	%rd6, [fusion_487_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB618_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB618_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0370;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB618_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB618_4:
	ret;

}
	// .globl	fusion_1295
.visible .entry fusion_1295(
	.param .u64 fusion_1295_param_0,
	.param .u64 fusion_1295_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot619[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot619;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1295_param_0];
	ld.param.u64 	%rd6, [fusion_1295_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0371;
	@%p1 bra 	LBB619_3;
	bra.uni 	LBB619_1;
LBB619_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB619_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB619_4;
	bra.uni 	LBB619_2;
LBB619_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB619_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB619_2:
	ret;

}
	// .globl	fusion_484
.visible .entry fusion_484(
	.param .u64 fusion_484_param_0,
	.param .u64 fusion_484_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_484_param_0];
	ld.param.u64 	%rd2, [fusion_484_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_483
.visible .entry fusion_483(
	.param .u64 fusion_483_param_0,
	.param .u64 fusion_483_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot621[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot621;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_483_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB621_7;
	bra.uni 	LBB621_1;
LBB621_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB621_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB621_8;
	bra.uni 	LBB621_2;
LBB621_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB621_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB621_9;
	bra.uni 	LBB621_3;
LBB621_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB621_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB621_10;
	bra.uni 	LBB621_4;
LBB621_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB621_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0372;
	@%p6 bra 	LBB621_11;
	bra.uni 	LBB621_5;
LBB621_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB621_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB621_12;
	bra.uni 	LBB621_6;
LBB621_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB621_6;
	ld.param.u64 	%rd7, [fusion_483_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB621_6:
	ret;

}
	// .globl	fusion_481
.visible .entry fusion_481(
	.param .u64 fusion_481_param_0,
	.param .u64 fusion_481_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot622[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot622;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_481_param_0];
	ld.param.u64 	%rd9, [fusion_481_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB622_7;
	bra.uni 	LBB622_1;
LBB622_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB622_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB622_8;
	bra.uni 	LBB622_2;
LBB622_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB622_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB622_9;
	bra.uni 	LBB622_3;
LBB622_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB622_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB622_10;
	bra.uni 	LBB622_4;
LBB622_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB622_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0373;
	@%p6 bra 	LBB622_11;
	bra.uni 	LBB622_5;
LBB622_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB622_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB622_12;
	bra.uni 	LBB622_6;
LBB622_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB622_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB622_6:
	ret;

}
	// .globl	fusion_480
.visible .entry fusion_480(
	.param .u64 fusion_480_param_0,
	.param .u64 fusion_480_param_1,
	.param .u64 fusion_480_param_2,
	.param .u64 fusion_480_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_480_param_0];
	ld.param.u64 	%rd9, [fusion_480_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_480_param_1];
	ld.param.u64 	%rd11, [fusion_480_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB623_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB623_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB623_11;
	bra.uni 	LBB623_3;
LBB623_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB623_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB623_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB623_12;
	bra.uni 	LBB623_5;
LBB623_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB623_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB623_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB623_13;
	bra.uni 	LBB623_7;
LBB623_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB623_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB623_10;
	@%p11 bra 	LBB623_10;
	@%p12 bra 	LBB623_14;
	bra.uni 	LBB623_10;
LBB623_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB623_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_479
.visible .entry fusion_479(
	.param .u64 fusion_479_param_0,
	.param .u64 fusion_479_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_479_param_0];
	ld.param.u64 	%rd6, [fusion_479_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB624_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB624_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0374;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB624_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB624_4:
	ret;

}
	// .globl	fusion_478
.visible .entry fusion_478(
	.param .u64 fusion_478_param_0,
	.param .u64 fusion_478_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_478_param_0];
	ld.param.u64 	%rd2, [fusion_478_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_477
.visible .entry fusion_477(
	.param .u64 fusion_477_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot626[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot626;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_477_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB626_9;
	bra.uni 	LBB626_1;
LBB626_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB626_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB626_10;
	bra.uni 	LBB626_2;
LBB626_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB626_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB626_11;
	bra.uni 	LBB626_3;
LBB626_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB626_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB626_12;
	bra.uni 	LBB626_4;
LBB626_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB626_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB626_13;
	bra.uni 	LBB626_5;
LBB626_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB626_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB626_14;
	bra.uni 	LBB626_6;
LBB626_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB626_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0375;
	@%p8 bra 	LBB626_15;
	bra.uni 	LBB626_7;
LBB626_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB626_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB626_16;
	bra.uni 	LBB626_8;
LBB626_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB626_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB626_8:
	ret;

}
	// .globl	fusion_476
.visible .entry fusion_476(
	.param .u64 fusion_476_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_476_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_475
.visible .entry fusion_475(
	.param .u64 fusion_475_param_0,
	.param .u64 fusion_475_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot628[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot628;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_475_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB628_7;
	bra.uni 	LBB628_1;
LBB628_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB628_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB628_8;
	bra.uni 	LBB628_2;
LBB628_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB628_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB628_9;
	bra.uni 	LBB628_3;
LBB628_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB628_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB628_10;
	bra.uni 	LBB628_4;
LBB628_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB628_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0376;
	@%p6 bra 	LBB628_11;
	bra.uni 	LBB628_5;
LBB628_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB628_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB628_12;
	bra.uni 	LBB628_6;
LBB628_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB628_6;
	ld.param.u64 	%rd7, [fusion_475_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB628_6:
	ret;

}
	// .globl	fusion_473
.visible .entry fusion_473(
	.param .u64 fusion_473_param_0,
	.param .u64 fusion_473_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot629[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot629;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_473_param_0];
	ld.param.u64 	%rd9, [fusion_473_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB629_7;
	bra.uni 	LBB629_1;
LBB629_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB629_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB629_8;
	bra.uni 	LBB629_2;
LBB629_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB629_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB629_9;
	bra.uni 	LBB629_3;
LBB629_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB629_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB629_10;
	bra.uni 	LBB629_4;
LBB629_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB629_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0377;
	@%p6 bra 	LBB629_11;
	bra.uni 	LBB629_5;
LBB629_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB629_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB629_12;
	bra.uni 	LBB629_6;
LBB629_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB629_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB629_6:
	ret;

}
	// .globl	fusion_472
.visible .entry fusion_472(
	.param .u64 fusion_472_param_0,
	.param .u64 fusion_472_param_1,
	.param .u64 fusion_472_param_2,
	.param .u64 fusion_472_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_472_param_0];
	ld.param.u64 	%rd2, [fusion_472_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_472_param_1];
	ld.param.u64 	%rd5, [fusion_472_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_471
.visible .entry fusion_471(
	.param .u64 fusion_471_param_0,
	.param .u64 fusion_471_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_471_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0378;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB631_2;
	bra.uni 	LBB631_1;
LBB631_2:
	ld.param.u64 	%rd3, [fusion_471_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB631_1:
	ret;

}
	// .globl	fusion_1296
.visible .entry fusion_1296(
	.param .u64 fusion_1296_param_0,
	.param .u64 fusion_1296_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot632[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot632;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1296_param_0];
	ld.param.u64 	%rd6, [fusion_1296_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0379;
	@%p1 bra 	LBB632_3;
	bra.uni 	LBB632_1;
LBB632_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB632_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB632_4;
	bra.uni 	LBB632_2;
LBB632_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB632_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB632_2:
	ret;

}
	// .globl	fusion_468
.visible .entry fusion_468(
	.param .u64 fusion_468_param_0,
	.param .u64 fusion_468_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_468_param_0];
	ld.param.u64 	%rd2, [fusion_468_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_14858
.visible .entry add_14858(
	.param .u64 add_14858_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_14858_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB634_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB634_2:
	ret;

}
	// .globl	fusion_467
.visible .entry fusion_467(
	.param .u64 fusion_467_param_0,
	.param .u64 fusion_467_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot635[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot635;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_467_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB635_10;
	bra.uni 	LBB635_1;
LBB635_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB635_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB635_11;
	bra.uni 	LBB635_2;
LBB635_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB635_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB635_12;
	bra.uni 	LBB635_3;
LBB635_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB635_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB635_13;
	bra.uni 	LBB635_4;
LBB635_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB635_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB635_14;
	bra.uni 	LBB635_5;
LBB635_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB635_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB635_15;
	bra.uni 	LBB635_6;
LBB635_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB635_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB635_16;
	bra.uni 	LBB635_7;
LBB635_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB635_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0380;
	@%p9 bra 	LBB635_17;
	bra.uni 	LBB635_8;
LBB635_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB635_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB635_18;
	bra.uni 	LBB635_9;
LBB635_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB635_9;
	ld.param.u64 	%rd7, [fusion_467_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB635_9:
	ret;

}
	// .globl	fusion_465
.visible .entry fusion_465(
	.param .u64 fusion_465_param_0,
	.param .u64 fusion_465_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot636[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot636;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_465_param_0];
	ld.param.u64 	%rd9, [fusion_465_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB636_10;
	bra.uni 	LBB636_1;
LBB636_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB636_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB636_11;
	bra.uni 	LBB636_2;
LBB636_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB636_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB636_12;
	bra.uni 	LBB636_3;
LBB636_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB636_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB636_13;
	bra.uni 	LBB636_4;
LBB636_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB636_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB636_14;
	bra.uni 	LBB636_5;
LBB636_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB636_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB636_15;
	bra.uni 	LBB636_6;
LBB636_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB636_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB636_16;
	bra.uni 	LBB636_7;
LBB636_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB636_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0381;
	@%p9 bra 	LBB636_17;
	bra.uni 	LBB636_8;
LBB636_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB636_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB636_18;
	bra.uni 	LBB636_9;
LBB636_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB636_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB636_9:
	ret;

}
	// .globl	fusion_464
.visible .entry fusion_464(
	.param .u64 fusion_464_param_0,
	.param .u64 fusion_464_param_1,
	.param .u64 fusion_464_param_2,
	.param .u64 fusion_464_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_464_param_0];
	ld.param.u64 	%rd2, [fusion_464_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_464_param_1];
	ld.param.u64 	%rd5, [fusion_464_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_463
.visible .entry fusion_463(
	.param .u64 fusion_463_param_0,
	.param .u64 fusion_463_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_463_param_0];
	ld.param.u64 	%rd6, [fusion_463_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB638_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB638_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0382;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB638_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB638_4:
	ret;

}
	// .globl	fusion_1297
.visible .entry fusion_1297(
	.param .u64 fusion_1297_param_0,
	.param .u64 fusion_1297_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot639[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot639;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1297_param_0];
	ld.param.u64 	%rd6, [fusion_1297_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0383;
	@%p1 bra 	LBB639_3;
	bra.uni 	LBB639_1;
LBB639_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB639_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB639_4;
	bra.uni 	LBB639_2;
LBB639_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB639_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB639_2:
	ret;

}
	// .globl	fusion_460
.visible .entry fusion_460(
	.param .u64 fusion_460_param_0,
	.param .u64 fusion_460_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_460_param_0];
	ld.param.u64 	%rd2, [fusion_460_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_459
.visible .entry fusion_459(
	.param .u64 fusion_459_param_0,
	.param .u64 fusion_459_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot641[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot641;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_459_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB641_7;
	bra.uni 	LBB641_1;
LBB641_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB641_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB641_8;
	bra.uni 	LBB641_2;
LBB641_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB641_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB641_9;
	bra.uni 	LBB641_3;
LBB641_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB641_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB641_10;
	bra.uni 	LBB641_4;
LBB641_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB641_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0384;
	@%p6 bra 	LBB641_11;
	bra.uni 	LBB641_5;
LBB641_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB641_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB641_12;
	bra.uni 	LBB641_6;
LBB641_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB641_6;
	ld.param.u64 	%rd7, [fusion_459_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB641_6:
	ret;

}
	// .globl	fusion_457
.visible .entry fusion_457(
	.param .u64 fusion_457_param_0,
	.param .u64 fusion_457_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot642[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot642;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_457_param_0];
	ld.param.u64 	%rd9, [fusion_457_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB642_7;
	bra.uni 	LBB642_1;
LBB642_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB642_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB642_8;
	bra.uni 	LBB642_2;
LBB642_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB642_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB642_9;
	bra.uni 	LBB642_3;
LBB642_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB642_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB642_10;
	bra.uni 	LBB642_4;
LBB642_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB642_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0385;
	@%p6 bra 	LBB642_11;
	bra.uni 	LBB642_5;
LBB642_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB642_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB642_12;
	bra.uni 	LBB642_6;
LBB642_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB642_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB642_6:
	ret;

}
	// .globl	fusion_456
.visible .entry fusion_456(
	.param .u64 fusion_456_param_0,
	.param .u64 fusion_456_param_1,
	.param .u64 fusion_456_param_2,
	.param .u64 fusion_456_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_456_param_0];
	ld.param.u64 	%rd9, [fusion_456_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_456_param_1];
	ld.param.u64 	%rd11, [fusion_456_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB643_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB643_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB643_11;
	bra.uni 	LBB643_3;
LBB643_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB643_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB643_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB643_12;
	bra.uni 	LBB643_5;
LBB643_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB643_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB643_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB643_13;
	bra.uni 	LBB643_7;
LBB643_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB643_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB643_10;
	@%p11 bra 	LBB643_10;
	@%p12 bra 	LBB643_14;
	bra.uni 	LBB643_10;
LBB643_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB643_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_455
.visible .entry fusion_455(
	.param .u64 fusion_455_param_0,
	.param .u64 fusion_455_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_455_param_0];
	ld.param.u64 	%rd6, [fusion_455_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB644_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB644_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0386;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB644_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB644_4:
	ret;

}
	// .globl	fusion_454
.visible .entry fusion_454(
	.param .u64 fusion_454_param_0,
	.param .u64 fusion_454_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_454_param_0];
	ld.param.u64 	%rd2, [fusion_454_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_453
.visible .entry fusion_453(
	.param .u64 fusion_453_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot646[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot646;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_453_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB646_9;
	bra.uni 	LBB646_1;
LBB646_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB646_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB646_10;
	bra.uni 	LBB646_2;
LBB646_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB646_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB646_11;
	bra.uni 	LBB646_3;
LBB646_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB646_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB646_12;
	bra.uni 	LBB646_4;
LBB646_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB646_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB646_13;
	bra.uni 	LBB646_5;
LBB646_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB646_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB646_14;
	bra.uni 	LBB646_6;
LBB646_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB646_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0387;
	@%p8 bra 	LBB646_15;
	bra.uni 	LBB646_7;
LBB646_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB646_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB646_16;
	bra.uni 	LBB646_8;
LBB646_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB646_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB646_8:
	ret;

}
	// .globl	fusion_452
.visible .entry fusion_452(
	.param .u64 fusion_452_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_452_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_451
.visible .entry fusion_451(
	.param .u64 fusion_451_param_0,
	.param .u64 fusion_451_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot648[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot648;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_451_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB648_7;
	bra.uni 	LBB648_1;
LBB648_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB648_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB648_8;
	bra.uni 	LBB648_2;
LBB648_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB648_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB648_9;
	bra.uni 	LBB648_3;
LBB648_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB648_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB648_10;
	bra.uni 	LBB648_4;
LBB648_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB648_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0388;
	@%p6 bra 	LBB648_11;
	bra.uni 	LBB648_5;
LBB648_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB648_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB648_12;
	bra.uni 	LBB648_6;
LBB648_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB648_6;
	ld.param.u64 	%rd7, [fusion_451_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB648_6:
	ret;

}
	// .globl	fusion_449
.visible .entry fusion_449(
	.param .u64 fusion_449_param_0,
	.param .u64 fusion_449_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot649[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot649;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_449_param_0];
	ld.param.u64 	%rd9, [fusion_449_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB649_7;
	bra.uni 	LBB649_1;
LBB649_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB649_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB649_8;
	bra.uni 	LBB649_2;
LBB649_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB649_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB649_9;
	bra.uni 	LBB649_3;
LBB649_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB649_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB649_10;
	bra.uni 	LBB649_4;
LBB649_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB649_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0389;
	@%p6 bra 	LBB649_11;
	bra.uni 	LBB649_5;
LBB649_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB649_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB649_12;
	bra.uni 	LBB649_6;
LBB649_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB649_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB649_6:
	ret;

}
	// .globl	fusion_448
.visible .entry fusion_448(
	.param .u64 fusion_448_param_0,
	.param .u64 fusion_448_param_1,
	.param .u64 fusion_448_param_2,
	.param .u64 fusion_448_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_448_param_0];
	ld.param.u64 	%rd2, [fusion_448_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_448_param_1];
	ld.param.u64 	%rd5, [fusion_448_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_447
.visible .entry fusion_447(
	.param .u64 fusion_447_param_0,
	.param .u64 fusion_447_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_447_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0390;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB651_2;
	bra.uni 	LBB651_1;
LBB651_2:
	ld.param.u64 	%rd3, [fusion_447_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB651_1:
	ret;

}
	// .globl	fusion_1298
.visible .entry fusion_1298(
	.param .u64 fusion_1298_param_0,
	.param .u64 fusion_1298_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot652[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot652;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1298_param_0];
	ld.param.u64 	%rd6, [fusion_1298_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0391;
	@%p1 bra 	LBB652_3;
	bra.uni 	LBB652_1;
LBB652_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB652_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB652_4;
	bra.uni 	LBB652_2;
LBB652_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB652_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB652_2:
	ret;

}
	// .globl	fusion_444
.visible .entry fusion_444(
	.param .u64 fusion_444_param_0,
	.param .u64 fusion_444_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_444_param_0];
	ld.param.u64 	%rd2, [fusion_444_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_15062
.visible .entry add_15062(
	.param .u64 add_15062_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_15062_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB654_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB654_2:
	ret;

}
	// .globl	fusion_443
.visible .entry fusion_443(
	.param .u64 fusion_443_param_0,
	.param .u64 fusion_443_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot655[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot655;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_443_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB655_10;
	bra.uni 	LBB655_1;
LBB655_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB655_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB655_11;
	bra.uni 	LBB655_2;
LBB655_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB655_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB655_12;
	bra.uni 	LBB655_3;
LBB655_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB655_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB655_13;
	bra.uni 	LBB655_4;
LBB655_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB655_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB655_14;
	bra.uni 	LBB655_5;
LBB655_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB655_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB655_15;
	bra.uni 	LBB655_6;
LBB655_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB655_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB655_16;
	bra.uni 	LBB655_7;
LBB655_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB655_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0392;
	@%p9 bra 	LBB655_17;
	bra.uni 	LBB655_8;
LBB655_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB655_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB655_18;
	bra.uni 	LBB655_9;
LBB655_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB655_9;
	ld.param.u64 	%rd7, [fusion_443_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB655_9:
	ret;

}
	// .globl	fusion_441
.visible .entry fusion_441(
	.param .u64 fusion_441_param_0,
	.param .u64 fusion_441_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot656[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot656;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_441_param_0];
	ld.param.u64 	%rd9, [fusion_441_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB656_10;
	bra.uni 	LBB656_1;
LBB656_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB656_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB656_11;
	bra.uni 	LBB656_2;
LBB656_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB656_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB656_12;
	bra.uni 	LBB656_3;
LBB656_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB656_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB656_13;
	bra.uni 	LBB656_4;
LBB656_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB656_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB656_14;
	bra.uni 	LBB656_5;
LBB656_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB656_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB656_15;
	bra.uni 	LBB656_6;
LBB656_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB656_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB656_16;
	bra.uni 	LBB656_7;
LBB656_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB656_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0393;
	@%p9 bra 	LBB656_17;
	bra.uni 	LBB656_8;
LBB656_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB656_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB656_18;
	bra.uni 	LBB656_9;
LBB656_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB656_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB656_9:
	ret;

}
	// .globl	fusion_440
.visible .entry fusion_440(
	.param .u64 fusion_440_param_0,
	.param .u64 fusion_440_param_1,
	.param .u64 fusion_440_param_2,
	.param .u64 fusion_440_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_440_param_0];
	ld.param.u64 	%rd2, [fusion_440_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_440_param_1];
	ld.param.u64 	%rd5, [fusion_440_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_439
.visible .entry fusion_439(
	.param .u64 fusion_439_param_0,
	.param .u64 fusion_439_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_439_param_0];
	ld.param.u64 	%rd6, [fusion_439_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB658_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB658_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0394;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB658_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB658_4:
	ret;

}
	// .globl	fusion_1299
.visible .entry fusion_1299(
	.param .u64 fusion_1299_param_0,
	.param .u64 fusion_1299_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot659[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot659;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1299_param_0];
	ld.param.u64 	%rd6, [fusion_1299_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0395;
	@%p1 bra 	LBB659_3;
	bra.uni 	LBB659_1;
LBB659_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB659_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB659_4;
	bra.uni 	LBB659_2;
LBB659_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB659_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB659_2:
	ret;

}
	// .globl	fusion_436
.visible .entry fusion_436(
	.param .u64 fusion_436_param_0,
	.param .u64 fusion_436_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_436_param_0];
	ld.param.u64 	%rd2, [fusion_436_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_435
.visible .entry fusion_435(
	.param .u64 fusion_435_param_0,
	.param .u64 fusion_435_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot661[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot661;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_435_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB661_7;
	bra.uni 	LBB661_1;
LBB661_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB661_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB661_8;
	bra.uni 	LBB661_2;
LBB661_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB661_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB661_9;
	bra.uni 	LBB661_3;
LBB661_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB661_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB661_10;
	bra.uni 	LBB661_4;
LBB661_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB661_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0396;
	@%p6 bra 	LBB661_11;
	bra.uni 	LBB661_5;
LBB661_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB661_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB661_12;
	bra.uni 	LBB661_6;
LBB661_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB661_6;
	ld.param.u64 	%rd7, [fusion_435_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB661_6:
	ret;

}
	// .globl	fusion_433
.visible .entry fusion_433(
	.param .u64 fusion_433_param_0,
	.param .u64 fusion_433_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot662[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot662;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_433_param_0];
	ld.param.u64 	%rd9, [fusion_433_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB662_7;
	bra.uni 	LBB662_1;
LBB662_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB662_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB662_8;
	bra.uni 	LBB662_2;
LBB662_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB662_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB662_9;
	bra.uni 	LBB662_3;
LBB662_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB662_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB662_10;
	bra.uni 	LBB662_4;
LBB662_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB662_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0397;
	@%p6 bra 	LBB662_11;
	bra.uni 	LBB662_5;
LBB662_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB662_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB662_12;
	bra.uni 	LBB662_6;
LBB662_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB662_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB662_6:
	ret;

}
	// .globl	fusion_432
.visible .entry fusion_432(
	.param .u64 fusion_432_param_0,
	.param .u64 fusion_432_param_1,
	.param .u64 fusion_432_param_2,
	.param .u64 fusion_432_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_432_param_0];
	ld.param.u64 	%rd9, [fusion_432_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_432_param_1];
	ld.param.u64 	%rd11, [fusion_432_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB663_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB663_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB663_11;
	bra.uni 	LBB663_3;
LBB663_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB663_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB663_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB663_12;
	bra.uni 	LBB663_5;
LBB663_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB663_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB663_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB663_13;
	bra.uni 	LBB663_7;
LBB663_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB663_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB663_10;
	@%p11 bra 	LBB663_10;
	@%p12 bra 	LBB663_14;
	bra.uni 	LBB663_10;
LBB663_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB663_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_431
.visible .entry fusion_431(
	.param .u64 fusion_431_param_0,
	.param .u64 fusion_431_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_431_param_0];
	ld.param.u64 	%rd6, [fusion_431_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB664_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB664_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0398;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB664_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB664_4:
	ret;

}
	// .globl	fusion_430
.visible .entry fusion_430(
	.param .u64 fusion_430_param_0,
	.param .u64 fusion_430_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_430_param_0];
	ld.param.u64 	%rd2, [fusion_430_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_429
.visible .entry fusion_429(
	.param .u64 fusion_429_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot666[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot666;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_429_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB666_9;
	bra.uni 	LBB666_1;
LBB666_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB666_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB666_10;
	bra.uni 	LBB666_2;
LBB666_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB666_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB666_11;
	bra.uni 	LBB666_3;
LBB666_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB666_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB666_12;
	bra.uni 	LBB666_4;
LBB666_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB666_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB666_13;
	bra.uni 	LBB666_5;
LBB666_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB666_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB666_14;
	bra.uni 	LBB666_6;
LBB666_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB666_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0399;
	@%p8 bra 	LBB666_15;
	bra.uni 	LBB666_7;
LBB666_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB666_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB666_16;
	bra.uni 	LBB666_8;
LBB666_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB666_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB666_8:
	ret;

}
	// .globl	fusion_428
.visible .entry fusion_428(
	.param .u64 fusion_428_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_428_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_427
.visible .entry fusion_427(
	.param .u64 fusion_427_param_0,
	.param .u64 fusion_427_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot668[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot668;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_427_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB668_7;
	bra.uni 	LBB668_1;
LBB668_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB668_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB668_8;
	bra.uni 	LBB668_2;
LBB668_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB668_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB668_9;
	bra.uni 	LBB668_3;
LBB668_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB668_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB668_10;
	bra.uni 	LBB668_4;
LBB668_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB668_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0400;
	@%p6 bra 	LBB668_11;
	bra.uni 	LBB668_5;
LBB668_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB668_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB668_12;
	bra.uni 	LBB668_6;
LBB668_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB668_6;
	ld.param.u64 	%rd7, [fusion_427_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB668_6:
	ret;

}
	// .globl	fusion_425
.visible .entry fusion_425(
	.param .u64 fusion_425_param_0,
	.param .u64 fusion_425_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot669[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot669;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_425_param_0];
	ld.param.u64 	%rd9, [fusion_425_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB669_7;
	bra.uni 	LBB669_1;
LBB669_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB669_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB669_8;
	bra.uni 	LBB669_2;
LBB669_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB669_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB669_9;
	bra.uni 	LBB669_3;
LBB669_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB669_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB669_10;
	bra.uni 	LBB669_4;
LBB669_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB669_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0401;
	@%p6 bra 	LBB669_11;
	bra.uni 	LBB669_5;
LBB669_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB669_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB669_12;
	bra.uni 	LBB669_6;
LBB669_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB669_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB669_6:
	ret;

}
	// .globl	fusion_424
.visible .entry fusion_424(
	.param .u64 fusion_424_param_0,
	.param .u64 fusion_424_param_1,
	.param .u64 fusion_424_param_2,
	.param .u64 fusion_424_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_424_param_0];
	ld.param.u64 	%rd2, [fusion_424_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_424_param_1];
	ld.param.u64 	%rd5, [fusion_424_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_423
.visible .entry fusion_423(
	.param .u64 fusion_423_param_0,
	.param .u64 fusion_423_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_423_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0402;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB671_2;
	bra.uni 	LBB671_1;
LBB671_2:
	ld.param.u64 	%rd3, [fusion_423_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB671_1:
	ret;

}
	// .globl	fusion_1300
.visible .entry fusion_1300(
	.param .u64 fusion_1300_param_0,
	.param .u64 fusion_1300_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot672[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot672;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1300_param_0];
	ld.param.u64 	%rd6, [fusion_1300_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0403;
	@%p1 bra 	LBB672_3;
	bra.uni 	LBB672_1;
LBB672_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB672_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB672_4;
	bra.uni 	LBB672_2;
LBB672_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB672_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB672_2:
	ret;

}
	// .globl	fusion_420
.visible .entry fusion_420(
	.param .u64 fusion_420_param_0,
	.param .u64 fusion_420_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_420_param_0];
	ld.param.u64 	%rd2, [fusion_420_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_15266
.visible .entry add_15266(
	.param .u64 add_15266_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_15266_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB674_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB674_2:
	ret;

}
	// .globl	fusion_419
.visible .entry fusion_419(
	.param .u64 fusion_419_param_0,
	.param .u64 fusion_419_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot675[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot675;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_419_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB675_10;
	bra.uni 	LBB675_1;
LBB675_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB675_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB675_11;
	bra.uni 	LBB675_2;
LBB675_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB675_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB675_12;
	bra.uni 	LBB675_3;
LBB675_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB675_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB675_13;
	bra.uni 	LBB675_4;
LBB675_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB675_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB675_14;
	bra.uni 	LBB675_5;
LBB675_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB675_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB675_15;
	bra.uni 	LBB675_6;
LBB675_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB675_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB675_16;
	bra.uni 	LBB675_7;
LBB675_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB675_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0404;
	@%p9 bra 	LBB675_17;
	bra.uni 	LBB675_8;
LBB675_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB675_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB675_18;
	bra.uni 	LBB675_9;
LBB675_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB675_9;
	ld.param.u64 	%rd7, [fusion_419_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB675_9:
	ret;

}
	// .globl	fusion_417
.visible .entry fusion_417(
	.param .u64 fusion_417_param_0,
	.param .u64 fusion_417_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot676[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot676;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_417_param_0];
	ld.param.u64 	%rd9, [fusion_417_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB676_10;
	bra.uni 	LBB676_1;
LBB676_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB676_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB676_11;
	bra.uni 	LBB676_2;
LBB676_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB676_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB676_12;
	bra.uni 	LBB676_3;
LBB676_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB676_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB676_13;
	bra.uni 	LBB676_4;
LBB676_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB676_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB676_14;
	bra.uni 	LBB676_5;
LBB676_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB676_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB676_15;
	bra.uni 	LBB676_6;
LBB676_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB676_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB676_16;
	bra.uni 	LBB676_7;
LBB676_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB676_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0405;
	@%p9 bra 	LBB676_17;
	bra.uni 	LBB676_8;
LBB676_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB676_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB676_18;
	bra.uni 	LBB676_9;
LBB676_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB676_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB676_9:
	ret;

}
	// .globl	fusion_416
.visible .entry fusion_416(
	.param .u64 fusion_416_param_0,
	.param .u64 fusion_416_param_1,
	.param .u64 fusion_416_param_2,
	.param .u64 fusion_416_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_416_param_0];
	ld.param.u64 	%rd2, [fusion_416_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_416_param_1];
	ld.param.u64 	%rd5, [fusion_416_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_415
.visible .entry fusion_415(
	.param .u64 fusion_415_param_0,
	.param .u64 fusion_415_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_415_param_0];
	ld.param.u64 	%rd6, [fusion_415_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB678_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB678_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0406;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB678_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB678_4:
	ret;

}
	// .globl	fusion_1301
.visible .entry fusion_1301(
	.param .u64 fusion_1301_param_0,
	.param .u64 fusion_1301_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot679[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot679;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1301_param_0];
	ld.param.u64 	%rd6, [fusion_1301_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0407;
	@%p1 bra 	LBB679_3;
	bra.uni 	LBB679_1;
LBB679_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB679_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB679_4;
	bra.uni 	LBB679_2;
LBB679_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB679_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB679_2:
	ret;

}
	// .globl	fusion_412
.visible .entry fusion_412(
	.param .u64 fusion_412_param_0,
	.param .u64 fusion_412_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_412_param_0];
	ld.param.u64 	%rd2, [fusion_412_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_411
.visible .entry fusion_411(
	.param .u64 fusion_411_param_0,
	.param .u64 fusion_411_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot681[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot681;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_411_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB681_7;
	bra.uni 	LBB681_1;
LBB681_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB681_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB681_8;
	bra.uni 	LBB681_2;
LBB681_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB681_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB681_9;
	bra.uni 	LBB681_3;
LBB681_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB681_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB681_10;
	bra.uni 	LBB681_4;
LBB681_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB681_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0408;
	@%p6 bra 	LBB681_11;
	bra.uni 	LBB681_5;
LBB681_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB681_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB681_12;
	bra.uni 	LBB681_6;
LBB681_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB681_6;
	ld.param.u64 	%rd7, [fusion_411_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB681_6:
	ret;

}
	// .globl	fusion_409
.visible .entry fusion_409(
	.param .u64 fusion_409_param_0,
	.param .u64 fusion_409_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot682[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot682;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_409_param_0];
	ld.param.u64 	%rd9, [fusion_409_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB682_7;
	bra.uni 	LBB682_1;
LBB682_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB682_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB682_8;
	bra.uni 	LBB682_2;
LBB682_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB682_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB682_9;
	bra.uni 	LBB682_3;
LBB682_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB682_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB682_10;
	bra.uni 	LBB682_4;
LBB682_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB682_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0409;
	@%p6 bra 	LBB682_11;
	bra.uni 	LBB682_5;
LBB682_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB682_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB682_12;
	bra.uni 	LBB682_6;
LBB682_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB682_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB682_6:
	ret;

}
	// .globl	fusion_408
.visible .entry fusion_408(
	.param .u64 fusion_408_param_0,
	.param .u64 fusion_408_param_1,
	.param .u64 fusion_408_param_2,
	.param .u64 fusion_408_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_408_param_0];
	ld.param.u64 	%rd9, [fusion_408_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_408_param_1];
	ld.param.u64 	%rd11, [fusion_408_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB683_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB683_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB683_11;
	bra.uni 	LBB683_3;
LBB683_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB683_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB683_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB683_12;
	bra.uni 	LBB683_5;
LBB683_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB683_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB683_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB683_13;
	bra.uni 	LBB683_7;
LBB683_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB683_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB683_10;
	@%p11 bra 	LBB683_10;
	@%p12 bra 	LBB683_14;
	bra.uni 	LBB683_10;
LBB683_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB683_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_407
.visible .entry fusion_407(
	.param .u64 fusion_407_param_0,
	.param .u64 fusion_407_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_407_param_0];
	ld.param.u64 	%rd6, [fusion_407_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB684_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB684_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0410;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB684_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB684_4:
	ret;

}
	// .globl	fusion_406
.visible .entry fusion_406(
	.param .u64 fusion_406_param_0,
	.param .u64 fusion_406_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_406_param_0];
	ld.param.u64 	%rd2, [fusion_406_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_405
.visible .entry fusion_405(
	.param .u64 fusion_405_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot686[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot686;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_405_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB686_9;
	bra.uni 	LBB686_1;
LBB686_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB686_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB686_10;
	bra.uni 	LBB686_2;
LBB686_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB686_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB686_11;
	bra.uni 	LBB686_3;
LBB686_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB686_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB686_12;
	bra.uni 	LBB686_4;
LBB686_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB686_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB686_13;
	bra.uni 	LBB686_5;
LBB686_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB686_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB686_14;
	bra.uni 	LBB686_6;
LBB686_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB686_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0411;
	@%p8 bra 	LBB686_15;
	bra.uni 	LBB686_7;
LBB686_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB686_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB686_16;
	bra.uni 	LBB686_8;
LBB686_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB686_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB686_8:
	ret;

}
	// .globl	fusion_404
.visible .entry fusion_404(
	.param .u64 fusion_404_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_404_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_403
.visible .entry fusion_403(
	.param .u64 fusion_403_param_0,
	.param .u64 fusion_403_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot688[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot688;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_403_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB688_7;
	bra.uni 	LBB688_1;
LBB688_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB688_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB688_8;
	bra.uni 	LBB688_2;
LBB688_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB688_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB688_9;
	bra.uni 	LBB688_3;
LBB688_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB688_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB688_10;
	bra.uni 	LBB688_4;
LBB688_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB688_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0412;
	@%p6 bra 	LBB688_11;
	bra.uni 	LBB688_5;
LBB688_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB688_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB688_12;
	bra.uni 	LBB688_6;
LBB688_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB688_6;
	ld.param.u64 	%rd7, [fusion_403_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB688_6:
	ret;

}
	// .globl	fusion_401
.visible .entry fusion_401(
	.param .u64 fusion_401_param_0,
	.param .u64 fusion_401_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot689[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot689;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_401_param_0];
	ld.param.u64 	%rd9, [fusion_401_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB689_7;
	bra.uni 	LBB689_1;
LBB689_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB689_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB689_8;
	bra.uni 	LBB689_2;
LBB689_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB689_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB689_9;
	bra.uni 	LBB689_3;
LBB689_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB689_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB689_10;
	bra.uni 	LBB689_4;
LBB689_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB689_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0413;
	@%p6 bra 	LBB689_11;
	bra.uni 	LBB689_5;
LBB689_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB689_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB689_12;
	bra.uni 	LBB689_6;
LBB689_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB689_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB689_6:
	ret;

}
	// .globl	fusion_400
.visible .entry fusion_400(
	.param .u64 fusion_400_param_0,
	.param .u64 fusion_400_param_1,
	.param .u64 fusion_400_param_2,
	.param .u64 fusion_400_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_400_param_0];
	ld.param.u64 	%rd2, [fusion_400_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_400_param_1];
	ld.param.u64 	%rd5, [fusion_400_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_399
.visible .entry fusion_399(
	.param .u64 fusion_399_param_0,
	.param .u64 fusion_399_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_399_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0414;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB691_2;
	bra.uni 	LBB691_1;
LBB691_2:
	ld.param.u64 	%rd3, [fusion_399_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB691_1:
	ret;

}
	// .globl	fusion_1302
.visible .entry fusion_1302(
	.param .u64 fusion_1302_param_0,
	.param .u64 fusion_1302_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot692[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot692;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1302_param_0];
	ld.param.u64 	%rd6, [fusion_1302_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0415;
	@%p1 bra 	LBB692_3;
	bra.uni 	LBB692_1;
LBB692_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB692_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB692_4;
	bra.uni 	LBB692_2;
LBB692_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB692_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB692_2:
	ret;

}
	// .globl	fusion_396
.visible .entry fusion_396(
	.param .u64 fusion_396_param_0,
	.param .u64 fusion_396_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_396_param_0];
	ld.param.u64 	%rd2, [fusion_396_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_15470
.visible .entry add_15470(
	.param .u64 add_15470_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_15470_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB694_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB694_2:
	ret;

}
	// .globl	fusion_395
.visible .entry fusion_395(
	.param .u64 fusion_395_param_0,
	.param .u64 fusion_395_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot695[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot695;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_395_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB695_10;
	bra.uni 	LBB695_1;
LBB695_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB695_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB695_11;
	bra.uni 	LBB695_2;
LBB695_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB695_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB695_12;
	bra.uni 	LBB695_3;
LBB695_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB695_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB695_13;
	bra.uni 	LBB695_4;
LBB695_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB695_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB695_14;
	bra.uni 	LBB695_5;
LBB695_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB695_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB695_15;
	bra.uni 	LBB695_6;
LBB695_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB695_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB695_16;
	bra.uni 	LBB695_7;
LBB695_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB695_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0416;
	@%p9 bra 	LBB695_17;
	bra.uni 	LBB695_8;
LBB695_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB695_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB695_18;
	bra.uni 	LBB695_9;
LBB695_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB695_9;
	ld.param.u64 	%rd7, [fusion_395_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB695_9:
	ret;

}
	// .globl	fusion_393
.visible .entry fusion_393(
	.param .u64 fusion_393_param_0,
	.param .u64 fusion_393_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot696[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot696;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_393_param_0];
	ld.param.u64 	%rd9, [fusion_393_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB696_10;
	bra.uni 	LBB696_1;
LBB696_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB696_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB696_11;
	bra.uni 	LBB696_2;
LBB696_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB696_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB696_12;
	bra.uni 	LBB696_3;
LBB696_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB696_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB696_13;
	bra.uni 	LBB696_4;
LBB696_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB696_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB696_14;
	bra.uni 	LBB696_5;
LBB696_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB696_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB696_15;
	bra.uni 	LBB696_6;
LBB696_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB696_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB696_16;
	bra.uni 	LBB696_7;
LBB696_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB696_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0417;
	@%p9 bra 	LBB696_17;
	bra.uni 	LBB696_8;
LBB696_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB696_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB696_18;
	bra.uni 	LBB696_9;
LBB696_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB696_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB696_9:
	ret;

}
	// .globl	fusion_392
.visible .entry fusion_392(
	.param .u64 fusion_392_param_0,
	.param .u64 fusion_392_param_1,
	.param .u64 fusion_392_param_2,
	.param .u64 fusion_392_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_392_param_0];
	ld.param.u64 	%rd2, [fusion_392_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_392_param_1];
	ld.param.u64 	%rd5, [fusion_392_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_391
.visible .entry fusion_391(
	.param .u64 fusion_391_param_0,
	.param .u64 fusion_391_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_391_param_0];
	ld.param.u64 	%rd6, [fusion_391_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB698_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB698_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0418;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB698_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB698_4:
	ret;

}
	// .globl	fusion_1303
.visible .entry fusion_1303(
	.param .u64 fusion_1303_param_0,
	.param .u64 fusion_1303_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot699[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot699;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1303_param_0];
	ld.param.u64 	%rd6, [fusion_1303_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0419;
	@%p1 bra 	LBB699_3;
	bra.uni 	LBB699_1;
LBB699_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB699_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB699_4;
	bra.uni 	LBB699_2;
LBB699_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB699_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB699_2:
	ret;

}
	// .globl	fusion_388
.visible .entry fusion_388(
	.param .u64 fusion_388_param_0,
	.param .u64 fusion_388_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_388_param_0];
	ld.param.u64 	%rd2, [fusion_388_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_387
.visible .entry fusion_387(
	.param .u64 fusion_387_param_0,
	.param .u64 fusion_387_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot701[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot701;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_387_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB701_7;
	bra.uni 	LBB701_1;
LBB701_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB701_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB701_8;
	bra.uni 	LBB701_2;
LBB701_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB701_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB701_9;
	bra.uni 	LBB701_3;
LBB701_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB701_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB701_10;
	bra.uni 	LBB701_4;
LBB701_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB701_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0420;
	@%p6 bra 	LBB701_11;
	bra.uni 	LBB701_5;
LBB701_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB701_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB701_12;
	bra.uni 	LBB701_6;
LBB701_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB701_6;
	ld.param.u64 	%rd7, [fusion_387_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB701_6:
	ret;

}
	// .globl	fusion_385
.visible .entry fusion_385(
	.param .u64 fusion_385_param_0,
	.param .u64 fusion_385_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot702[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot702;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_385_param_0];
	ld.param.u64 	%rd9, [fusion_385_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB702_7;
	bra.uni 	LBB702_1;
LBB702_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB702_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB702_8;
	bra.uni 	LBB702_2;
LBB702_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB702_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB702_9;
	bra.uni 	LBB702_3;
LBB702_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB702_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB702_10;
	bra.uni 	LBB702_4;
LBB702_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB702_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0421;
	@%p6 bra 	LBB702_11;
	bra.uni 	LBB702_5;
LBB702_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB702_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB702_12;
	bra.uni 	LBB702_6;
LBB702_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB702_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB702_6:
	ret;

}
	// .globl	fusion_384
.visible .entry fusion_384(
	.param .u64 fusion_384_param_0,
	.param .u64 fusion_384_param_1,
	.param .u64 fusion_384_param_2,
	.param .u64 fusion_384_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_384_param_0];
	ld.param.u64 	%rd9, [fusion_384_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_384_param_1];
	ld.param.u64 	%rd11, [fusion_384_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB703_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB703_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB703_11;
	bra.uni 	LBB703_3;
LBB703_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB703_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB703_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB703_12;
	bra.uni 	LBB703_5;
LBB703_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB703_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB703_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB703_13;
	bra.uni 	LBB703_7;
LBB703_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB703_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB703_10;
	@%p11 bra 	LBB703_10;
	@%p12 bra 	LBB703_14;
	bra.uni 	LBB703_10;
LBB703_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB703_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_383
.visible .entry fusion_383(
	.param .u64 fusion_383_param_0,
	.param .u64 fusion_383_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_383_param_0];
	ld.param.u64 	%rd6, [fusion_383_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB704_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB704_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0422;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB704_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB704_4:
	ret;

}
	// .globl	fusion_382
.visible .entry fusion_382(
	.param .u64 fusion_382_param_0,
	.param .u64 fusion_382_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_382_param_0];
	ld.param.u64 	%rd2, [fusion_382_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_381
.visible .entry fusion_381(
	.param .u64 fusion_381_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot706[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot706;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_381_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB706_9;
	bra.uni 	LBB706_1;
LBB706_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB706_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB706_10;
	bra.uni 	LBB706_2;
LBB706_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB706_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB706_11;
	bra.uni 	LBB706_3;
LBB706_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB706_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB706_12;
	bra.uni 	LBB706_4;
LBB706_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB706_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB706_13;
	bra.uni 	LBB706_5;
LBB706_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB706_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB706_14;
	bra.uni 	LBB706_6;
LBB706_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB706_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0423;
	@%p8 bra 	LBB706_15;
	bra.uni 	LBB706_7;
LBB706_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB706_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB706_16;
	bra.uni 	LBB706_8;
LBB706_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB706_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB706_8:
	ret;

}
	// .globl	fusion_380
.visible .entry fusion_380(
	.param .u64 fusion_380_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_380_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_379
.visible .entry fusion_379(
	.param .u64 fusion_379_param_0,
	.param .u64 fusion_379_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot708[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot708;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_379_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB708_7;
	bra.uni 	LBB708_1;
LBB708_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB708_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB708_8;
	bra.uni 	LBB708_2;
LBB708_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB708_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB708_9;
	bra.uni 	LBB708_3;
LBB708_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB708_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB708_10;
	bra.uni 	LBB708_4;
LBB708_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB708_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0424;
	@%p6 bra 	LBB708_11;
	bra.uni 	LBB708_5;
LBB708_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB708_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB708_12;
	bra.uni 	LBB708_6;
LBB708_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB708_6;
	ld.param.u64 	%rd7, [fusion_379_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB708_6:
	ret;

}
	// .globl	fusion_377
.visible .entry fusion_377(
	.param .u64 fusion_377_param_0,
	.param .u64 fusion_377_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot709[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot709;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_377_param_0];
	ld.param.u64 	%rd9, [fusion_377_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB709_7;
	bra.uni 	LBB709_1;
LBB709_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB709_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB709_8;
	bra.uni 	LBB709_2;
LBB709_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB709_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB709_9;
	bra.uni 	LBB709_3;
LBB709_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB709_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB709_10;
	bra.uni 	LBB709_4;
LBB709_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB709_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0425;
	@%p6 bra 	LBB709_11;
	bra.uni 	LBB709_5;
LBB709_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB709_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB709_12;
	bra.uni 	LBB709_6;
LBB709_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB709_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB709_6:
	ret;

}
	// .globl	fusion_376
.visible .entry fusion_376(
	.param .u64 fusion_376_param_0,
	.param .u64 fusion_376_param_1,
	.param .u64 fusion_376_param_2,
	.param .u64 fusion_376_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_376_param_0];
	ld.param.u64 	%rd2, [fusion_376_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_376_param_1];
	ld.param.u64 	%rd5, [fusion_376_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_375
.visible .entry fusion_375(
	.param .u64 fusion_375_param_0,
	.param .u64 fusion_375_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_375_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0426;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB711_2;
	bra.uni 	LBB711_1;
LBB711_2:
	ld.param.u64 	%rd3, [fusion_375_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB711_1:
	ret;

}
	// .globl	fusion_1304
.visible .entry fusion_1304(
	.param .u64 fusion_1304_param_0,
	.param .u64 fusion_1304_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot712[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot712;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1304_param_0];
	ld.param.u64 	%rd6, [fusion_1304_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0427;
	@%p1 bra 	LBB712_3;
	bra.uni 	LBB712_1;
LBB712_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB712_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB712_4;
	bra.uni 	LBB712_2;
LBB712_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB712_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB712_2:
	ret;

}
	// .globl	fusion_372
.visible .entry fusion_372(
	.param .u64 fusion_372_param_0,
	.param .u64 fusion_372_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_372_param_0];
	ld.param.u64 	%rd2, [fusion_372_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_15674
.visible .entry add_15674(
	.param .u64 add_15674_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_15674_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB714_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB714_2:
	ret;

}
	// .globl	fusion_371
.visible .entry fusion_371(
	.param .u64 fusion_371_param_0,
	.param .u64 fusion_371_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot715[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot715;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_371_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB715_10;
	bra.uni 	LBB715_1;
LBB715_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB715_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB715_11;
	bra.uni 	LBB715_2;
LBB715_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB715_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB715_12;
	bra.uni 	LBB715_3;
LBB715_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB715_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB715_13;
	bra.uni 	LBB715_4;
LBB715_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB715_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB715_14;
	bra.uni 	LBB715_5;
LBB715_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB715_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB715_15;
	bra.uni 	LBB715_6;
LBB715_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB715_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB715_16;
	bra.uni 	LBB715_7;
LBB715_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB715_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0428;
	@%p9 bra 	LBB715_17;
	bra.uni 	LBB715_8;
LBB715_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB715_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB715_18;
	bra.uni 	LBB715_9;
LBB715_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB715_9;
	ld.param.u64 	%rd7, [fusion_371_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB715_9:
	ret;

}
	// .globl	fusion_369
.visible .entry fusion_369(
	.param .u64 fusion_369_param_0,
	.param .u64 fusion_369_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot716[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot716;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_369_param_0];
	ld.param.u64 	%rd9, [fusion_369_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB716_10;
	bra.uni 	LBB716_1;
LBB716_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB716_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB716_11;
	bra.uni 	LBB716_2;
LBB716_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB716_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB716_12;
	bra.uni 	LBB716_3;
LBB716_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB716_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB716_13;
	bra.uni 	LBB716_4;
LBB716_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB716_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB716_14;
	bra.uni 	LBB716_5;
LBB716_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB716_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB716_15;
	bra.uni 	LBB716_6;
LBB716_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB716_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB716_16;
	bra.uni 	LBB716_7;
LBB716_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB716_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0429;
	@%p9 bra 	LBB716_17;
	bra.uni 	LBB716_8;
LBB716_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB716_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB716_18;
	bra.uni 	LBB716_9;
LBB716_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB716_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB716_9:
	ret;

}
	// .globl	fusion_368
.visible .entry fusion_368(
	.param .u64 fusion_368_param_0,
	.param .u64 fusion_368_param_1,
	.param .u64 fusion_368_param_2,
	.param .u64 fusion_368_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_368_param_0];
	ld.param.u64 	%rd2, [fusion_368_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_368_param_1];
	ld.param.u64 	%rd5, [fusion_368_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_367
.visible .entry fusion_367(
	.param .u64 fusion_367_param_0,
	.param .u64 fusion_367_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_367_param_0];
	ld.param.u64 	%rd6, [fusion_367_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB718_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB718_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0430;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB718_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB718_4:
	ret;

}
	// .globl	fusion_1305
.visible .entry fusion_1305(
	.param .u64 fusion_1305_param_0,
	.param .u64 fusion_1305_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot719[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot719;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1305_param_0];
	ld.param.u64 	%rd6, [fusion_1305_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0431;
	@%p1 bra 	LBB719_3;
	bra.uni 	LBB719_1;
LBB719_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB719_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB719_4;
	bra.uni 	LBB719_2;
LBB719_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB719_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB719_2:
	ret;

}
	// .globl	fusion_364
.visible .entry fusion_364(
	.param .u64 fusion_364_param_0,
	.param .u64 fusion_364_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_364_param_0];
	ld.param.u64 	%rd2, [fusion_364_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_363
.visible .entry fusion_363(
	.param .u64 fusion_363_param_0,
	.param .u64 fusion_363_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot721[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot721;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_363_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB721_7;
	bra.uni 	LBB721_1;
LBB721_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB721_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB721_8;
	bra.uni 	LBB721_2;
LBB721_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB721_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB721_9;
	bra.uni 	LBB721_3;
LBB721_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB721_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB721_10;
	bra.uni 	LBB721_4;
LBB721_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB721_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0432;
	@%p6 bra 	LBB721_11;
	bra.uni 	LBB721_5;
LBB721_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB721_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB721_12;
	bra.uni 	LBB721_6;
LBB721_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB721_6;
	ld.param.u64 	%rd7, [fusion_363_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB721_6:
	ret;

}
	// .globl	fusion_361
.visible .entry fusion_361(
	.param .u64 fusion_361_param_0,
	.param .u64 fusion_361_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot722[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot722;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_361_param_0];
	ld.param.u64 	%rd9, [fusion_361_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB722_7;
	bra.uni 	LBB722_1;
LBB722_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB722_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB722_8;
	bra.uni 	LBB722_2;
LBB722_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB722_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB722_9;
	bra.uni 	LBB722_3;
LBB722_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB722_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB722_10;
	bra.uni 	LBB722_4;
LBB722_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB722_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0433;
	@%p6 bra 	LBB722_11;
	bra.uni 	LBB722_5;
LBB722_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB722_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB722_12;
	bra.uni 	LBB722_6;
LBB722_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB722_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB722_6:
	ret;

}
	// .globl	fusion_360
.visible .entry fusion_360(
	.param .u64 fusion_360_param_0,
	.param .u64 fusion_360_param_1,
	.param .u64 fusion_360_param_2,
	.param .u64 fusion_360_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_360_param_0];
	ld.param.u64 	%rd9, [fusion_360_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_360_param_1];
	ld.param.u64 	%rd11, [fusion_360_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB723_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB723_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB723_11;
	bra.uni 	LBB723_3;
LBB723_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB723_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB723_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB723_12;
	bra.uni 	LBB723_5;
LBB723_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB723_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB723_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB723_13;
	bra.uni 	LBB723_7;
LBB723_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB723_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB723_10;
	@%p11 bra 	LBB723_10;
	@%p12 bra 	LBB723_14;
	bra.uni 	LBB723_10;
LBB723_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB723_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_359
.visible .entry fusion_359(
	.param .u64 fusion_359_param_0,
	.param .u64 fusion_359_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_359_param_0];
	ld.param.u64 	%rd6, [fusion_359_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB724_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB724_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0434;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB724_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB724_4:
	ret;

}
	// .globl	fusion_358
.visible .entry fusion_358(
	.param .u64 fusion_358_param_0,
	.param .u64 fusion_358_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_358_param_0];
	ld.param.u64 	%rd2, [fusion_358_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_357
.visible .entry fusion_357(
	.param .u64 fusion_357_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot726[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot726;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_357_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB726_9;
	bra.uni 	LBB726_1;
LBB726_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB726_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB726_10;
	bra.uni 	LBB726_2;
LBB726_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB726_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB726_11;
	bra.uni 	LBB726_3;
LBB726_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB726_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB726_12;
	bra.uni 	LBB726_4;
LBB726_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB726_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB726_13;
	bra.uni 	LBB726_5;
LBB726_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB726_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB726_14;
	bra.uni 	LBB726_6;
LBB726_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB726_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0435;
	@%p8 bra 	LBB726_15;
	bra.uni 	LBB726_7;
LBB726_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB726_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB726_16;
	bra.uni 	LBB726_8;
LBB726_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB726_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB726_8:
	ret;

}
	// .globl	fusion_356
.visible .entry fusion_356(
	.param .u64 fusion_356_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_356_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_355
.visible .entry fusion_355(
	.param .u64 fusion_355_param_0,
	.param .u64 fusion_355_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot728[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot728;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_355_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB728_7;
	bra.uni 	LBB728_1;
LBB728_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB728_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB728_8;
	bra.uni 	LBB728_2;
LBB728_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB728_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB728_9;
	bra.uni 	LBB728_3;
LBB728_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB728_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB728_10;
	bra.uni 	LBB728_4;
LBB728_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB728_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0436;
	@%p6 bra 	LBB728_11;
	bra.uni 	LBB728_5;
LBB728_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB728_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB728_12;
	bra.uni 	LBB728_6;
LBB728_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB728_6;
	ld.param.u64 	%rd7, [fusion_355_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB728_6:
	ret;

}
	// .globl	fusion_353
.visible .entry fusion_353(
	.param .u64 fusion_353_param_0,
	.param .u64 fusion_353_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot729[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot729;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_353_param_0];
	ld.param.u64 	%rd9, [fusion_353_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB729_7;
	bra.uni 	LBB729_1;
LBB729_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB729_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB729_8;
	bra.uni 	LBB729_2;
LBB729_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB729_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB729_9;
	bra.uni 	LBB729_3;
LBB729_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB729_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB729_10;
	bra.uni 	LBB729_4;
LBB729_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB729_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0437;
	@%p6 bra 	LBB729_11;
	bra.uni 	LBB729_5;
LBB729_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB729_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB729_12;
	bra.uni 	LBB729_6;
LBB729_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB729_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB729_6:
	ret;

}
	// .globl	fusion_352
.visible .entry fusion_352(
	.param .u64 fusion_352_param_0,
	.param .u64 fusion_352_param_1,
	.param .u64 fusion_352_param_2,
	.param .u64 fusion_352_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_352_param_0];
	ld.param.u64 	%rd2, [fusion_352_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_352_param_1];
	ld.param.u64 	%rd5, [fusion_352_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_351
.visible .entry fusion_351(
	.param .u64 fusion_351_param_0,
	.param .u64 fusion_351_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_351_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0438;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB731_2;
	bra.uni 	LBB731_1;
LBB731_2:
	ld.param.u64 	%rd3, [fusion_351_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB731_1:
	ret;

}
	// .globl	fusion_1306
.visible .entry fusion_1306(
	.param .u64 fusion_1306_param_0,
	.param .u64 fusion_1306_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot732[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot732;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1306_param_0];
	ld.param.u64 	%rd6, [fusion_1306_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0439;
	@%p1 bra 	LBB732_3;
	bra.uni 	LBB732_1;
LBB732_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB732_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB732_4;
	bra.uni 	LBB732_2;
LBB732_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB732_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB732_2:
	ret;

}
	// .globl	fusion_348
.visible .entry fusion_348(
	.param .u64 fusion_348_param_0,
	.param .u64 fusion_348_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_348_param_0];
	ld.param.u64 	%rd2, [fusion_348_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_15878
.visible .entry add_15878(
	.param .u64 add_15878_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_15878_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB734_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB734_2:
	ret;

}
	// .globl	fusion_347
.visible .entry fusion_347(
	.param .u64 fusion_347_param_0,
	.param .u64 fusion_347_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot735[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot735;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_347_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB735_10;
	bra.uni 	LBB735_1;
LBB735_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB735_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB735_11;
	bra.uni 	LBB735_2;
LBB735_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB735_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB735_12;
	bra.uni 	LBB735_3;
LBB735_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB735_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB735_13;
	bra.uni 	LBB735_4;
LBB735_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB735_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB735_14;
	bra.uni 	LBB735_5;
LBB735_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB735_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB735_15;
	bra.uni 	LBB735_6;
LBB735_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB735_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB735_16;
	bra.uni 	LBB735_7;
LBB735_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB735_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0440;
	@%p9 bra 	LBB735_17;
	bra.uni 	LBB735_8;
LBB735_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB735_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB735_18;
	bra.uni 	LBB735_9;
LBB735_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB735_9;
	ld.param.u64 	%rd7, [fusion_347_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB735_9:
	ret;

}
	// .globl	fusion_345
.visible .entry fusion_345(
	.param .u64 fusion_345_param_0,
	.param .u64 fusion_345_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot736[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot736;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_345_param_0];
	ld.param.u64 	%rd9, [fusion_345_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB736_10;
	bra.uni 	LBB736_1;
LBB736_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB736_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB736_11;
	bra.uni 	LBB736_2;
LBB736_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB736_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB736_12;
	bra.uni 	LBB736_3;
LBB736_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB736_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB736_13;
	bra.uni 	LBB736_4;
LBB736_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB736_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB736_14;
	bra.uni 	LBB736_5;
LBB736_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB736_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB736_15;
	bra.uni 	LBB736_6;
LBB736_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB736_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB736_16;
	bra.uni 	LBB736_7;
LBB736_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB736_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0441;
	@%p9 bra 	LBB736_17;
	bra.uni 	LBB736_8;
LBB736_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB736_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB736_18;
	bra.uni 	LBB736_9;
LBB736_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB736_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB736_9:
	ret;

}
	// .globl	fusion_344
.visible .entry fusion_344(
	.param .u64 fusion_344_param_0,
	.param .u64 fusion_344_param_1,
	.param .u64 fusion_344_param_2,
	.param .u64 fusion_344_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_344_param_0];
	ld.param.u64 	%rd2, [fusion_344_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_344_param_1];
	ld.param.u64 	%rd5, [fusion_344_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_343
.visible .entry fusion_343(
	.param .u64 fusion_343_param_0,
	.param .u64 fusion_343_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_343_param_0];
	ld.param.u64 	%rd6, [fusion_343_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB738_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB738_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0442;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB738_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB738_4:
	ret;

}
	// .globl	fusion_1307
.visible .entry fusion_1307(
	.param .u64 fusion_1307_param_0,
	.param .u64 fusion_1307_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot739[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot739;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1307_param_0];
	ld.param.u64 	%rd6, [fusion_1307_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0443;
	@%p1 bra 	LBB739_3;
	bra.uni 	LBB739_1;
LBB739_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB739_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB739_4;
	bra.uni 	LBB739_2;
LBB739_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB739_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB739_2:
	ret;

}
	// .globl	fusion_340
.visible .entry fusion_340(
	.param .u64 fusion_340_param_0,
	.param .u64 fusion_340_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_340_param_0];
	ld.param.u64 	%rd2, [fusion_340_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_339
.visible .entry fusion_339(
	.param .u64 fusion_339_param_0,
	.param .u64 fusion_339_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot741[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot741;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_339_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB741_7;
	bra.uni 	LBB741_1;
LBB741_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB741_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB741_8;
	bra.uni 	LBB741_2;
LBB741_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB741_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB741_9;
	bra.uni 	LBB741_3;
LBB741_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB741_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB741_10;
	bra.uni 	LBB741_4;
LBB741_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB741_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0444;
	@%p6 bra 	LBB741_11;
	bra.uni 	LBB741_5;
LBB741_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB741_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB741_12;
	bra.uni 	LBB741_6;
LBB741_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB741_6;
	ld.param.u64 	%rd7, [fusion_339_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB741_6:
	ret;

}
	// .globl	fusion_337
.visible .entry fusion_337(
	.param .u64 fusion_337_param_0,
	.param .u64 fusion_337_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot742[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot742;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_337_param_0];
	ld.param.u64 	%rd9, [fusion_337_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB742_7;
	bra.uni 	LBB742_1;
LBB742_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB742_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB742_8;
	bra.uni 	LBB742_2;
LBB742_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB742_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB742_9;
	bra.uni 	LBB742_3;
LBB742_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB742_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB742_10;
	bra.uni 	LBB742_4;
LBB742_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB742_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0445;
	@%p6 bra 	LBB742_11;
	bra.uni 	LBB742_5;
LBB742_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB742_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB742_12;
	bra.uni 	LBB742_6;
LBB742_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB742_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB742_6:
	ret;

}
	// .globl	fusion_336
.visible .entry fusion_336(
	.param .u64 fusion_336_param_0,
	.param .u64 fusion_336_param_1,
	.param .u64 fusion_336_param_2,
	.param .u64 fusion_336_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_336_param_0];
	ld.param.u64 	%rd9, [fusion_336_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_336_param_1];
	ld.param.u64 	%rd11, [fusion_336_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB743_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB743_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB743_11;
	bra.uni 	LBB743_3;
LBB743_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB743_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB743_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB743_12;
	bra.uni 	LBB743_5;
LBB743_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB743_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB743_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB743_13;
	bra.uni 	LBB743_7;
LBB743_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB743_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB743_10;
	@%p11 bra 	LBB743_10;
	@%p12 bra 	LBB743_14;
	bra.uni 	LBB743_10;
LBB743_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB743_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_335
.visible .entry fusion_335(
	.param .u64 fusion_335_param_0,
	.param .u64 fusion_335_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_335_param_0];
	ld.param.u64 	%rd6, [fusion_335_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB744_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB744_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0446;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB744_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB744_4:
	ret;

}
	// .globl	fusion_334
.visible .entry fusion_334(
	.param .u64 fusion_334_param_0,
	.param .u64 fusion_334_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_334_param_0];
	ld.param.u64 	%rd2, [fusion_334_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_333
.visible .entry fusion_333(
	.param .u64 fusion_333_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot746[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot746;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_333_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB746_9;
	bra.uni 	LBB746_1;
LBB746_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB746_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB746_10;
	bra.uni 	LBB746_2;
LBB746_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB746_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB746_11;
	bra.uni 	LBB746_3;
LBB746_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB746_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB746_12;
	bra.uni 	LBB746_4;
LBB746_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB746_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB746_13;
	bra.uni 	LBB746_5;
LBB746_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB746_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB746_14;
	bra.uni 	LBB746_6;
LBB746_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB746_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0447;
	@%p8 bra 	LBB746_15;
	bra.uni 	LBB746_7;
LBB746_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB746_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB746_16;
	bra.uni 	LBB746_8;
LBB746_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB746_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB746_8:
	ret;

}
	// .globl	fusion_332
.visible .entry fusion_332(
	.param .u64 fusion_332_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_332_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_331
.visible .entry fusion_331(
	.param .u64 fusion_331_param_0,
	.param .u64 fusion_331_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot748[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot748;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_331_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB748_7;
	bra.uni 	LBB748_1;
LBB748_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB748_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB748_8;
	bra.uni 	LBB748_2;
LBB748_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB748_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB748_9;
	bra.uni 	LBB748_3;
LBB748_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB748_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB748_10;
	bra.uni 	LBB748_4;
LBB748_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB748_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0448;
	@%p6 bra 	LBB748_11;
	bra.uni 	LBB748_5;
LBB748_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB748_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB748_12;
	bra.uni 	LBB748_6;
LBB748_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB748_6;
	ld.param.u64 	%rd7, [fusion_331_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB748_6:
	ret;

}
	// .globl	fusion_329
.visible .entry fusion_329(
	.param .u64 fusion_329_param_0,
	.param .u64 fusion_329_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot749[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot749;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_329_param_0];
	ld.param.u64 	%rd9, [fusion_329_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB749_7;
	bra.uni 	LBB749_1;
LBB749_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB749_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB749_8;
	bra.uni 	LBB749_2;
LBB749_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB749_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB749_9;
	bra.uni 	LBB749_3;
LBB749_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB749_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB749_10;
	bra.uni 	LBB749_4;
LBB749_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB749_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0449;
	@%p6 bra 	LBB749_11;
	bra.uni 	LBB749_5;
LBB749_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB749_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB749_12;
	bra.uni 	LBB749_6;
LBB749_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB749_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB749_6:
	ret;

}
	// .globl	fusion_328
.visible .entry fusion_328(
	.param .u64 fusion_328_param_0,
	.param .u64 fusion_328_param_1,
	.param .u64 fusion_328_param_2,
	.param .u64 fusion_328_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_328_param_0];
	ld.param.u64 	%rd2, [fusion_328_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_328_param_1];
	ld.param.u64 	%rd5, [fusion_328_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_327
.visible .entry fusion_327(
	.param .u64 fusion_327_param_0,
	.param .u64 fusion_327_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_327_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0450;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB751_2;
	bra.uni 	LBB751_1;
LBB751_2:
	ld.param.u64 	%rd3, [fusion_327_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB751_1:
	ret;

}
	// .globl	fusion_1308
.visible .entry fusion_1308(
	.param .u64 fusion_1308_param_0,
	.param .u64 fusion_1308_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot752[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot752;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1308_param_0];
	ld.param.u64 	%rd6, [fusion_1308_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0451;
	@%p1 bra 	LBB752_3;
	bra.uni 	LBB752_1;
LBB752_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB752_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB752_4;
	bra.uni 	LBB752_2;
LBB752_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB752_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB752_2:
	ret;

}
	// .globl	fusion_324
.visible .entry fusion_324(
	.param .u64 fusion_324_param_0,
	.param .u64 fusion_324_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_324_param_0];
	ld.param.u64 	%rd2, [fusion_324_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_16082
.visible .entry add_16082(
	.param .u64 add_16082_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_16082_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB754_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB754_2:
	ret;

}
	// .globl	fusion_323
.visible .entry fusion_323(
	.param .u64 fusion_323_param_0,
	.param .u64 fusion_323_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot755[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot755;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_323_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB755_10;
	bra.uni 	LBB755_1;
LBB755_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB755_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB755_11;
	bra.uni 	LBB755_2;
LBB755_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB755_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB755_12;
	bra.uni 	LBB755_3;
LBB755_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB755_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB755_13;
	bra.uni 	LBB755_4;
LBB755_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB755_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB755_14;
	bra.uni 	LBB755_5;
LBB755_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB755_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB755_15;
	bra.uni 	LBB755_6;
LBB755_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB755_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB755_16;
	bra.uni 	LBB755_7;
LBB755_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB755_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0452;
	@%p9 bra 	LBB755_17;
	bra.uni 	LBB755_8;
LBB755_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB755_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB755_18;
	bra.uni 	LBB755_9;
LBB755_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB755_9;
	ld.param.u64 	%rd7, [fusion_323_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB755_9:
	ret;

}
	// .globl	fusion_321
.visible .entry fusion_321(
	.param .u64 fusion_321_param_0,
	.param .u64 fusion_321_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot756[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot756;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_321_param_0];
	ld.param.u64 	%rd9, [fusion_321_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB756_10;
	bra.uni 	LBB756_1;
LBB756_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB756_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB756_11;
	bra.uni 	LBB756_2;
LBB756_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB756_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB756_12;
	bra.uni 	LBB756_3;
LBB756_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB756_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB756_13;
	bra.uni 	LBB756_4;
LBB756_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB756_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB756_14;
	bra.uni 	LBB756_5;
LBB756_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB756_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB756_15;
	bra.uni 	LBB756_6;
LBB756_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB756_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB756_16;
	bra.uni 	LBB756_7;
LBB756_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB756_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0453;
	@%p9 bra 	LBB756_17;
	bra.uni 	LBB756_8;
LBB756_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB756_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB756_18;
	bra.uni 	LBB756_9;
LBB756_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB756_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB756_9:
	ret;

}
	// .globl	fusion_320
.visible .entry fusion_320(
	.param .u64 fusion_320_param_0,
	.param .u64 fusion_320_param_1,
	.param .u64 fusion_320_param_2,
	.param .u64 fusion_320_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_320_param_0];
	ld.param.u64 	%rd2, [fusion_320_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_320_param_1];
	ld.param.u64 	%rd5, [fusion_320_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_319
.visible .entry fusion_319(
	.param .u64 fusion_319_param_0,
	.param .u64 fusion_319_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_319_param_0];
	ld.param.u64 	%rd6, [fusion_319_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB758_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB758_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0454;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB758_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB758_4:
	ret;

}
	// .globl	fusion_1309
.visible .entry fusion_1309(
	.param .u64 fusion_1309_param_0,
	.param .u64 fusion_1309_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot759[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot759;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1309_param_0];
	ld.param.u64 	%rd6, [fusion_1309_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0455;
	@%p1 bra 	LBB759_3;
	bra.uni 	LBB759_1;
LBB759_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB759_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB759_4;
	bra.uni 	LBB759_2;
LBB759_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB759_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB759_2:
	ret;

}
	// .globl	fusion_316
.visible .entry fusion_316(
	.param .u64 fusion_316_param_0,
	.param .u64 fusion_316_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_316_param_0];
	ld.param.u64 	%rd2, [fusion_316_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_315
.visible .entry fusion_315(
	.param .u64 fusion_315_param_0,
	.param .u64 fusion_315_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot761[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot761;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_315_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB761_7;
	bra.uni 	LBB761_1;
LBB761_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB761_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB761_8;
	bra.uni 	LBB761_2;
LBB761_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB761_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB761_9;
	bra.uni 	LBB761_3;
LBB761_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB761_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB761_10;
	bra.uni 	LBB761_4;
LBB761_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB761_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0456;
	@%p6 bra 	LBB761_11;
	bra.uni 	LBB761_5;
LBB761_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB761_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB761_12;
	bra.uni 	LBB761_6;
LBB761_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB761_6;
	ld.param.u64 	%rd7, [fusion_315_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB761_6:
	ret;

}
	// .globl	fusion_313
.visible .entry fusion_313(
	.param .u64 fusion_313_param_0,
	.param .u64 fusion_313_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot762[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot762;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_313_param_0];
	ld.param.u64 	%rd9, [fusion_313_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB762_7;
	bra.uni 	LBB762_1;
LBB762_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB762_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB762_8;
	bra.uni 	LBB762_2;
LBB762_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB762_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB762_9;
	bra.uni 	LBB762_3;
LBB762_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB762_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB762_10;
	bra.uni 	LBB762_4;
LBB762_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB762_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0457;
	@%p6 bra 	LBB762_11;
	bra.uni 	LBB762_5;
LBB762_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB762_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB762_12;
	bra.uni 	LBB762_6;
LBB762_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB762_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB762_6:
	ret;

}
	// .globl	fusion_312
.visible .entry fusion_312(
	.param .u64 fusion_312_param_0,
	.param .u64 fusion_312_param_1,
	.param .u64 fusion_312_param_2,
	.param .u64 fusion_312_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_312_param_0];
	ld.param.u64 	%rd9, [fusion_312_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_312_param_1];
	ld.param.u64 	%rd11, [fusion_312_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB763_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB763_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB763_11;
	bra.uni 	LBB763_3;
LBB763_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB763_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB763_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB763_12;
	bra.uni 	LBB763_5;
LBB763_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB763_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB763_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB763_13;
	bra.uni 	LBB763_7;
LBB763_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB763_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB763_10;
	@%p11 bra 	LBB763_10;
	@%p12 bra 	LBB763_14;
	bra.uni 	LBB763_10;
LBB763_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB763_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_311
.visible .entry fusion_311(
	.param .u64 fusion_311_param_0,
	.param .u64 fusion_311_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_311_param_0];
	ld.param.u64 	%rd6, [fusion_311_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB764_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB764_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0458;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB764_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB764_4:
	ret;

}
	// .globl	fusion_310
.visible .entry fusion_310(
	.param .u64 fusion_310_param_0,
	.param .u64 fusion_310_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_310_param_0];
	ld.param.u64 	%rd2, [fusion_310_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_309
.visible .entry fusion_309(
	.param .u64 fusion_309_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot766[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot766;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_309_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB766_9;
	bra.uni 	LBB766_1;
LBB766_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB766_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB766_10;
	bra.uni 	LBB766_2;
LBB766_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB766_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB766_11;
	bra.uni 	LBB766_3;
LBB766_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB766_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB766_12;
	bra.uni 	LBB766_4;
LBB766_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB766_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB766_13;
	bra.uni 	LBB766_5;
LBB766_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB766_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB766_14;
	bra.uni 	LBB766_6;
LBB766_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB766_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0459;
	@%p8 bra 	LBB766_15;
	bra.uni 	LBB766_7;
LBB766_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB766_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB766_16;
	bra.uni 	LBB766_8;
LBB766_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB766_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB766_8:
	ret;

}
	// .globl	fusion_308
.visible .entry fusion_308(
	.param .u64 fusion_308_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_308_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_307
.visible .entry fusion_307(
	.param .u64 fusion_307_param_0,
	.param .u64 fusion_307_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot768[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot768;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_307_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB768_7;
	bra.uni 	LBB768_1;
LBB768_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB768_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB768_8;
	bra.uni 	LBB768_2;
LBB768_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB768_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB768_9;
	bra.uni 	LBB768_3;
LBB768_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB768_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB768_10;
	bra.uni 	LBB768_4;
LBB768_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB768_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0460;
	@%p6 bra 	LBB768_11;
	bra.uni 	LBB768_5;
LBB768_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB768_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB768_12;
	bra.uni 	LBB768_6;
LBB768_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB768_6;
	ld.param.u64 	%rd7, [fusion_307_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB768_6:
	ret;

}
	// .globl	fusion_305
.visible .entry fusion_305(
	.param .u64 fusion_305_param_0,
	.param .u64 fusion_305_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot769[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot769;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_305_param_0];
	ld.param.u64 	%rd9, [fusion_305_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB769_7;
	bra.uni 	LBB769_1;
LBB769_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB769_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB769_8;
	bra.uni 	LBB769_2;
LBB769_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB769_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB769_9;
	bra.uni 	LBB769_3;
LBB769_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB769_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB769_10;
	bra.uni 	LBB769_4;
LBB769_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB769_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0461;
	@%p6 bra 	LBB769_11;
	bra.uni 	LBB769_5;
LBB769_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB769_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB769_12;
	bra.uni 	LBB769_6;
LBB769_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB769_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB769_6:
	ret;

}
	// .globl	fusion_304
.visible .entry fusion_304(
	.param .u64 fusion_304_param_0,
	.param .u64 fusion_304_param_1,
	.param .u64 fusion_304_param_2,
	.param .u64 fusion_304_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_304_param_0];
	ld.param.u64 	%rd2, [fusion_304_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_304_param_1];
	ld.param.u64 	%rd5, [fusion_304_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_303
.visible .entry fusion_303(
	.param .u64 fusion_303_param_0,
	.param .u64 fusion_303_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_303_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0462;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB771_2;
	bra.uni 	LBB771_1;
LBB771_2:
	ld.param.u64 	%rd3, [fusion_303_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB771_1:
	ret;

}
	// .globl	fusion_1310
.visible .entry fusion_1310(
	.param .u64 fusion_1310_param_0,
	.param .u64 fusion_1310_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot772[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot772;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1310_param_0];
	ld.param.u64 	%rd6, [fusion_1310_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0463;
	@%p1 bra 	LBB772_3;
	bra.uni 	LBB772_1;
LBB772_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB772_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB772_4;
	bra.uni 	LBB772_2;
LBB772_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB772_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB772_2:
	ret;

}
	// .globl	fusion_300
.visible .entry fusion_300(
	.param .u64 fusion_300_param_0,
	.param .u64 fusion_300_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_300_param_0];
	ld.param.u64 	%rd2, [fusion_300_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_16286
.visible .entry add_16286(
	.param .u64 add_16286_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_16286_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB774_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB774_2:
	ret;

}
	// .globl	fusion_299
.visible .entry fusion_299(
	.param .u64 fusion_299_param_0,
	.param .u64 fusion_299_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot775[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot775;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_299_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB775_10;
	bra.uni 	LBB775_1;
LBB775_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB775_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB775_11;
	bra.uni 	LBB775_2;
LBB775_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB775_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB775_12;
	bra.uni 	LBB775_3;
LBB775_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB775_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB775_13;
	bra.uni 	LBB775_4;
LBB775_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB775_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB775_14;
	bra.uni 	LBB775_5;
LBB775_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB775_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB775_15;
	bra.uni 	LBB775_6;
LBB775_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB775_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB775_16;
	bra.uni 	LBB775_7;
LBB775_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB775_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0464;
	@%p9 bra 	LBB775_17;
	bra.uni 	LBB775_8;
LBB775_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB775_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB775_18;
	bra.uni 	LBB775_9;
LBB775_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB775_9;
	ld.param.u64 	%rd7, [fusion_299_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB775_9:
	ret;

}
	// .globl	fusion_297
.visible .entry fusion_297(
	.param .u64 fusion_297_param_0,
	.param .u64 fusion_297_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot776[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot776;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_297_param_0];
	ld.param.u64 	%rd9, [fusion_297_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB776_10;
	bra.uni 	LBB776_1;
LBB776_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB776_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB776_11;
	bra.uni 	LBB776_2;
LBB776_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB776_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB776_12;
	bra.uni 	LBB776_3;
LBB776_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB776_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB776_13;
	bra.uni 	LBB776_4;
LBB776_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB776_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB776_14;
	bra.uni 	LBB776_5;
LBB776_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB776_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB776_15;
	bra.uni 	LBB776_6;
LBB776_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB776_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB776_16;
	bra.uni 	LBB776_7;
LBB776_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB776_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0465;
	@%p9 bra 	LBB776_17;
	bra.uni 	LBB776_8;
LBB776_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB776_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB776_18;
	bra.uni 	LBB776_9;
LBB776_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB776_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB776_9:
	ret;

}
	// .globl	fusion_296
.visible .entry fusion_296(
	.param .u64 fusion_296_param_0,
	.param .u64 fusion_296_param_1,
	.param .u64 fusion_296_param_2,
	.param .u64 fusion_296_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_296_param_0];
	ld.param.u64 	%rd2, [fusion_296_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_296_param_1];
	ld.param.u64 	%rd5, [fusion_296_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_295
.visible .entry fusion_295(
	.param .u64 fusion_295_param_0,
	.param .u64 fusion_295_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_295_param_0];
	ld.param.u64 	%rd6, [fusion_295_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB778_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB778_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0466;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB778_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB778_4:
	ret;

}
	// .globl	fusion_1311
.visible .entry fusion_1311(
	.param .u64 fusion_1311_param_0,
	.param .u64 fusion_1311_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot779[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot779;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1311_param_0];
	ld.param.u64 	%rd6, [fusion_1311_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0467;
	@%p1 bra 	LBB779_3;
	bra.uni 	LBB779_1;
LBB779_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB779_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB779_4;
	bra.uni 	LBB779_2;
LBB779_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB779_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB779_2:
	ret;

}
	// .globl	fusion_292
.visible .entry fusion_292(
	.param .u64 fusion_292_param_0,
	.param .u64 fusion_292_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_292_param_0];
	ld.param.u64 	%rd2, [fusion_292_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_291
.visible .entry fusion_291(
	.param .u64 fusion_291_param_0,
	.param .u64 fusion_291_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot781[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot781;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_291_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB781_7;
	bra.uni 	LBB781_1;
LBB781_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB781_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB781_8;
	bra.uni 	LBB781_2;
LBB781_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB781_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB781_9;
	bra.uni 	LBB781_3;
LBB781_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB781_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB781_10;
	bra.uni 	LBB781_4;
LBB781_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB781_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0468;
	@%p6 bra 	LBB781_11;
	bra.uni 	LBB781_5;
LBB781_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB781_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB781_12;
	bra.uni 	LBB781_6;
LBB781_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB781_6;
	ld.param.u64 	%rd7, [fusion_291_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB781_6:
	ret;

}
	// .globl	fusion_289
.visible .entry fusion_289(
	.param .u64 fusion_289_param_0,
	.param .u64 fusion_289_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot782[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot782;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_289_param_0];
	ld.param.u64 	%rd9, [fusion_289_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB782_7;
	bra.uni 	LBB782_1;
LBB782_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB782_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB782_8;
	bra.uni 	LBB782_2;
LBB782_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB782_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB782_9;
	bra.uni 	LBB782_3;
LBB782_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB782_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB782_10;
	bra.uni 	LBB782_4;
LBB782_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB782_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0469;
	@%p6 bra 	LBB782_11;
	bra.uni 	LBB782_5;
LBB782_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB782_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB782_12;
	bra.uni 	LBB782_6;
LBB782_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB782_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB782_6:
	ret;

}
	// .globl	fusion_288
.visible .entry fusion_288(
	.param .u64 fusion_288_param_0,
	.param .u64 fusion_288_param_1,
	.param .u64 fusion_288_param_2,
	.param .u64 fusion_288_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_288_param_0];
	ld.param.u64 	%rd9, [fusion_288_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_288_param_1];
	ld.param.u64 	%rd11, [fusion_288_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB783_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB783_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB783_11;
	bra.uni 	LBB783_3;
LBB783_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB783_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB783_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB783_12;
	bra.uni 	LBB783_5;
LBB783_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB783_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB783_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB783_13;
	bra.uni 	LBB783_7;
LBB783_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB783_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB783_10;
	@%p11 bra 	LBB783_10;
	@%p12 bra 	LBB783_14;
	bra.uni 	LBB783_10;
LBB783_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB783_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_287
.visible .entry fusion_287(
	.param .u64 fusion_287_param_0,
	.param .u64 fusion_287_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_287_param_0];
	ld.param.u64 	%rd6, [fusion_287_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB784_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB784_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0470;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB784_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB784_4:
	ret;

}
	// .globl	fusion_286
.visible .entry fusion_286(
	.param .u64 fusion_286_param_0,
	.param .u64 fusion_286_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_286_param_0];
	ld.param.u64 	%rd2, [fusion_286_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_285
.visible .entry fusion_285(
	.param .u64 fusion_285_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot786[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot786;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_285_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB786_9;
	bra.uni 	LBB786_1;
LBB786_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB786_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB786_10;
	bra.uni 	LBB786_2;
LBB786_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB786_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB786_11;
	bra.uni 	LBB786_3;
LBB786_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB786_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB786_12;
	bra.uni 	LBB786_4;
LBB786_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB786_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB786_13;
	bra.uni 	LBB786_5;
LBB786_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB786_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB786_14;
	bra.uni 	LBB786_6;
LBB786_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB786_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0471;
	@%p8 bra 	LBB786_15;
	bra.uni 	LBB786_7;
LBB786_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB786_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB786_16;
	bra.uni 	LBB786_8;
LBB786_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB786_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB786_8:
	ret;

}
	// .globl	fusion_284
.visible .entry fusion_284(
	.param .u64 fusion_284_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_284_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_283
.visible .entry fusion_283(
	.param .u64 fusion_283_param_0,
	.param .u64 fusion_283_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot788[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot788;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_283_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB788_7;
	bra.uni 	LBB788_1;
LBB788_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB788_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB788_8;
	bra.uni 	LBB788_2;
LBB788_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB788_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB788_9;
	bra.uni 	LBB788_3;
LBB788_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB788_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB788_10;
	bra.uni 	LBB788_4;
LBB788_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB788_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0472;
	@%p6 bra 	LBB788_11;
	bra.uni 	LBB788_5;
LBB788_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB788_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB788_12;
	bra.uni 	LBB788_6;
LBB788_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB788_6;
	ld.param.u64 	%rd7, [fusion_283_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB788_6:
	ret;

}
	// .globl	fusion_281
.visible .entry fusion_281(
	.param .u64 fusion_281_param_0,
	.param .u64 fusion_281_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot789[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot789;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_281_param_0];
	ld.param.u64 	%rd9, [fusion_281_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB789_7;
	bra.uni 	LBB789_1;
LBB789_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB789_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB789_8;
	bra.uni 	LBB789_2;
LBB789_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB789_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB789_9;
	bra.uni 	LBB789_3;
LBB789_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB789_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB789_10;
	bra.uni 	LBB789_4;
LBB789_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB789_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0473;
	@%p6 bra 	LBB789_11;
	bra.uni 	LBB789_5;
LBB789_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB789_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB789_12;
	bra.uni 	LBB789_6;
LBB789_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB789_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB789_6:
	ret;

}
	// .globl	fusion_280
.visible .entry fusion_280(
	.param .u64 fusion_280_param_0,
	.param .u64 fusion_280_param_1,
	.param .u64 fusion_280_param_2,
	.param .u64 fusion_280_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_280_param_0];
	ld.param.u64 	%rd2, [fusion_280_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_280_param_1];
	ld.param.u64 	%rd5, [fusion_280_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_279
.visible .entry fusion_279(
	.param .u64 fusion_279_param_0,
	.param .u64 fusion_279_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_279_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0474;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB791_2;
	bra.uni 	LBB791_1;
LBB791_2:
	ld.param.u64 	%rd3, [fusion_279_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB791_1:
	ret;

}
	// .globl	fusion_1312
.visible .entry fusion_1312(
	.param .u64 fusion_1312_param_0,
	.param .u64 fusion_1312_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot792[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot792;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1312_param_0];
	ld.param.u64 	%rd6, [fusion_1312_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0475;
	@%p1 bra 	LBB792_3;
	bra.uni 	LBB792_1;
LBB792_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB792_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB792_4;
	bra.uni 	LBB792_2;
LBB792_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB792_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB792_2:
	ret;

}
	// .globl	fusion_276
.visible .entry fusion_276(
	.param .u64 fusion_276_param_0,
	.param .u64 fusion_276_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_276_param_0];
	ld.param.u64 	%rd2, [fusion_276_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_16490
.visible .entry add_16490(
	.param .u64 add_16490_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_16490_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB794_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB794_2:
	ret;

}
	// .globl	fusion_275
.visible .entry fusion_275(
	.param .u64 fusion_275_param_0,
	.param .u64 fusion_275_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot795[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot795;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_275_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB795_10;
	bra.uni 	LBB795_1;
LBB795_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB795_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB795_11;
	bra.uni 	LBB795_2;
LBB795_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB795_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB795_12;
	bra.uni 	LBB795_3;
LBB795_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB795_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB795_13;
	bra.uni 	LBB795_4;
LBB795_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB795_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB795_14;
	bra.uni 	LBB795_5;
LBB795_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB795_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB795_15;
	bra.uni 	LBB795_6;
LBB795_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB795_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB795_16;
	bra.uni 	LBB795_7;
LBB795_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB795_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0476;
	@%p9 bra 	LBB795_17;
	bra.uni 	LBB795_8;
LBB795_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB795_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB795_18;
	bra.uni 	LBB795_9;
LBB795_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB795_9;
	ld.param.u64 	%rd7, [fusion_275_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB795_9:
	ret;

}
	// .globl	fusion_273
.visible .entry fusion_273(
	.param .u64 fusion_273_param_0,
	.param .u64 fusion_273_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot796[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot796;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_273_param_0];
	ld.param.u64 	%rd9, [fusion_273_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB796_10;
	bra.uni 	LBB796_1;
LBB796_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB796_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB796_11;
	bra.uni 	LBB796_2;
LBB796_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB796_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB796_12;
	bra.uni 	LBB796_3;
LBB796_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB796_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB796_13;
	bra.uni 	LBB796_4;
LBB796_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB796_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB796_14;
	bra.uni 	LBB796_5;
LBB796_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB796_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB796_15;
	bra.uni 	LBB796_6;
LBB796_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB796_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB796_16;
	bra.uni 	LBB796_7;
LBB796_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB796_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0477;
	@%p9 bra 	LBB796_17;
	bra.uni 	LBB796_8;
LBB796_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB796_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB796_18;
	bra.uni 	LBB796_9;
LBB796_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB796_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB796_9:
	ret;

}
	// .globl	fusion_272
.visible .entry fusion_272(
	.param .u64 fusion_272_param_0,
	.param .u64 fusion_272_param_1,
	.param .u64 fusion_272_param_2,
	.param .u64 fusion_272_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_272_param_0];
	ld.param.u64 	%rd2, [fusion_272_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_272_param_1];
	ld.param.u64 	%rd5, [fusion_272_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_271
.visible .entry fusion_271(
	.param .u64 fusion_271_param_0,
	.param .u64 fusion_271_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_271_param_0];
	ld.param.u64 	%rd6, [fusion_271_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB798_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB798_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0478;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB798_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB798_4:
	ret;

}
	// .globl	fusion_1313
.visible .entry fusion_1313(
	.param .u64 fusion_1313_param_0,
	.param .u64 fusion_1313_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot799[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot799;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1313_param_0];
	ld.param.u64 	%rd6, [fusion_1313_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0479;
	@%p1 bra 	LBB799_3;
	bra.uni 	LBB799_1;
LBB799_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB799_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB799_4;
	bra.uni 	LBB799_2;
LBB799_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB799_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB799_2:
	ret;

}
	// .globl	fusion_268
.visible .entry fusion_268(
	.param .u64 fusion_268_param_0,
	.param .u64 fusion_268_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_268_param_0];
	ld.param.u64 	%rd2, [fusion_268_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_267
.visible .entry fusion_267(
	.param .u64 fusion_267_param_0,
	.param .u64 fusion_267_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot801[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot801;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_267_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB801_7;
	bra.uni 	LBB801_1;
LBB801_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB801_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB801_8;
	bra.uni 	LBB801_2;
LBB801_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB801_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB801_9;
	bra.uni 	LBB801_3;
LBB801_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB801_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB801_10;
	bra.uni 	LBB801_4;
LBB801_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB801_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0480;
	@%p6 bra 	LBB801_11;
	bra.uni 	LBB801_5;
LBB801_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB801_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB801_12;
	bra.uni 	LBB801_6;
LBB801_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB801_6;
	ld.param.u64 	%rd7, [fusion_267_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB801_6:
	ret;

}
	// .globl	fusion_265
.visible .entry fusion_265(
	.param .u64 fusion_265_param_0,
	.param .u64 fusion_265_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot802[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot802;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_265_param_0];
	ld.param.u64 	%rd9, [fusion_265_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB802_7;
	bra.uni 	LBB802_1;
LBB802_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB802_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB802_8;
	bra.uni 	LBB802_2;
LBB802_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB802_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB802_9;
	bra.uni 	LBB802_3;
LBB802_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB802_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB802_10;
	bra.uni 	LBB802_4;
LBB802_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB802_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0481;
	@%p6 bra 	LBB802_11;
	bra.uni 	LBB802_5;
LBB802_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB802_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB802_12;
	bra.uni 	LBB802_6;
LBB802_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB802_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB802_6:
	ret;

}
	// .globl	fusion_264
.visible .entry fusion_264(
	.param .u64 fusion_264_param_0,
	.param .u64 fusion_264_param_1,
	.param .u64 fusion_264_param_2,
	.param .u64 fusion_264_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_264_param_0];
	ld.param.u64 	%rd9, [fusion_264_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_264_param_1];
	ld.param.u64 	%rd11, [fusion_264_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB803_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB803_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB803_11;
	bra.uni 	LBB803_3;
LBB803_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB803_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB803_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB803_12;
	bra.uni 	LBB803_5;
LBB803_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB803_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB803_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB803_13;
	bra.uni 	LBB803_7;
LBB803_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB803_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB803_10;
	@%p11 bra 	LBB803_10;
	@%p12 bra 	LBB803_14;
	bra.uni 	LBB803_10;
LBB803_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB803_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_263
.visible .entry fusion_263(
	.param .u64 fusion_263_param_0,
	.param .u64 fusion_263_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_263_param_0];
	ld.param.u64 	%rd6, [fusion_263_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB804_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB804_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0482;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB804_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB804_4:
	ret;

}
	// .globl	fusion_262
.visible .entry fusion_262(
	.param .u64 fusion_262_param_0,
	.param .u64 fusion_262_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_262_param_0];
	ld.param.u64 	%rd2, [fusion_262_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_261
.visible .entry fusion_261(
	.param .u64 fusion_261_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot806[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot806;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_261_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB806_9;
	bra.uni 	LBB806_1;
LBB806_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB806_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB806_10;
	bra.uni 	LBB806_2;
LBB806_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB806_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB806_11;
	bra.uni 	LBB806_3;
LBB806_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB806_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB806_12;
	bra.uni 	LBB806_4;
LBB806_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB806_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB806_13;
	bra.uni 	LBB806_5;
LBB806_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB806_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB806_14;
	bra.uni 	LBB806_6;
LBB806_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB806_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0483;
	@%p8 bra 	LBB806_15;
	bra.uni 	LBB806_7;
LBB806_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB806_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB806_16;
	bra.uni 	LBB806_8;
LBB806_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB806_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB806_8:
	ret;

}
	// .globl	fusion_260
.visible .entry fusion_260(
	.param .u64 fusion_260_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_260_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_259
.visible .entry fusion_259(
	.param .u64 fusion_259_param_0,
	.param .u64 fusion_259_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot808[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot808;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_259_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB808_7;
	bra.uni 	LBB808_1;
LBB808_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB808_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB808_8;
	bra.uni 	LBB808_2;
LBB808_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB808_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB808_9;
	bra.uni 	LBB808_3;
LBB808_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB808_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB808_10;
	bra.uni 	LBB808_4;
LBB808_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB808_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0484;
	@%p6 bra 	LBB808_11;
	bra.uni 	LBB808_5;
LBB808_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB808_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB808_12;
	bra.uni 	LBB808_6;
LBB808_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB808_6;
	ld.param.u64 	%rd7, [fusion_259_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB808_6:
	ret;

}
	// .globl	fusion_257
.visible .entry fusion_257(
	.param .u64 fusion_257_param_0,
	.param .u64 fusion_257_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot809[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot809;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_257_param_0];
	ld.param.u64 	%rd9, [fusion_257_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB809_7;
	bra.uni 	LBB809_1;
LBB809_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB809_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB809_8;
	bra.uni 	LBB809_2;
LBB809_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB809_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB809_9;
	bra.uni 	LBB809_3;
LBB809_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB809_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB809_10;
	bra.uni 	LBB809_4;
LBB809_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB809_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0485;
	@%p6 bra 	LBB809_11;
	bra.uni 	LBB809_5;
LBB809_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB809_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB809_12;
	bra.uni 	LBB809_6;
LBB809_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB809_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB809_6:
	ret;

}
	// .globl	fusion_256
.visible .entry fusion_256(
	.param .u64 fusion_256_param_0,
	.param .u64 fusion_256_param_1,
	.param .u64 fusion_256_param_2,
	.param .u64 fusion_256_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_256_param_0];
	ld.param.u64 	%rd2, [fusion_256_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_256_param_1];
	ld.param.u64 	%rd5, [fusion_256_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_255
.visible .entry fusion_255(
	.param .u64 fusion_255_param_0,
	.param .u64 fusion_255_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_255_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0486;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB811_2;
	bra.uni 	LBB811_1;
LBB811_2:
	ld.param.u64 	%rd3, [fusion_255_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB811_1:
	ret;

}
	// .globl	fusion_1314
.visible .entry fusion_1314(
	.param .u64 fusion_1314_param_0,
	.param .u64 fusion_1314_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot812[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot812;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1314_param_0];
	ld.param.u64 	%rd6, [fusion_1314_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0487;
	@%p1 bra 	LBB812_3;
	bra.uni 	LBB812_1;
LBB812_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB812_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB812_4;
	bra.uni 	LBB812_2;
LBB812_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB812_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB812_2:
	ret;

}
	// .globl	fusion_252
.visible .entry fusion_252(
	.param .u64 fusion_252_param_0,
	.param .u64 fusion_252_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_252_param_0];
	ld.param.u64 	%rd2, [fusion_252_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_16694
.visible .entry add_16694(
	.param .u64 add_16694_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_16694_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB814_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB814_2:
	ret;

}
	// .globl	fusion_251
.visible .entry fusion_251(
	.param .u64 fusion_251_param_0,
	.param .u64 fusion_251_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot815[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot815;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_251_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB815_10;
	bra.uni 	LBB815_1;
LBB815_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB815_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB815_11;
	bra.uni 	LBB815_2;
LBB815_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB815_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB815_12;
	bra.uni 	LBB815_3;
LBB815_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB815_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB815_13;
	bra.uni 	LBB815_4;
LBB815_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB815_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB815_14;
	bra.uni 	LBB815_5;
LBB815_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB815_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB815_15;
	bra.uni 	LBB815_6;
LBB815_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB815_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB815_16;
	bra.uni 	LBB815_7;
LBB815_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB815_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0488;
	@%p9 bra 	LBB815_17;
	bra.uni 	LBB815_8;
LBB815_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB815_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB815_18;
	bra.uni 	LBB815_9;
LBB815_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB815_9;
	ld.param.u64 	%rd7, [fusion_251_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB815_9:
	ret;

}
	// .globl	fusion_249
.visible .entry fusion_249(
	.param .u64 fusion_249_param_0,
	.param .u64 fusion_249_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot816[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot816;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_249_param_0];
	ld.param.u64 	%rd9, [fusion_249_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB816_10;
	bra.uni 	LBB816_1;
LBB816_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB816_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB816_11;
	bra.uni 	LBB816_2;
LBB816_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB816_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB816_12;
	bra.uni 	LBB816_3;
LBB816_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB816_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB816_13;
	bra.uni 	LBB816_4;
LBB816_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB816_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB816_14;
	bra.uni 	LBB816_5;
LBB816_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB816_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB816_15;
	bra.uni 	LBB816_6;
LBB816_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB816_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB816_16;
	bra.uni 	LBB816_7;
LBB816_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB816_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0489;
	@%p9 bra 	LBB816_17;
	bra.uni 	LBB816_8;
LBB816_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB816_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB816_18;
	bra.uni 	LBB816_9;
LBB816_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB816_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB816_9:
	ret;

}
	// .globl	fusion_248
.visible .entry fusion_248(
	.param .u64 fusion_248_param_0,
	.param .u64 fusion_248_param_1,
	.param .u64 fusion_248_param_2,
	.param .u64 fusion_248_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_248_param_0];
	ld.param.u64 	%rd2, [fusion_248_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_248_param_1];
	ld.param.u64 	%rd5, [fusion_248_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_247
.visible .entry fusion_247(
	.param .u64 fusion_247_param_0,
	.param .u64 fusion_247_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_247_param_0];
	ld.param.u64 	%rd6, [fusion_247_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB818_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB818_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0490;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB818_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB818_4:
	ret;

}
	// .globl	fusion_1315
.visible .entry fusion_1315(
	.param .u64 fusion_1315_param_0,
	.param .u64 fusion_1315_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot819[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot819;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1315_param_0];
	ld.param.u64 	%rd6, [fusion_1315_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0491;
	@%p1 bra 	LBB819_3;
	bra.uni 	LBB819_1;
LBB819_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB819_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB819_4;
	bra.uni 	LBB819_2;
LBB819_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB819_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB819_2:
	ret;

}
	// .globl	fusion_244
.visible .entry fusion_244(
	.param .u64 fusion_244_param_0,
	.param .u64 fusion_244_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_244_param_0];
	ld.param.u64 	%rd2, [fusion_244_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_243
.visible .entry fusion_243(
	.param .u64 fusion_243_param_0,
	.param .u64 fusion_243_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot821[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot821;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_243_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB821_7;
	bra.uni 	LBB821_1;
LBB821_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB821_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB821_8;
	bra.uni 	LBB821_2;
LBB821_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB821_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB821_9;
	bra.uni 	LBB821_3;
LBB821_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB821_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB821_10;
	bra.uni 	LBB821_4;
LBB821_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB821_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0492;
	@%p6 bra 	LBB821_11;
	bra.uni 	LBB821_5;
LBB821_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB821_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB821_12;
	bra.uni 	LBB821_6;
LBB821_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB821_6;
	ld.param.u64 	%rd7, [fusion_243_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB821_6:
	ret;

}
	// .globl	fusion_241
.visible .entry fusion_241(
	.param .u64 fusion_241_param_0,
	.param .u64 fusion_241_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot822[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot822;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_241_param_0];
	ld.param.u64 	%rd9, [fusion_241_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB822_7;
	bra.uni 	LBB822_1;
LBB822_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB822_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB822_8;
	bra.uni 	LBB822_2;
LBB822_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB822_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB822_9;
	bra.uni 	LBB822_3;
LBB822_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB822_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB822_10;
	bra.uni 	LBB822_4;
LBB822_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB822_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0493;
	@%p6 bra 	LBB822_11;
	bra.uni 	LBB822_5;
LBB822_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB822_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB822_12;
	bra.uni 	LBB822_6;
LBB822_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB822_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB822_6:
	ret;

}
	// .globl	fusion_240
.visible .entry fusion_240(
	.param .u64 fusion_240_param_0,
	.param .u64 fusion_240_param_1,
	.param .u64 fusion_240_param_2,
	.param .u64 fusion_240_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_240_param_0];
	ld.param.u64 	%rd9, [fusion_240_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_240_param_1];
	ld.param.u64 	%rd11, [fusion_240_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB823_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB823_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB823_11;
	bra.uni 	LBB823_3;
LBB823_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB823_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB823_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB823_12;
	bra.uni 	LBB823_5;
LBB823_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB823_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB823_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB823_13;
	bra.uni 	LBB823_7;
LBB823_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB823_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB823_10;
	@%p11 bra 	LBB823_10;
	@%p12 bra 	LBB823_14;
	bra.uni 	LBB823_10;
LBB823_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB823_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_239
.visible .entry fusion_239(
	.param .u64 fusion_239_param_0,
	.param .u64 fusion_239_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_239_param_0];
	ld.param.u64 	%rd6, [fusion_239_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB824_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB824_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0494;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB824_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB824_4:
	ret;

}
	// .globl	fusion_238
.visible .entry fusion_238(
	.param .u64 fusion_238_param_0,
	.param .u64 fusion_238_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_238_param_0];
	ld.param.u64 	%rd2, [fusion_238_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_237
.visible .entry fusion_237(
	.param .u64 fusion_237_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot826[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot826;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_237_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB826_9;
	bra.uni 	LBB826_1;
LBB826_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB826_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB826_10;
	bra.uni 	LBB826_2;
LBB826_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB826_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB826_11;
	bra.uni 	LBB826_3;
LBB826_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB826_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB826_12;
	bra.uni 	LBB826_4;
LBB826_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB826_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB826_13;
	bra.uni 	LBB826_5;
LBB826_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB826_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB826_14;
	bra.uni 	LBB826_6;
LBB826_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB826_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0495;
	@%p8 bra 	LBB826_15;
	bra.uni 	LBB826_7;
LBB826_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB826_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB826_16;
	bra.uni 	LBB826_8;
LBB826_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB826_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB826_8:
	ret;

}
	// .globl	fusion_236
.visible .entry fusion_236(
	.param .u64 fusion_236_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_236_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_235
.visible .entry fusion_235(
	.param .u64 fusion_235_param_0,
	.param .u64 fusion_235_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot828[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot828;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_235_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB828_7;
	bra.uni 	LBB828_1;
LBB828_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB828_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB828_8;
	bra.uni 	LBB828_2;
LBB828_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB828_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB828_9;
	bra.uni 	LBB828_3;
LBB828_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB828_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB828_10;
	bra.uni 	LBB828_4;
LBB828_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB828_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0496;
	@%p6 bra 	LBB828_11;
	bra.uni 	LBB828_5;
LBB828_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB828_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB828_12;
	bra.uni 	LBB828_6;
LBB828_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB828_6;
	ld.param.u64 	%rd7, [fusion_235_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB828_6:
	ret;

}
	// .globl	fusion_233
.visible .entry fusion_233(
	.param .u64 fusion_233_param_0,
	.param .u64 fusion_233_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot829[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot829;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_233_param_0];
	ld.param.u64 	%rd9, [fusion_233_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB829_7;
	bra.uni 	LBB829_1;
LBB829_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB829_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB829_8;
	bra.uni 	LBB829_2;
LBB829_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB829_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB829_9;
	bra.uni 	LBB829_3;
LBB829_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB829_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB829_10;
	bra.uni 	LBB829_4;
LBB829_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB829_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0497;
	@%p6 bra 	LBB829_11;
	bra.uni 	LBB829_5;
LBB829_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB829_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB829_12;
	bra.uni 	LBB829_6;
LBB829_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB829_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB829_6:
	ret;

}
	// .globl	fusion_232
.visible .entry fusion_232(
	.param .u64 fusion_232_param_0,
	.param .u64 fusion_232_param_1,
	.param .u64 fusion_232_param_2,
	.param .u64 fusion_232_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_232_param_0];
	ld.param.u64 	%rd2, [fusion_232_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_232_param_1];
	ld.param.u64 	%rd5, [fusion_232_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_231
.visible .entry fusion_231(
	.param .u64 fusion_231_param_0,
	.param .u64 fusion_231_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_231_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0498;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB831_2;
	bra.uni 	LBB831_1;
LBB831_2:
	ld.param.u64 	%rd3, [fusion_231_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB831_1:
	ret;

}
	// .globl	fusion_1316
.visible .entry fusion_1316(
	.param .u64 fusion_1316_param_0,
	.param .u64 fusion_1316_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot832[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot832;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1316_param_0];
	ld.param.u64 	%rd6, [fusion_1316_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0499;
	@%p1 bra 	LBB832_3;
	bra.uni 	LBB832_1;
LBB832_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB832_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB832_4;
	bra.uni 	LBB832_2;
LBB832_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB832_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB832_2:
	ret;

}
	// .globl	fusion_228
.visible .entry fusion_228(
	.param .u64 fusion_228_param_0,
	.param .u64 fusion_228_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_228_param_0];
	ld.param.u64 	%rd2, [fusion_228_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_16898
.visible .entry add_16898(
	.param .u64 add_16898_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_16898_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB834_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB834_2:
	ret;

}
	// .globl	fusion_227
.visible .entry fusion_227(
	.param .u64 fusion_227_param_0,
	.param .u64 fusion_227_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot835[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot835;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_227_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB835_10;
	bra.uni 	LBB835_1;
LBB835_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB835_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB835_11;
	bra.uni 	LBB835_2;
LBB835_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB835_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB835_12;
	bra.uni 	LBB835_3;
LBB835_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB835_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB835_13;
	bra.uni 	LBB835_4;
LBB835_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB835_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB835_14;
	bra.uni 	LBB835_5;
LBB835_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB835_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB835_15;
	bra.uni 	LBB835_6;
LBB835_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB835_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB835_16;
	bra.uni 	LBB835_7;
LBB835_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB835_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0500;
	@%p9 bra 	LBB835_17;
	bra.uni 	LBB835_8;
LBB835_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB835_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB835_18;
	bra.uni 	LBB835_9;
LBB835_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB835_9;
	ld.param.u64 	%rd7, [fusion_227_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB835_9:
	ret;

}
	// .globl	fusion_225
.visible .entry fusion_225(
	.param .u64 fusion_225_param_0,
	.param .u64 fusion_225_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot836[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot836;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_225_param_0];
	ld.param.u64 	%rd9, [fusion_225_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB836_10;
	bra.uni 	LBB836_1;
LBB836_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB836_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB836_11;
	bra.uni 	LBB836_2;
LBB836_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB836_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB836_12;
	bra.uni 	LBB836_3;
LBB836_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB836_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB836_13;
	bra.uni 	LBB836_4;
LBB836_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB836_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB836_14;
	bra.uni 	LBB836_5;
LBB836_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB836_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB836_15;
	bra.uni 	LBB836_6;
LBB836_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB836_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB836_16;
	bra.uni 	LBB836_7;
LBB836_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB836_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0501;
	@%p9 bra 	LBB836_17;
	bra.uni 	LBB836_8;
LBB836_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB836_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB836_18;
	bra.uni 	LBB836_9;
LBB836_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB836_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB836_9:
	ret;

}
	// .globl	fusion_224
.visible .entry fusion_224(
	.param .u64 fusion_224_param_0,
	.param .u64 fusion_224_param_1,
	.param .u64 fusion_224_param_2,
	.param .u64 fusion_224_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_224_param_0];
	ld.param.u64 	%rd2, [fusion_224_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_224_param_1];
	ld.param.u64 	%rd5, [fusion_224_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_223
.visible .entry fusion_223(
	.param .u64 fusion_223_param_0,
	.param .u64 fusion_223_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_223_param_0];
	ld.param.u64 	%rd6, [fusion_223_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB838_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB838_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0502;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB838_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB838_4:
	ret;

}
	// .globl	fusion_1317
.visible .entry fusion_1317(
	.param .u64 fusion_1317_param_0,
	.param .u64 fusion_1317_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot839[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot839;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1317_param_0];
	ld.param.u64 	%rd6, [fusion_1317_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0503;
	@%p1 bra 	LBB839_3;
	bra.uni 	LBB839_1;
LBB839_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB839_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB839_4;
	bra.uni 	LBB839_2;
LBB839_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB839_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB839_2:
	ret;

}
	// .globl	fusion_220
.visible .entry fusion_220(
	.param .u64 fusion_220_param_0,
	.param .u64 fusion_220_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_220_param_0];
	ld.param.u64 	%rd2, [fusion_220_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_219
.visible .entry fusion_219(
	.param .u64 fusion_219_param_0,
	.param .u64 fusion_219_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot841[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot841;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_219_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB841_7;
	bra.uni 	LBB841_1;
LBB841_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB841_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB841_8;
	bra.uni 	LBB841_2;
LBB841_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB841_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB841_9;
	bra.uni 	LBB841_3;
LBB841_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB841_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB841_10;
	bra.uni 	LBB841_4;
LBB841_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB841_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0504;
	@%p6 bra 	LBB841_11;
	bra.uni 	LBB841_5;
LBB841_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB841_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB841_12;
	bra.uni 	LBB841_6;
LBB841_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB841_6;
	ld.param.u64 	%rd7, [fusion_219_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB841_6:
	ret;

}
	// .globl	fusion_217
.visible .entry fusion_217(
	.param .u64 fusion_217_param_0,
	.param .u64 fusion_217_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot842[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot842;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_217_param_0];
	ld.param.u64 	%rd9, [fusion_217_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB842_7;
	bra.uni 	LBB842_1;
LBB842_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB842_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB842_8;
	bra.uni 	LBB842_2;
LBB842_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB842_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB842_9;
	bra.uni 	LBB842_3;
LBB842_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB842_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB842_10;
	bra.uni 	LBB842_4;
LBB842_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB842_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0505;
	@%p6 bra 	LBB842_11;
	bra.uni 	LBB842_5;
LBB842_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB842_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB842_12;
	bra.uni 	LBB842_6;
LBB842_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB842_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB842_6:
	ret;

}
	// .globl	fusion_216
.visible .entry fusion_216(
	.param .u64 fusion_216_param_0,
	.param .u64 fusion_216_param_1,
	.param .u64 fusion_216_param_2,
	.param .u64 fusion_216_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_216_param_0];
	ld.param.u64 	%rd9, [fusion_216_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_216_param_1];
	ld.param.u64 	%rd11, [fusion_216_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB843_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB843_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB843_11;
	bra.uni 	LBB843_3;
LBB843_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB843_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB843_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB843_12;
	bra.uni 	LBB843_5;
LBB843_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB843_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB843_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB843_13;
	bra.uni 	LBB843_7;
LBB843_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB843_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB843_10;
	@%p11 bra 	LBB843_10;
	@%p12 bra 	LBB843_14;
	bra.uni 	LBB843_10;
LBB843_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB843_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_215
.visible .entry fusion_215(
	.param .u64 fusion_215_param_0,
	.param .u64 fusion_215_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_215_param_0];
	ld.param.u64 	%rd6, [fusion_215_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB844_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB844_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0506;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB844_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB844_4:
	ret;

}
	// .globl	fusion_214
.visible .entry fusion_214(
	.param .u64 fusion_214_param_0,
	.param .u64 fusion_214_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_214_param_0];
	ld.param.u64 	%rd2, [fusion_214_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_213
.visible .entry fusion_213(
	.param .u64 fusion_213_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot846[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot846;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_213_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB846_9;
	bra.uni 	LBB846_1;
LBB846_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB846_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB846_10;
	bra.uni 	LBB846_2;
LBB846_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB846_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB846_11;
	bra.uni 	LBB846_3;
LBB846_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB846_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB846_12;
	bra.uni 	LBB846_4;
LBB846_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB846_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB846_13;
	bra.uni 	LBB846_5;
LBB846_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB846_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB846_14;
	bra.uni 	LBB846_6;
LBB846_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB846_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0507;
	@%p8 bra 	LBB846_15;
	bra.uni 	LBB846_7;
LBB846_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB846_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB846_16;
	bra.uni 	LBB846_8;
LBB846_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB846_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB846_8:
	ret;

}
	// .globl	fusion_212
.visible .entry fusion_212(
	.param .u64 fusion_212_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_212_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_211
.visible .entry fusion_211(
	.param .u64 fusion_211_param_0,
	.param .u64 fusion_211_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot848[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot848;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_211_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB848_7;
	bra.uni 	LBB848_1;
LBB848_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB848_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB848_8;
	bra.uni 	LBB848_2;
LBB848_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB848_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB848_9;
	bra.uni 	LBB848_3;
LBB848_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB848_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB848_10;
	bra.uni 	LBB848_4;
LBB848_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB848_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0508;
	@%p6 bra 	LBB848_11;
	bra.uni 	LBB848_5;
LBB848_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB848_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB848_12;
	bra.uni 	LBB848_6;
LBB848_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB848_6;
	ld.param.u64 	%rd7, [fusion_211_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB848_6:
	ret;

}
	// .globl	fusion_209
.visible .entry fusion_209(
	.param .u64 fusion_209_param_0,
	.param .u64 fusion_209_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot849[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot849;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_209_param_0];
	ld.param.u64 	%rd9, [fusion_209_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB849_7;
	bra.uni 	LBB849_1;
LBB849_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB849_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB849_8;
	bra.uni 	LBB849_2;
LBB849_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB849_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB849_9;
	bra.uni 	LBB849_3;
LBB849_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB849_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB849_10;
	bra.uni 	LBB849_4;
LBB849_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB849_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0509;
	@%p6 bra 	LBB849_11;
	bra.uni 	LBB849_5;
LBB849_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB849_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB849_12;
	bra.uni 	LBB849_6;
LBB849_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB849_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB849_6:
	ret;

}
	// .globl	fusion_208
.visible .entry fusion_208(
	.param .u64 fusion_208_param_0,
	.param .u64 fusion_208_param_1,
	.param .u64 fusion_208_param_2,
	.param .u64 fusion_208_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_208_param_0];
	ld.param.u64 	%rd2, [fusion_208_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_208_param_1];
	ld.param.u64 	%rd5, [fusion_208_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_207
.visible .entry fusion_207(
	.param .u64 fusion_207_param_0,
	.param .u64 fusion_207_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_207_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0510;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB851_2;
	bra.uni 	LBB851_1;
LBB851_2:
	ld.param.u64 	%rd3, [fusion_207_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB851_1:
	ret;

}
	// .globl	fusion_1318
.visible .entry fusion_1318(
	.param .u64 fusion_1318_param_0,
	.param .u64 fusion_1318_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot852[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot852;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1318_param_0];
	ld.param.u64 	%rd6, [fusion_1318_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0511;
	@%p1 bra 	LBB852_3;
	bra.uni 	LBB852_1;
LBB852_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB852_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB852_4;
	bra.uni 	LBB852_2;
LBB852_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB852_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB852_2:
	ret;

}
	// .globl	fusion_204
.visible .entry fusion_204(
	.param .u64 fusion_204_param_0,
	.param .u64 fusion_204_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_204_param_0];
	ld.param.u64 	%rd2, [fusion_204_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_17102
.visible .entry add_17102(
	.param .u64 add_17102_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_17102_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB854_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB854_2:
	ret;

}
	// .globl	fusion_203
.visible .entry fusion_203(
	.param .u64 fusion_203_param_0,
	.param .u64 fusion_203_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot855[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot855;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_203_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB855_10;
	bra.uni 	LBB855_1;
LBB855_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB855_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB855_11;
	bra.uni 	LBB855_2;
LBB855_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB855_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB855_12;
	bra.uni 	LBB855_3;
LBB855_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB855_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB855_13;
	bra.uni 	LBB855_4;
LBB855_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB855_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB855_14;
	bra.uni 	LBB855_5;
LBB855_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB855_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB855_15;
	bra.uni 	LBB855_6;
LBB855_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB855_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB855_16;
	bra.uni 	LBB855_7;
LBB855_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB855_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0512;
	@%p9 bra 	LBB855_17;
	bra.uni 	LBB855_8;
LBB855_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB855_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB855_18;
	bra.uni 	LBB855_9;
LBB855_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB855_9;
	ld.param.u64 	%rd7, [fusion_203_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB855_9:
	ret;

}
	// .globl	fusion_201
.visible .entry fusion_201(
	.param .u64 fusion_201_param_0,
	.param .u64 fusion_201_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot856[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot856;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_201_param_0];
	ld.param.u64 	%rd9, [fusion_201_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB856_10;
	bra.uni 	LBB856_1;
LBB856_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB856_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB856_11;
	bra.uni 	LBB856_2;
LBB856_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB856_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB856_12;
	bra.uni 	LBB856_3;
LBB856_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB856_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB856_13;
	bra.uni 	LBB856_4;
LBB856_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB856_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB856_14;
	bra.uni 	LBB856_5;
LBB856_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB856_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB856_15;
	bra.uni 	LBB856_6;
LBB856_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB856_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB856_16;
	bra.uni 	LBB856_7;
LBB856_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB856_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0513;
	@%p9 bra 	LBB856_17;
	bra.uni 	LBB856_8;
LBB856_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB856_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB856_18;
	bra.uni 	LBB856_9;
LBB856_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB856_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB856_9:
	ret;

}
	// .globl	fusion_200
.visible .entry fusion_200(
	.param .u64 fusion_200_param_0,
	.param .u64 fusion_200_param_1,
	.param .u64 fusion_200_param_2,
	.param .u64 fusion_200_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_200_param_0];
	ld.param.u64 	%rd2, [fusion_200_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_200_param_1];
	ld.param.u64 	%rd5, [fusion_200_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_199
.visible .entry fusion_199(
	.param .u64 fusion_199_param_0,
	.param .u64 fusion_199_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_199_param_0];
	ld.param.u64 	%rd6, [fusion_199_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB858_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB858_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0514;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB858_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB858_4:
	ret;

}
	// .globl	fusion_1319
.visible .entry fusion_1319(
	.param .u64 fusion_1319_param_0,
	.param .u64 fusion_1319_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot859[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot859;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1319_param_0];
	ld.param.u64 	%rd6, [fusion_1319_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0515;
	@%p1 bra 	LBB859_3;
	bra.uni 	LBB859_1;
LBB859_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB859_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB859_4;
	bra.uni 	LBB859_2;
LBB859_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB859_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB859_2:
	ret;

}
	// .globl	fusion_196
.visible .entry fusion_196(
	.param .u64 fusion_196_param_0,
	.param .u64 fusion_196_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_196_param_0];
	ld.param.u64 	%rd2, [fusion_196_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_195
.visible .entry fusion_195(
	.param .u64 fusion_195_param_0,
	.param .u64 fusion_195_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot861[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot861;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_195_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB861_7;
	bra.uni 	LBB861_1;
LBB861_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB861_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB861_8;
	bra.uni 	LBB861_2;
LBB861_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB861_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB861_9;
	bra.uni 	LBB861_3;
LBB861_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB861_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB861_10;
	bra.uni 	LBB861_4;
LBB861_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB861_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0516;
	@%p6 bra 	LBB861_11;
	bra.uni 	LBB861_5;
LBB861_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB861_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB861_12;
	bra.uni 	LBB861_6;
LBB861_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB861_6;
	ld.param.u64 	%rd7, [fusion_195_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB861_6:
	ret;

}
	// .globl	fusion_193
.visible .entry fusion_193(
	.param .u64 fusion_193_param_0,
	.param .u64 fusion_193_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot862[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot862;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_193_param_0];
	ld.param.u64 	%rd9, [fusion_193_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB862_7;
	bra.uni 	LBB862_1;
LBB862_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB862_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB862_8;
	bra.uni 	LBB862_2;
LBB862_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB862_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB862_9;
	bra.uni 	LBB862_3;
LBB862_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB862_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB862_10;
	bra.uni 	LBB862_4;
LBB862_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB862_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0517;
	@%p6 bra 	LBB862_11;
	bra.uni 	LBB862_5;
LBB862_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB862_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB862_12;
	bra.uni 	LBB862_6;
LBB862_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB862_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB862_6:
	ret;

}
	// .globl	fusion_192
.visible .entry fusion_192(
	.param .u64 fusion_192_param_0,
	.param .u64 fusion_192_param_1,
	.param .u64 fusion_192_param_2,
	.param .u64 fusion_192_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_192_param_0];
	ld.param.u64 	%rd9, [fusion_192_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_192_param_1];
	ld.param.u64 	%rd11, [fusion_192_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB863_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB863_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB863_11;
	bra.uni 	LBB863_3;
LBB863_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB863_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB863_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB863_12;
	bra.uni 	LBB863_5;
LBB863_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB863_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB863_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB863_13;
	bra.uni 	LBB863_7;
LBB863_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB863_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB863_10;
	@%p11 bra 	LBB863_10;
	@%p12 bra 	LBB863_14;
	bra.uni 	LBB863_10;
LBB863_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB863_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_191
.visible .entry fusion_191(
	.param .u64 fusion_191_param_0,
	.param .u64 fusion_191_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_191_param_0];
	ld.param.u64 	%rd6, [fusion_191_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB864_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB864_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0518;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB864_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB864_4:
	ret;

}
	// .globl	fusion_190
.visible .entry fusion_190(
	.param .u64 fusion_190_param_0,
	.param .u64 fusion_190_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_190_param_0];
	ld.param.u64 	%rd2, [fusion_190_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_189
.visible .entry fusion_189(
	.param .u64 fusion_189_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot866[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot866;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_189_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB866_9;
	bra.uni 	LBB866_1;
LBB866_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB866_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB866_10;
	bra.uni 	LBB866_2;
LBB866_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB866_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB866_11;
	bra.uni 	LBB866_3;
LBB866_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB866_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB866_12;
	bra.uni 	LBB866_4;
LBB866_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB866_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB866_13;
	bra.uni 	LBB866_5;
LBB866_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB866_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB866_14;
	bra.uni 	LBB866_6;
LBB866_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB866_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0519;
	@%p8 bra 	LBB866_15;
	bra.uni 	LBB866_7;
LBB866_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB866_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB866_16;
	bra.uni 	LBB866_8;
LBB866_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB866_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB866_8:
	ret;

}
	// .globl	fusion_188
.visible .entry fusion_188(
	.param .u64 fusion_188_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_188_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_187
.visible .entry fusion_187(
	.param .u64 fusion_187_param_0,
	.param .u64 fusion_187_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot868[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot868;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_187_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB868_7;
	bra.uni 	LBB868_1;
LBB868_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB868_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB868_8;
	bra.uni 	LBB868_2;
LBB868_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB868_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB868_9;
	bra.uni 	LBB868_3;
LBB868_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB868_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB868_10;
	bra.uni 	LBB868_4;
LBB868_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB868_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0520;
	@%p6 bra 	LBB868_11;
	bra.uni 	LBB868_5;
LBB868_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB868_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB868_12;
	bra.uni 	LBB868_6;
LBB868_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB868_6;
	ld.param.u64 	%rd7, [fusion_187_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB868_6:
	ret;

}
	// .globl	fusion_185
.visible .entry fusion_185(
	.param .u64 fusion_185_param_0,
	.param .u64 fusion_185_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot869[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot869;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_185_param_0];
	ld.param.u64 	%rd9, [fusion_185_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB869_7;
	bra.uni 	LBB869_1;
LBB869_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB869_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB869_8;
	bra.uni 	LBB869_2;
LBB869_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB869_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB869_9;
	bra.uni 	LBB869_3;
LBB869_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB869_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB869_10;
	bra.uni 	LBB869_4;
LBB869_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB869_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0521;
	@%p6 bra 	LBB869_11;
	bra.uni 	LBB869_5;
LBB869_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB869_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB869_12;
	bra.uni 	LBB869_6;
LBB869_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB869_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB869_6:
	ret;

}
	// .globl	fusion_184
.visible .entry fusion_184(
	.param .u64 fusion_184_param_0,
	.param .u64 fusion_184_param_1,
	.param .u64 fusion_184_param_2,
	.param .u64 fusion_184_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_184_param_0];
	ld.param.u64 	%rd2, [fusion_184_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_184_param_1];
	ld.param.u64 	%rd5, [fusion_184_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_183
.visible .entry fusion_183(
	.param .u64 fusion_183_param_0,
	.param .u64 fusion_183_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_183_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0522;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB871_2;
	bra.uni 	LBB871_1;
LBB871_2:
	ld.param.u64 	%rd3, [fusion_183_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB871_1:
	ret;

}
	// .globl	fusion_1320
.visible .entry fusion_1320(
	.param .u64 fusion_1320_param_0,
	.param .u64 fusion_1320_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot872[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot872;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1320_param_0];
	ld.param.u64 	%rd6, [fusion_1320_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0523;
	@%p1 bra 	LBB872_3;
	bra.uni 	LBB872_1;
LBB872_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB872_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB872_4;
	bra.uni 	LBB872_2;
LBB872_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB872_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB872_2:
	ret;

}
	// .globl	fusion_180
.visible .entry fusion_180(
	.param .u64 fusion_180_param_0,
	.param .u64 fusion_180_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_180_param_0];
	ld.param.u64 	%rd2, [fusion_180_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_17306
.visible .entry add_17306(
	.param .u64 add_17306_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_17306_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB874_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB874_2:
	ret;

}
	// .globl	fusion_179
.visible .entry fusion_179(
	.param .u64 fusion_179_param_0,
	.param .u64 fusion_179_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot875[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot875;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_179_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB875_10;
	bra.uni 	LBB875_1;
LBB875_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB875_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB875_11;
	bra.uni 	LBB875_2;
LBB875_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB875_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB875_12;
	bra.uni 	LBB875_3;
LBB875_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB875_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB875_13;
	bra.uni 	LBB875_4;
LBB875_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB875_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB875_14;
	bra.uni 	LBB875_5;
LBB875_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB875_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB875_15;
	bra.uni 	LBB875_6;
LBB875_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB875_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB875_16;
	bra.uni 	LBB875_7;
LBB875_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB875_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0524;
	@%p9 bra 	LBB875_17;
	bra.uni 	LBB875_8;
LBB875_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB875_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB875_18;
	bra.uni 	LBB875_9;
LBB875_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB875_9;
	ld.param.u64 	%rd7, [fusion_179_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB875_9:
	ret;

}
	// .globl	fusion_177
.visible .entry fusion_177(
	.param .u64 fusion_177_param_0,
	.param .u64 fusion_177_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot876[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot876;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_177_param_0];
	ld.param.u64 	%rd9, [fusion_177_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB876_10;
	bra.uni 	LBB876_1;
LBB876_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB876_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB876_11;
	bra.uni 	LBB876_2;
LBB876_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB876_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB876_12;
	bra.uni 	LBB876_3;
LBB876_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB876_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB876_13;
	bra.uni 	LBB876_4;
LBB876_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB876_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB876_14;
	bra.uni 	LBB876_5;
LBB876_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB876_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB876_15;
	bra.uni 	LBB876_6;
LBB876_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB876_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB876_16;
	bra.uni 	LBB876_7;
LBB876_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB876_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0525;
	@%p9 bra 	LBB876_17;
	bra.uni 	LBB876_8;
LBB876_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB876_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB876_18;
	bra.uni 	LBB876_9;
LBB876_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB876_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB876_9:
	ret;

}
	// .globl	fusion_176
.visible .entry fusion_176(
	.param .u64 fusion_176_param_0,
	.param .u64 fusion_176_param_1,
	.param .u64 fusion_176_param_2,
	.param .u64 fusion_176_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_176_param_0];
	ld.param.u64 	%rd2, [fusion_176_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_176_param_1];
	ld.param.u64 	%rd5, [fusion_176_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_175
.visible .entry fusion_175(
	.param .u64 fusion_175_param_0,
	.param .u64 fusion_175_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_175_param_0];
	ld.param.u64 	%rd6, [fusion_175_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB878_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB878_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0526;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB878_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB878_4:
	ret;

}
	// .globl	fusion_1321
.visible .entry fusion_1321(
	.param .u64 fusion_1321_param_0,
	.param .u64 fusion_1321_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot879[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot879;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1321_param_0];
	ld.param.u64 	%rd6, [fusion_1321_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0527;
	@%p1 bra 	LBB879_3;
	bra.uni 	LBB879_1;
LBB879_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB879_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB879_4;
	bra.uni 	LBB879_2;
LBB879_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB879_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB879_2:
	ret;

}
	// .globl	fusion_172
.visible .entry fusion_172(
	.param .u64 fusion_172_param_0,
	.param .u64 fusion_172_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_172_param_0];
	ld.param.u64 	%rd2, [fusion_172_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_171
.visible .entry fusion_171(
	.param .u64 fusion_171_param_0,
	.param .u64 fusion_171_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot881[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot881;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_171_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB881_7;
	bra.uni 	LBB881_1;
LBB881_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB881_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB881_8;
	bra.uni 	LBB881_2;
LBB881_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB881_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB881_9;
	bra.uni 	LBB881_3;
LBB881_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB881_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB881_10;
	bra.uni 	LBB881_4;
LBB881_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB881_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0528;
	@%p6 bra 	LBB881_11;
	bra.uni 	LBB881_5;
LBB881_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB881_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB881_12;
	bra.uni 	LBB881_6;
LBB881_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB881_6;
	ld.param.u64 	%rd7, [fusion_171_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB881_6:
	ret;

}
	// .globl	fusion_169
.visible .entry fusion_169(
	.param .u64 fusion_169_param_0,
	.param .u64 fusion_169_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot882[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot882;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_169_param_0];
	ld.param.u64 	%rd9, [fusion_169_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB882_7;
	bra.uni 	LBB882_1;
LBB882_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB882_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB882_8;
	bra.uni 	LBB882_2;
LBB882_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB882_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB882_9;
	bra.uni 	LBB882_3;
LBB882_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB882_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB882_10;
	bra.uni 	LBB882_4;
LBB882_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB882_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0529;
	@%p6 bra 	LBB882_11;
	bra.uni 	LBB882_5;
LBB882_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB882_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB882_12;
	bra.uni 	LBB882_6;
LBB882_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB882_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB882_6:
	ret;

}
	// .globl	fusion_168
.visible .entry fusion_168(
	.param .u64 fusion_168_param_0,
	.param .u64 fusion_168_param_1,
	.param .u64 fusion_168_param_2,
	.param .u64 fusion_168_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_168_param_0];
	ld.param.u64 	%rd9, [fusion_168_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_168_param_1];
	ld.param.u64 	%rd11, [fusion_168_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB883_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB883_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB883_11;
	bra.uni 	LBB883_3;
LBB883_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB883_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB883_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB883_12;
	bra.uni 	LBB883_5;
LBB883_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB883_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB883_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB883_13;
	bra.uni 	LBB883_7;
LBB883_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB883_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB883_10;
	@%p11 bra 	LBB883_10;
	@%p12 bra 	LBB883_14;
	bra.uni 	LBB883_10;
LBB883_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB883_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_167
.visible .entry fusion_167(
	.param .u64 fusion_167_param_0,
	.param .u64 fusion_167_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_167_param_0];
	ld.param.u64 	%rd6, [fusion_167_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB884_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB884_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0530;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB884_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB884_4:
	ret;

}
	// .globl	fusion_166
.visible .entry fusion_166(
	.param .u64 fusion_166_param_0,
	.param .u64 fusion_166_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_166_param_0];
	ld.param.u64 	%rd2, [fusion_166_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_165
.visible .entry fusion_165(
	.param .u64 fusion_165_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot886[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot886;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_165_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB886_9;
	bra.uni 	LBB886_1;
LBB886_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB886_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB886_10;
	bra.uni 	LBB886_2;
LBB886_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB886_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB886_11;
	bra.uni 	LBB886_3;
LBB886_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB886_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB886_12;
	bra.uni 	LBB886_4;
LBB886_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB886_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB886_13;
	bra.uni 	LBB886_5;
LBB886_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB886_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB886_14;
	bra.uni 	LBB886_6;
LBB886_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB886_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0531;
	@%p8 bra 	LBB886_15;
	bra.uni 	LBB886_7;
LBB886_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB886_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB886_16;
	bra.uni 	LBB886_8;
LBB886_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB886_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB886_8:
	ret;

}
	// .globl	fusion_164
.visible .entry fusion_164(
	.param .u64 fusion_164_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_164_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_163
.visible .entry fusion_163(
	.param .u64 fusion_163_param_0,
	.param .u64 fusion_163_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot888[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot888;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_163_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB888_7;
	bra.uni 	LBB888_1;
LBB888_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB888_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB888_8;
	bra.uni 	LBB888_2;
LBB888_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB888_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB888_9;
	bra.uni 	LBB888_3;
LBB888_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB888_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB888_10;
	bra.uni 	LBB888_4;
LBB888_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB888_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0532;
	@%p6 bra 	LBB888_11;
	bra.uni 	LBB888_5;
LBB888_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB888_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB888_12;
	bra.uni 	LBB888_6;
LBB888_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB888_6;
	ld.param.u64 	%rd7, [fusion_163_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB888_6:
	ret;

}
	// .globl	fusion_161
.visible .entry fusion_161(
	.param .u64 fusion_161_param_0,
	.param .u64 fusion_161_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot889[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot889;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_161_param_0];
	ld.param.u64 	%rd9, [fusion_161_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB889_7;
	bra.uni 	LBB889_1;
LBB889_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB889_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB889_8;
	bra.uni 	LBB889_2;
LBB889_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB889_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB889_9;
	bra.uni 	LBB889_3;
LBB889_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB889_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB889_10;
	bra.uni 	LBB889_4;
LBB889_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB889_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0533;
	@%p6 bra 	LBB889_11;
	bra.uni 	LBB889_5;
LBB889_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB889_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB889_12;
	bra.uni 	LBB889_6;
LBB889_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB889_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB889_6:
	ret;

}
	// .globl	fusion_160
.visible .entry fusion_160(
	.param .u64 fusion_160_param_0,
	.param .u64 fusion_160_param_1,
	.param .u64 fusion_160_param_2,
	.param .u64 fusion_160_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_160_param_0];
	ld.param.u64 	%rd2, [fusion_160_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_160_param_1];
	ld.param.u64 	%rd5, [fusion_160_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_159
.visible .entry fusion_159(
	.param .u64 fusion_159_param_0,
	.param .u64 fusion_159_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_159_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0534;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB891_2;
	bra.uni 	LBB891_1;
LBB891_2:
	ld.param.u64 	%rd3, [fusion_159_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB891_1:
	ret;

}
	// .globl	fusion_1322
.visible .entry fusion_1322(
	.param .u64 fusion_1322_param_0,
	.param .u64 fusion_1322_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot892[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot892;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1322_param_0];
	ld.param.u64 	%rd6, [fusion_1322_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0535;
	@%p1 bra 	LBB892_3;
	bra.uni 	LBB892_1;
LBB892_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB892_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB892_4;
	bra.uni 	LBB892_2;
LBB892_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB892_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB892_2:
	ret;

}
	// .globl	fusion_156
.visible .entry fusion_156(
	.param .u64 fusion_156_param_0,
	.param .u64 fusion_156_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_156_param_0];
	ld.param.u64 	%rd2, [fusion_156_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_17510
.visible .entry add_17510(
	.param .u64 add_17510_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_17510_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB894_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB894_2:
	ret;

}
	// .globl	fusion_155
.visible .entry fusion_155(
	.param .u64 fusion_155_param_0,
	.param .u64 fusion_155_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot895[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot895;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_155_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB895_10;
	bra.uni 	LBB895_1;
LBB895_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB895_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB895_11;
	bra.uni 	LBB895_2;
LBB895_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB895_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB895_12;
	bra.uni 	LBB895_3;
LBB895_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB895_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB895_13;
	bra.uni 	LBB895_4;
LBB895_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB895_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB895_14;
	bra.uni 	LBB895_5;
LBB895_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB895_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB895_15;
	bra.uni 	LBB895_6;
LBB895_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB895_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB895_16;
	bra.uni 	LBB895_7;
LBB895_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB895_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0536;
	@%p9 bra 	LBB895_17;
	bra.uni 	LBB895_8;
LBB895_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB895_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB895_18;
	bra.uni 	LBB895_9;
LBB895_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB895_9;
	ld.param.u64 	%rd7, [fusion_155_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB895_9:
	ret;

}
	// .globl	fusion_153
.visible .entry fusion_153(
	.param .u64 fusion_153_param_0,
	.param .u64 fusion_153_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot896[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot896;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_153_param_0];
	ld.param.u64 	%rd9, [fusion_153_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB896_10;
	bra.uni 	LBB896_1;
LBB896_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB896_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB896_11;
	bra.uni 	LBB896_2;
LBB896_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB896_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB896_12;
	bra.uni 	LBB896_3;
LBB896_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB896_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB896_13;
	bra.uni 	LBB896_4;
LBB896_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB896_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB896_14;
	bra.uni 	LBB896_5;
LBB896_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB896_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB896_15;
	bra.uni 	LBB896_6;
LBB896_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB896_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB896_16;
	bra.uni 	LBB896_7;
LBB896_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB896_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0537;
	@%p9 bra 	LBB896_17;
	bra.uni 	LBB896_8;
LBB896_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB896_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB896_18;
	bra.uni 	LBB896_9;
LBB896_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB896_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB896_9:
	ret;

}
	// .globl	fusion_152
.visible .entry fusion_152(
	.param .u64 fusion_152_param_0,
	.param .u64 fusion_152_param_1,
	.param .u64 fusion_152_param_2,
	.param .u64 fusion_152_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_152_param_0];
	ld.param.u64 	%rd2, [fusion_152_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_152_param_1];
	ld.param.u64 	%rd5, [fusion_152_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_151
.visible .entry fusion_151(
	.param .u64 fusion_151_param_0,
	.param .u64 fusion_151_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_151_param_0];
	ld.param.u64 	%rd6, [fusion_151_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB898_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB898_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0538;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB898_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB898_4:
	ret;

}
	// .globl	fusion_1323
.visible .entry fusion_1323(
	.param .u64 fusion_1323_param_0,
	.param .u64 fusion_1323_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot899[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot899;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1323_param_0];
	ld.param.u64 	%rd6, [fusion_1323_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0539;
	@%p1 bra 	LBB899_3;
	bra.uni 	LBB899_1;
LBB899_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB899_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB899_4;
	bra.uni 	LBB899_2;
LBB899_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB899_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB899_2:
	ret;

}
	// .globl	fusion_148
.visible .entry fusion_148(
	.param .u64 fusion_148_param_0,
	.param .u64 fusion_148_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_148_param_0];
	ld.param.u64 	%rd2, [fusion_148_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_147
.visible .entry fusion_147(
	.param .u64 fusion_147_param_0,
	.param .u64 fusion_147_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot901[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot901;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_147_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB901_7;
	bra.uni 	LBB901_1;
LBB901_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB901_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB901_8;
	bra.uni 	LBB901_2;
LBB901_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB901_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB901_9;
	bra.uni 	LBB901_3;
LBB901_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB901_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB901_10;
	bra.uni 	LBB901_4;
LBB901_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB901_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0540;
	@%p6 bra 	LBB901_11;
	bra.uni 	LBB901_5;
LBB901_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB901_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB901_12;
	bra.uni 	LBB901_6;
LBB901_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB901_6;
	ld.param.u64 	%rd7, [fusion_147_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB901_6:
	ret;

}
	// .globl	fusion_145
.visible .entry fusion_145(
	.param .u64 fusion_145_param_0,
	.param .u64 fusion_145_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot902[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot902;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_145_param_0];
	ld.param.u64 	%rd9, [fusion_145_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB902_7;
	bra.uni 	LBB902_1;
LBB902_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB902_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB902_8;
	bra.uni 	LBB902_2;
LBB902_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB902_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB902_9;
	bra.uni 	LBB902_3;
LBB902_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB902_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB902_10;
	bra.uni 	LBB902_4;
LBB902_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB902_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0541;
	@%p6 bra 	LBB902_11;
	bra.uni 	LBB902_5;
LBB902_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB902_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB902_12;
	bra.uni 	LBB902_6;
LBB902_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB902_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB902_6:
	ret;

}
	// .globl	fusion_144
.visible .entry fusion_144(
	.param .u64 fusion_144_param_0,
	.param .u64 fusion_144_param_1,
	.param .u64 fusion_144_param_2,
	.param .u64 fusion_144_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_144_param_0];
	ld.param.u64 	%rd9, [fusion_144_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_144_param_1];
	ld.param.u64 	%rd11, [fusion_144_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB903_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB903_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB903_11;
	bra.uni 	LBB903_3;
LBB903_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB903_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB903_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB903_12;
	bra.uni 	LBB903_5;
LBB903_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB903_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB903_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB903_13;
	bra.uni 	LBB903_7;
LBB903_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB903_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB903_10;
	@%p11 bra 	LBB903_10;
	@%p12 bra 	LBB903_14;
	bra.uni 	LBB903_10;
LBB903_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB903_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_143
.visible .entry fusion_143(
	.param .u64 fusion_143_param_0,
	.param .u64 fusion_143_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_143_param_0];
	ld.param.u64 	%rd6, [fusion_143_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB904_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB904_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0542;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB904_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB904_4:
	ret;

}
	// .globl	fusion_142
.visible .entry fusion_142(
	.param .u64 fusion_142_param_0,
	.param .u64 fusion_142_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_142_param_0];
	ld.param.u64 	%rd2, [fusion_142_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_141
.visible .entry fusion_141(
	.param .u64 fusion_141_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot906[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot906;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_141_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB906_9;
	bra.uni 	LBB906_1;
LBB906_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB906_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB906_10;
	bra.uni 	LBB906_2;
LBB906_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB906_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB906_11;
	bra.uni 	LBB906_3;
LBB906_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB906_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB906_12;
	bra.uni 	LBB906_4;
LBB906_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB906_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB906_13;
	bra.uni 	LBB906_5;
LBB906_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB906_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB906_14;
	bra.uni 	LBB906_6;
LBB906_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB906_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0543;
	@%p8 bra 	LBB906_15;
	bra.uni 	LBB906_7;
LBB906_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB906_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB906_16;
	bra.uni 	LBB906_8;
LBB906_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB906_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB906_8:
	ret;

}
	// .globl	fusion_140
.visible .entry fusion_140(
	.param .u64 fusion_140_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_140_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_139
.visible .entry fusion_139(
	.param .u64 fusion_139_param_0,
	.param .u64 fusion_139_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot908[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot908;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_139_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB908_7;
	bra.uni 	LBB908_1;
LBB908_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB908_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB908_8;
	bra.uni 	LBB908_2;
LBB908_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB908_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB908_9;
	bra.uni 	LBB908_3;
LBB908_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB908_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB908_10;
	bra.uni 	LBB908_4;
LBB908_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB908_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0544;
	@%p6 bra 	LBB908_11;
	bra.uni 	LBB908_5;
LBB908_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB908_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB908_12;
	bra.uni 	LBB908_6;
LBB908_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB908_6;
	ld.param.u64 	%rd7, [fusion_139_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB908_6:
	ret;

}
	// .globl	fusion_137
.visible .entry fusion_137(
	.param .u64 fusion_137_param_0,
	.param .u64 fusion_137_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot909[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot909;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_137_param_0];
	ld.param.u64 	%rd9, [fusion_137_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB909_7;
	bra.uni 	LBB909_1;
LBB909_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB909_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB909_8;
	bra.uni 	LBB909_2;
LBB909_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB909_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB909_9;
	bra.uni 	LBB909_3;
LBB909_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB909_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB909_10;
	bra.uni 	LBB909_4;
LBB909_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB909_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0545;
	@%p6 bra 	LBB909_11;
	bra.uni 	LBB909_5;
LBB909_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB909_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB909_12;
	bra.uni 	LBB909_6;
LBB909_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB909_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB909_6:
	ret;

}
	// .globl	fusion_136
.visible .entry fusion_136(
	.param .u64 fusion_136_param_0,
	.param .u64 fusion_136_param_1,
	.param .u64 fusion_136_param_2,
	.param .u64 fusion_136_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_136_param_0];
	ld.param.u64 	%rd2, [fusion_136_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_136_param_1];
	ld.param.u64 	%rd5, [fusion_136_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_135
.visible .entry fusion_135(
	.param .u64 fusion_135_param_0,
	.param .u64 fusion_135_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_135_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0546;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB911_2;
	bra.uni 	LBB911_1;
LBB911_2:
	ld.param.u64 	%rd3, [fusion_135_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB911_1:
	ret;

}
	// .globl	fusion_1324
.visible .entry fusion_1324(
	.param .u64 fusion_1324_param_0,
	.param .u64 fusion_1324_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot912[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot912;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1324_param_0];
	ld.param.u64 	%rd6, [fusion_1324_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0547;
	@%p1 bra 	LBB912_3;
	bra.uni 	LBB912_1;
LBB912_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB912_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB912_4;
	bra.uni 	LBB912_2;
LBB912_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB912_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB912_2:
	ret;

}
	// .globl	fusion_132
.visible .entry fusion_132(
	.param .u64 fusion_132_param_0,
	.param .u64 fusion_132_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_132_param_0];
	ld.param.u64 	%rd2, [fusion_132_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_17714
.visible .entry add_17714(
	.param .u64 add_17714_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_17714_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB914_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB914_2:
	ret;

}
	// .globl	fusion_131
.visible .entry fusion_131(
	.param .u64 fusion_131_param_0,
	.param .u64 fusion_131_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot915[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot915;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_131_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB915_10;
	bra.uni 	LBB915_1;
LBB915_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB915_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB915_11;
	bra.uni 	LBB915_2;
LBB915_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB915_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB915_12;
	bra.uni 	LBB915_3;
LBB915_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB915_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB915_13;
	bra.uni 	LBB915_4;
LBB915_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB915_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB915_14;
	bra.uni 	LBB915_5;
LBB915_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB915_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB915_15;
	bra.uni 	LBB915_6;
LBB915_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB915_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB915_16;
	bra.uni 	LBB915_7;
LBB915_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB915_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0548;
	@%p9 bra 	LBB915_17;
	bra.uni 	LBB915_8;
LBB915_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB915_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB915_18;
	bra.uni 	LBB915_9;
LBB915_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB915_9;
	ld.param.u64 	%rd7, [fusion_131_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB915_9:
	ret;

}
	// .globl	fusion_129
.visible .entry fusion_129(
	.param .u64 fusion_129_param_0,
	.param .u64 fusion_129_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot916[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot916;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_129_param_0];
	ld.param.u64 	%rd9, [fusion_129_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB916_10;
	bra.uni 	LBB916_1;
LBB916_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB916_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB916_11;
	bra.uni 	LBB916_2;
LBB916_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB916_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB916_12;
	bra.uni 	LBB916_3;
LBB916_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB916_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB916_13;
	bra.uni 	LBB916_4;
LBB916_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB916_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB916_14;
	bra.uni 	LBB916_5;
LBB916_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB916_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB916_15;
	bra.uni 	LBB916_6;
LBB916_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB916_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB916_16;
	bra.uni 	LBB916_7;
LBB916_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB916_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0549;
	@%p9 bra 	LBB916_17;
	bra.uni 	LBB916_8;
LBB916_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB916_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB916_18;
	bra.uni 	LBB916_9;
LBB916_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB916_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB916_9:
	ret;

}
	// .globl	fusion_128
.visible .entry fusion_128(
	.param .u64 fusion_128_param_0,
	.param .u64 fusion_128_param_1,
	.param .u64 fusion_128_param_2,
	.param .u64 fusion_128_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_128_param_0];
	ld.param.u64 	%rd2, [fusion_128_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_128_param_1];
	ld.param.u64 	%rd5, [fusion_128_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_127
.visible .entry fusion_127(
	.param .u64 fusion_127_param_0,
	.param .u64 fusion_127_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_127_param_0];
	ld.param.u64 	%rd6, [fusion_127_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB918_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB918_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0550;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB918_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB918_4:
	ret;

}
	// .globl	fusion_1325
.visible .entry fusion_1325(
	.param .u64 fusion_1325_param_0,
	.param .u64 fusion_1325_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot919[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot919;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1325_param_0];
	ld.param.u64 	%rd6, [fusion_1325_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0551;
	@%p1 bra 	LBB919_3;
	bra.uni 	LBB919_1;
LBB919_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB919_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB919_4;
	bra.uni 	LBB919_2;
LBB919_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB919_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB919_2:
	ret;

}
	// .globl	fusion_124
.visible .entry fusion_124(
	.param .u64 fusion_124_param_0,
	.param .u64 fusion_124_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_124_param_0];
	ld.param.u64 	%rd2, [fusion_124_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_123
.visible .entry fusion_123(
	.param .u64 fusion_123_param_0,
	.param .u64 fusion_123_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot921[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot921;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_123_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB921_7;
	bra.uni 	LBB921_1;
LBB921_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB921_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB921_8;
	bra.uni 	LBB921_2;
LBB921_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB921_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB921_9;
	bra.uni 	LBB921_3;
LBB921_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB921_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB921_10;
	bra.uni 	LBB921_4;
LBB921_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB921_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0552;
	@%p6 bra 	LBB921_11;
	bra.uni 	LBB921_5;
LBB921_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB921_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB921_12;
	bra.uni 	LBB921_6;
LBB921_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB921_6;
	ld.param.u64 	%rd7, [fusion_123_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB921_6:
	ret;

}
	// .globl	fusion_121
.visible .entry fusion_121(
	.param .u64 fusion_121_param_0,
	.param .u64 fusion_121_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot922[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot922;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_121_param_0];
	ld.param.u64 	%rd9, [fusion_121_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB922_7;
	bra.uni 	LBB922_1;
LBB922_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB922_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB922_8;
	bra.uni 	LBB922_2;
LBB922_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB922_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB922_9;
	bra.uni 	LBB922_3;
LBB922_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB922_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB922_10;
	bra.uni 	LBB922_4;
LBB922_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB922_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0553;
	@%p6 bra 	LBB922_11;
	bra.uni 	LBB922_5;
LBB922_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB922_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB922_12;
	bra.uni 	LBB922_6;
LBB922_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB922_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB922_6:
	ret;

}
	// .globl	fusion_120
.visible .entry fusion_120(
	.param .u64 fusion_120_param_0,
	.param .u64 fusion_120_param_1,
	.param .u64 fusion_120_param_2,
	.param .u64 fusion_120_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_120_param_0];
	ld.param.u64 	%rd9, [fusion_120_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_120_param_1];
	ld.param.u64 	%rd11, [fusion_120_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB923_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB923_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB923_11;
	bra.uni 	LBB923_3;
LBB923_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB923_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB923_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB923_12;
	bra.uni 	LBB923_5;
LBB923_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB923_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB923_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB923_13;
	bra.uni 	LBB923_7;
LBB923_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB923_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB923_10;
	@%p11 bra 	LBB923_10;
	@%p12 bra 	LBB923_14;
	bra.uni 	LBB923_10;
LBB923_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB923_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_119
.visible .entry fusion_119(
	.param .u64 fusion_119_param_0,
	.param .u64 fusion_119_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_119_param_0];
	ld.param.u64 	%rd6, [fusion_119_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB924_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB924_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0554;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB924_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB924_4:
	ret;

}
	// .globl	fusion_118
.visible .entry fusion_118(
	.param .u64 fusion_118_param_0,
	.param .u64 fusion_118_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_118_param_0];
	ld.param.u64 	%rd2, [fusion_118_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_117
.visible .entry fusion_117(
	.param .u64 fusion_117_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot926[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot926;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_117_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB926_9;
	bra.uni 	LBB926_1;
LBB926_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB926_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB926_10;
	bra.uni 	LBB926_2;
LBB926_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB926_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB926_11;
	bra.uni 	LBB926_3;
LBB926_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB926_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB926_12;
	bra.uni 	LBB926_4;
LBB926_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB926_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB926_13;
	bra.uni 	LBB926_5;
LBB926_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB926_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB926_14;
	bra.uni 	LBB926_6;
LBB926_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB926_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0555;
	@%p8 bra 	LBB926_15;
	bra.uni 	LBB926_7;
LBB926_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB926_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB926_16;
	bra.uni 	LBB926_8;
LBB926_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB926_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB926_8:
	ret;

}
	// .globl	fusion_116
.visible .entry fusion_116(
	.param .u64 fusion_116_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_116_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_115
.visible .entry fusion_115(
	.param .u64 fusion_115_param_0,
	.param .u64 fusion_115_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot928[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot928;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_115_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB928_7;
	bra.uni 	LBB928_1;
LBB928_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB928_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB928_8;
	bra.uni 	LBB928_2;
LBB928_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB928_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB928_9;
	bra.uni 	LBB928_3;
LBB928_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB928_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB928_10;
	bra.uni 	LBB928_4;
LBB928_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB928_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0556;
	@%p6 bra 	LBB928_11;
	bra.uni 	LBB928_5;
LBB928_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB928_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB928_12;
	bra.uni 	LBB928_6;
LBB928_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB928_6;
	ld.param.u64 	%rd7, [fusion_115_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB928_6:
	ret;

}
	// .globl	fusion_113
.visible .entry fusion_113(
	.param .u64 fusion_113_param_0,
	.param .u64 fusion_113_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot929[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot929;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_113_param_0];
	ld.param.u64 	%rd9, [fusion_113_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB929_7;
	bra.uni 	LBB929_1;
LBB929_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB929_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB929_8;
	bra.uni 	LBB929_2;
LBB929_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB929_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB929_9;
	bra.uni 	LBB929_3;
LBB929_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB929_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB929_10;
	bra.uni 	LBB929_4;
LBB929_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB929_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0557;
	@%p6 bra 	LBB929_11;
	bra.uni 	LBB929_5;
LBB929_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB929_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB929_12;
	bra.uni 	LBB929_6;
LBB929_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB929_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB929_6:
	ret;

}
	// .globl	fusion_112
.visible .entry fusion_112(
	.param .u64 fusion_112_param_0,
	.param .u64 fusion_112_param_1,
	.param .u64 fusion_112_param_2,
	.param .u64 fusion_112_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_112_param_0];
	ld.param.u64 	%rd2, [fusion_112_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_112_param_1];
	ld.param.u64 	%rd5, [fusion_112_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_111
.visible .entry fusion_111(
	.param .u64 fusion_111_param_0,
	.param .u64 fusion_111_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_111_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0558;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB931_2;
	bra.uni 	LBB931_1;
LBB931_2:
	ld.param.u64 	%rd3, [fusion_111_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB931_1:
	ret;

}
	// .globl	fusion_1326
.visible .entry fusion_1326(
	.param .u64 fusion_1326_param_0,
	.param .u64 fusion_1326_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot932[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot932;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1326_param_0];
	ld.param.u64 	%rd6, [fusion_1326_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0559;
	@%p1 bra 	LBB932_3;
	bra.uni 	LBB932_1;
LBB932_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB932_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB932_4;
	bra.uni 	LBB932_2;
LBB932_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB932_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB932_2:
	ret;

}
	// .globl	fusion_108
.visible .entry fusion_108(
	.param .u64 fusion_108_param_0,
	.param .u64 fusion_108_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_108_param_0];
	ld.param.u64 	%rd2, [fusion_108_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_17918
.visible .entry add_17918(
	.param .u64 add_17918_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_17918_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 9;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+142610432], {%f9, %f10, %f11, %f12};
	ld.global.f32 	%f13, [%rd6+143265792];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd6+34227456];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd6+143265792], %f18;
	ld.global.f32 	%f19, [%rd6+143265796];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd6+143265796], %f20;
	ld.global.f32 	%f21, [%rd6+143265800];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd6+143265800], %f22;
	ld.global.f32 	%f23, [%rd6+143265804];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd6+143265804], %f24;
	ld.global.f32 	%f25, [%rd6+143921152];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6+34882816];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd6+143921152], %f30;
	ld.global.f32 	%f31, [%rd6+143921156];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd6+143921156], %f32;
	ld.global.f32 	%f33, [%rd6+143921160];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd6+143921160], %f34;
	ld.global.f32 	%f35, [%rd6+143921164];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd6+143921164], %f36;
	ld.global.f32 	%f37, [%rd6+144576512];
	ld.global.nc.v4.f32 	{%f38, %f39, %f40, %f41}, [%rd6+35538176];
	add.rn.f32 	%f42, %f37, %f38;
	st.global.f32 	[%rd6+144576512], %f42;
	ld.global.f32 	%f43, [%rd6+144576516];
	add.rn.f32 	%f44, %f43, %f39;
	st.global.f32 	[%rd6+144576516], %f44;
	ld.global.f32 	%f45, [%rd6+144576520];
	add.rn.f32 	%f46, %f45, %f40;
	st.global.f32 	[%rd6+144576520], %f46;
	ld.global.f32 	%f47, [%rd6+144576524];
	add.rn.f32 	%f48, %f47, %f41;
	st.global.f32 	[%rd6+144576524], %f48;
	setp.gt.u32 	%p1, %r5, 147455;
	@%p1 bra 	LBB934_2;
	add.s64 	%rd1, %rd6, 142610432;
	add.s64 	%rd2, %rd6, 33572096;
	ld.global.f32 	%f49, [%rd1+2621440];
	ld.global.nc.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd2+2621440];
	add.rn.f32 	%f54, %f49, %f50;
	st.global.f32 	[%rd1+2621440], %f54;
	ld.global.f32 	%f55, [%rd1+2621444];
	add.rn.f32 	%f56, %f55, %f51;
	st.global.f32 	[%rd1+2621444], %f56;
	ld.global.f32 	%f57, [%rd1+2621448];
	add.rn.f32 	%f58, %f57, %f52;
	st.global.f32 	[%rd1+2621448], %f58;
	ld.global.f32 	%f59, [%rd1+2621452];
	add.rn.f32 	%f60, %f59, %f53;
	st.global.f32 	[%rd1+2621452], %f60;
LBB934_2:
	ret;

}
	// .globl	fusion_107
.visible .entry fusion_107(
	.param .u64 fusion_107_param_0,
	.param .u64 fusion_107_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot935[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot935;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_107_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB935_10;
	bra.uni 	LBB935_1;
LBB935_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB935_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB935_11;
	bra.uni 	LBB935_2;
LBB935_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB935_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB935_12;
	bra.uni 	LBB935_3;
LBB935_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB935_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB935_13;
	bra.uni 	LBB935_4;
LBB935_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB935_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB935_14;
	bra.uni 	LBB935_5;
LBB935_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB935_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB935_15;
	bra.uni 	LBB935_6;
LBB935_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB935_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB935_16;
	bra.uni 	LBB935_7;
LBB935_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB935_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0560;
	@%p9 bra 	LBB935_17;
	bra.uni 	LBB935_8;
LBB935_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB935_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB935_18;
	bra.uni 	LBB935_9;
LBB935_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB935_9;
	ld.param.u64 	%rd7, [fusion_107_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB935_9:
	ret;

}
	// .globl	fusion_105
.visible .entry fusion_105(
	.param .u64 fusion_105_param_0,
	.param .u64 fusion_105_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot936[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<102>;

	mov.u64 	%SPL, __local_depot936;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_105_param_0];
	ld.param.u64 	%rd9, [fusion_105_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 142610432;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd13, %r18, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd15, %r18, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f17, [%rd16];
	mul.wide.u32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f18, [%rd18];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd100, %r5;
	cvt.u64.u32 	%rd101, %r4;
	@%p2 bra 	LBB936_10;
	bra.uni 	LBB936_1;
LBB936_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd23, %rd101, %rd100;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f22, [%rd25+2048];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f23, [%rd27];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB936_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB936_11;
	bra.uni 	LBB936_2;
LBB936_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd28, %r28, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r29, %rd29;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd32, %rd101, %rd100;
	shl.b64 	%rd33, %rd32, 2;
	add.s64 	%rd34, %rd4, %rd33;
	ld.global.nc.f32 	%f27, [%rd34+4096];
	mul.wide.u32 	%rd35, %r30, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f28, [%rd36];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB936_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB936_12;
	bra.uni 	LBB936_3;
LBB936_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd37, %r33, 1402438301;
	shr.u64 	%rd38, %rd37, 45;
	cvt.u32.u64 	%r34, %rd38;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd41, %rd101, %rd100;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd4, %rd42;
	ld.global.nc.f32 	%f32, [%rd43+6144];
	mul.wide.u32 	%rd44, %r35, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f33, [%rd45];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB936_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB936_13;
	bra.uni 	LBB936_4;
LBB936_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd46, %r38, 1402438301;
	shr.u64 	%rd47, %rd46, 45;
	cvt.u32.u64 	%r39, %rd47;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd50, %rd101, %rd100;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd4, %rd51;
	ld.global.nc.f32 	%f37, [%rd52+8192];
	mul.wide.u32 	%rd53, %r40, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.nc.f32 	%f38, [%rd54];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB936_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB936_14;
	bra.uni 	LBB936_5;
LBB936_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd55, %r43, 1402438301;
	shr.u64 	%rd56, %rd55, 45;
	cvt.u32.u64 	%r44, %rd56;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd59, %rd101, %rd100;
	shl.b64 	%rd60, %rd59, 2;
	add.s64 	%rd61, %rd4, %rd60;
	ld.global.nc.f32 	%f42, [%rd61+10240];
	mul.wide.u32 	%rd62, %r45, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.nc.f32 	%f43, [%rd63];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB936_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB936_15;
	bra.uni 	LBB936_6;
LBB936_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd64, %r48, 1402438301;
	shr.u64 	%rd65, %rd64, 45;
	cvt.u32.u64 	%r49, %rd65;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd68, %rd101, %rd100;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd4, %rd69;
	ld.global.nc.f32 	%f47, [%rd70+12288];
	mul.wide.u32 	%rd71, %r50, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f48, [%rd72];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB936_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB936_16;
	bra.uni 	LBB936_7;
LBB936_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd73, %r53, 1402438301;
	shr.u64 	%rd74, %rd73, 45;
	cvt.u32.u64 	%r54, %rd74;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd77, %rd101, %rd100;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd79, %rd4, %rd78;
	ld.global.nc.f32 	%f52, [%rd79+14336];
	mul.wide.u32 	%rd80, %r55, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f53, [%rd81];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB936_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd84, shared_cache_0561;
	@%p9 bra 	LBB936_17;
	bra.uni 	LBB936_8;
LBB936_17:
	mul.wide.u32 	%rd83, %r7, 4;
	add.s64 	%rd6, %rd84, %rd83;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB936_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB936_18;
	bra.uni 	LBB936_9;
LBB936_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd85, %r6, 4;
	add.s64 	%rd7, %rd84, %rd85;
	cvta.shared.u64 	%rd87, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd3], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd89, %rd87, %rd10, %p11;
	ld.f32 	%f66, [%rd89];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd89], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB936_9;
	mul.wide.u32 	%rd82, %r2, 4;
	add.s64 	%rd5, %rd1, %rd82;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB936_9:
	ret;

}
	// .globl	fusion_104
.visible .entry fusion_104(
	.param .u64 fusion_104_param_0,
	.param .u64 fusion_104_param_1,
	.param .u64 fusion_104_param_2,
	.param .u64 fusion_104_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_104_param_0];
	ld.param.u64 	%rd2, [fusion_104_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_104_param_1];
	ld.param.u64 	%rd5, [fusion_104_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+142610432];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+33559808], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_103
.visible .entry fusion_103(
	.param .u64 fusion_103_param_0,
	.param .u64 fusion_103_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_103_param_0];
	ld.param.u64 	%rd6, [fusion_103_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB938_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 4096;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+131072];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+262144];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+393216];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+524288];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+655360];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+786432];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+917504];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB938_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0562;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB938_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB938_4:
	ret;

}
	// .globl	fusion_1327
.visible .entry fusion_1327(
	.param .u64 fusion_1327_param_0,
	.param .u64 fusion_1327_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot939[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot939;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1327_param_0];
	ld.param.u64 	%rd6, [fusion_1327_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd10, %r5, 4096;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.u32 	%rd12, %r4, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f2, [%rd13];
	add.s64 	%rd14, %rd7, %rd12;
	ld.global.nc.f32 	%f3, [%rd14];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+4198400];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+8392704];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+12587008];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0563;
	@%p1 bra 	LBB939_3;
	bra.uni 	LBB939_1;
LBB939_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB939_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB939_4;
	bra.uni 	LBB939_2;
LBB939_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB939_2;
	add.s64 	%rd2, %rd14, 4096;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB939_2:
	ret;

}
	// .globl	fusion_100
.visible .entry fusion_100(
	.param .u64 fusion_100_param_0,
	.param .u64 fusion_100_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_100_param_0];
	ld.param.u64 	%rd2, [fusion_100_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 4092;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	cvt.u64.u32 	%rd7, %r6;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+4096];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 4096;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd8];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd7;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd6+16782592], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_99
.visible .entry fusion_99(
	.param .u64 fusion_99_param_0,
	.param .u64 fusion_99_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot941[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot941;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_99_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB941_7;
	bra.uni 	LBB941_1;
LBB941_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB941_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB941_8;
	bra.uni 	LBB941_2;
LBB941_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB941_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB941_9;
	bra.uni 	LBB941_3;
LBB941_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB941_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB941_10;
	bra.uni 	LBB941_4;
LBB941_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB941_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0564;
	@%p6 bra 	LBB941_11;
	bra.uni 	LBB941_5;
LBB941_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB941_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB941_12;
	bra.uni 	LBB941_6;
LBB941_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB941_6;
	ld.param.u64 	%rd7, [fusion_99_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB941_6:
	ret;

}
	// .globl	fusion_97
.visible .entry fusion_97(
	.param .u64 fusion_97_param_0,
	.param .u64 fusion_97_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot942[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot942;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_97_param_0];
	ld.param.u64 	%rd9, [fusion_97_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36771072;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r12, %rd13;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd14, %r11, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f11, [%rd15];
	mul.wide.u32 	%rd16, %r13, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f12, [%rd17];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd18, %r15, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r16, %rd19;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd20, %r5;
	cvt.u64.u32 	%rd21, %r4;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd24, %r17, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd26, %r19, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r20, %rd27;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd28, %r21, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd30, %r23, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r24, %rd31;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd32, %r25, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB942_7;
	bra.uni 	LBB942_1;
LBB942_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB942_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB942_8;
	bra.uni 	LBB942_2;
LBB942_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd40, %r35, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f40, [%rd41];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB942_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB942_9;
	bra.uni 	LBB942_3;
LBB942_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd42, %r38, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r39, %rd43;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd44, %r40, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f45, [%rd45];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB942_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB942_10;
	bra.uni 	LBB942_4;
LBB942_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd46, %r43, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r44, %rd47;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd48, %r45, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB942_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd52, shared_cache_0565;
	@%p6 bra 	LBB942_11;
	bra.uni 	LBB942_5;
LBB942_11:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB942_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB942_12;
	bra.uni 	LBB942_6;
LBB942_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd3], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd57, %rd55, %rd10, %p8;
	ld.f32 	%f63, [%rd57];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd57], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB942_6;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB942_6:
	ret;

}
	// .globl	fusion_96
.visible .entry fusion_96(
	.param .u64 fusion_96_param_0,
	.param .u64 fusion_96_param_1,
	.param .u64 fusion_96_param_2,
	.param .u64 fusion_96_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_96_param_0];
	ld.param.u64 	%rd9, [fusion_96_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_96_param_1];
	ld.param.u64 	%rd11, [fusion_96_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 145821696;
	add.s64 	%rd6, %rd1, 36771072;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB943_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB943_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB943_11;
	bra.uni 	LBB943_3;
LBB943_11:
	and.b32  	%r15, %r3, 31;
	shr.u32 	%r16, %r1, 3;
	shl.b32 	%r17, %r16, 5;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd4, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd2, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f39272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB943_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB943_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB943_12;
	bra.uni 	LBB943_5;
LBB943_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 31;
	shr.u32 	%r21, %r1, 3;
	shl.b32 	%r22, %r21, 5;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f39272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd4, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f39272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB943_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB943_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB943_13;
	bra.uni 	LBB943_7;
LBB943_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 31;
	shr.u32 	%r26, %r1, 3;
	shl.b32 	%r27, %r26, 5;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f39272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd4, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f39272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB943_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB943_10;
	@%p11 bra 	LBB943_10;
	@%p12 bra 	LBB943_14;
	bra.uni 	LBB943_10;
LBB943_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 31;
	shr.u32 	%r31, %r1, 3;
	shl.b32 	%r32, %r31, 5;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f39272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd4, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f39272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB943_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_95
.visible .entry fusion_95(
	.param .u64 fusion_95_param_0,
	.param .u64 fusion_95_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<42>;

	ld.param.u64 	%rd5, [fusion_95_param_0];
	ld.param.u64 	%rd6, [fusion_95_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 5;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r14, %rd8;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 2;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 992;
	selp.b32 	%r37, 32, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB944_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 991;
	shr.u32 	%r22, %r20, 10;
	mul.wide.u32 	%rd9, %r22, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r23, %rd10;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd11, %r20, -1431655765;
	shr.u64 	%rd12, %rd11, 43;
	cvt.u32.u64 	%r26, %rd12;
	mul.wide.u32 	%rd13, %r25, 4194304;
	mul.wide.u32 	%rd14, %r26, 12582912;
	add.s64 	%rd15, %rd2, %rd14;
	add.s64 	%rd16, %rd15, %rd13;
	mul.wide.u32 	%rd17, %r21, 4096;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 1023;
	shr.u32 	%r30, %r28, 10;
	mul.wide.u32 	%rd21, %r30, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd23, %r28, -1431655765;
	shr.u64 	%rd24, %rd23, 43;
	cvt.u32.u64 	%r34, %rd24;
	mul.wide.u32 	%rd25, %r33, 4194304;
	mul.wide.u32 	%rd26, %r34, 12582912;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd28, %rd27, %rd25;
	mul.wide.u32 	%rd29, %r29, 4096;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd31, %rd30, %rd19;
	ld.global.nc.f32 	%f7, [%rd31];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB944_1;
	mul.wide.u32 	%rd32, %r1, 132;
	mov.u64 	%rd33, shared_cache_0566;
	add.s64 	%rd34, %rd33, %rd32;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.shared.f32 	[%rd36], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd37, %r2, 132;
	add.s64 	%rd38, %rd33, %rd37;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.shared.f32 	%f8, [%rd40];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd40], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB944_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd4, %rd1, %rd41;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB944_4:
	ret;

}
	// .globl	fusion_94
.visible .entry fusion_94(
	.param .u64 fusion_94_param_0,
	.param .u64 fusion_94_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_94_param_0];
	ld.param.u64 	%rd2, [fusion_94_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 33;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 1023;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 1023;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 1023;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 1023;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r5, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r43, 12582912;
	add.s64 	%rd34, %rd4, %rd33;
	mul.wide.u32 	%rd35, %r45, 4194304;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r38, 4096;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r6, 4;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.f32 	%f1, [%rd40];
	add.s64 	%rd41, %rd3, %rd39;
	ld.global.nc.f32 	%f2, [%rd41];
	mul.rn.f32 	%f3, %f2, 0f38E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 12582912;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 4194304;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 4096;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd39;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 12582912;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 4194304;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 4096;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd39;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 12582912;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 4194304;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 4096;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd39;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd32+104861696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_93
.visible .entry fusion_93(
	.param .u64 fusion_93_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot946[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot946;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_93_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd9, %rd1, 104861696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd10, %r6, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r8, %rd11;
	mul.lo.s32 	%r9, %r8, 3;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 1023;
	setp.eq.s32 	%p1, %r10, 2;
	selp.b32 	%r3, 1024, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 9216;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd12, %r14, 4;
	add.s64 	%rd13, %rd9, %rd12;
	ld.global.nc.f32 	%f15, [%rd13];
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	cvt.u64.u32 	%rd14, %r13;
	cvt.u64.u32 	%rd15, %r12;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd9, %rd17;
	ld.global.nc.f32 	%f18, [%rd3+2048];
	mul.rn.f32 	%f19, %f18, %f18;
	add.rn.f32 	%f54, %f17, %f19;
	or.b32  	%r15, %r1, 1024;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB946_9;
	bra.uni 	LBB946_1;
LBB946_9:
	ld.global.nc.f32 	%f20, [%rd3+4096];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f54, %f54, %f21;
LBB946_1:
	or.b32  	%r16, %r1, 1536;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB946_10;
	bra.uni 	LBB946_2;
LBB946_10:
	ld.global.nc.f32 	%f22, [%rd3+6144];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f54, %f54, %f23;
LBB946_2:
	or.b32  	%r17, %r1, 2048;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB946_11;
	bra.uni 	LBB946_3;
LBB946_11:
	ld.global.nc.f32 	%f24, [%rd3+8192];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f54, %f54, %f25;
LBB946_3:
	or.b32  	%r18, %r1, 2560;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB946_12;
	bra.uni 	LBB946_4;
LBB946_12:
	ld.global.nc.f32 	%f26, [%rd3+10240];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f54, %f54, %f27;
LBB946_4:
	or.b32  	%r19, %r1, 3072;
	setp.lt.u32 	%p6, %r19, %r3;
	@%p6 bra 	LBB946_13;
	bra.uni 	LBB946_5;
LBB946_13:
	ld.global.nc.f32 	%f28, [%rd3+12288];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f54, %f54, %f29;
LBB946_5:
	or.b32  	%r20, %r1, 3584;
	setp.lt.u32 	%p7, %r20, %r3;
	@%p7 bra 	LBB946_14;
	bra.uni 	LBB946_6;
LBB946_14:
	ld.global.nc.f32 	%f30, [%rd3+14336];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f54, %f54, %f31;
LBB946_6:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f32, %f54, 16, 31, -1;
	add.rn.f32 	%f33, %f54, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p8, %r4, 0;
	mov.u64 	%rd20, shared_cache_0567;
	@%p8 bra 	LBB946_15;
	bra.uni 	LBB946_7;
LBB946_15:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f8, %f39, %f40;
	st.shared.f32 	[%rd5], %f8;
LBB946_7:
	bar.sync 	0;
	setp.eq.s32 	%p9, %r5, 0;
	@%p9 bra 	LBB946_16;
	bra.uni 	LBB946_8;
LBB946_16:
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r21, 0;
	st.local.u32 	[%rd2], %r21;
	setp.lt.u32 	%p10, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd8, %p10;
	ld.f32 	%f41, [%rd25];
	shfl.sync.down.b32	%f42, %f41, 16, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	st.f32 	[%rd25], %f51;
	setp.ne.s32 	%p11, %r1, 0;
	@%p11 bra 	LBB946_8;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f52, [%rd6];
	atom.global.add.f32 	%f53, [%rd4], %f52;
LBB946_8:
	ret;

}
	// .globl	fusion_92
.visible .entry fusion_92(
	.param .u64 fusion_92_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_92_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 33;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f38E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+104861696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+104861696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_91
.visible .entry fusion_91(
	.param .u64 fusion_91_param_0,
	.param .u64 fusion_91_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot948[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot948;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_91_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	and.b32  	%r7, %r6, 1;
	shr.u32 	%r2, %r6, 1;
	setp.eq.s32 	%p1, %r7, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r8, %r7, 12;
	or.b32  	%r9, %r8, %r1;
	mul.lo.s32 	%r10, %r2, 6272;
	add.s32 	%r11, %r9, %r10;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f11, [%rd13];
	add.rn.f32 	%f12, %f11, 0f00000000;
	cvt.u64.u32 	%rd14, %r10;
	cvt.u64.u32 	%rd15, %r9;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f13, [%rd3+2048];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd3+4096];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd3+6144];
	add.rn.f32 	%f44, %f16, %f17;
	or.b32  	%r12, %r1, 2048;
	setp.lt.u32 	%p2, %r12, %r3;
	@%p2 bra 	LBB948_7;
	bra.uni 	LBB948_1;
LBB948_7:
	ld.global.nc.f32 	%f18, [%rd3+8192];
	add.rn.f32 	%f44, %f44, %f18;
LBB948_1:
	or.b32  	%r13, %r1, 2560;
	setp.lt.u32 	%p3, %r13, %r3;
	@%p3 bra 	LBB948_8;
	bra.uni 	LBB948_2;
LBB948_8:
	ld.global.nc.f32 	%f19, [%rd3+10240];
	add.rn.f32 	%f44, %f44, %f19;
LBB948_2:
	or.b32  	%r14, %r1, 3072;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB948_9;
	bra.uni 	LBB948_3;
LBB948_9:
	ld.global.nc.f32 	%f20, [%rd3+12288];
	add.rn.f32 	%f44, %f44, %f20;
LBB948_3:
	or.b32  	%r15, %r1, 3584;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB948_10;
	bra.uni 	LBB948_4;
LBB948_10:
	ld.global.nc.f32 	%f21, [%rd3+14336];
	add.rn.f32 	%f44, %f44, %f21;
LBB948_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f22, %f44, 16, 31, -1;
	add.rn.f32 	%f23, %f44, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd20, shared_cache_0568;
	@%p6 bra 	LBB948_11;
	bra.uni 	LBB948_5;
LBB948_11:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f6, %f29, %f30;
	st.shared.f32 	[%rd5], %f6;
LBB948_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB948_12;
	bra.uni 	LBB948_6;
LBB948_12:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r16, 0;
	st.local.u32 	[%rd2], %r16;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f31, [%rd25];
	shfl.sync.down.b32	%f32, %f31, 16, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 8, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 4, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 2, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 1, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	st.f32 	[%rd25], %f41;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB948_6;
	ld.param.u64 	%rd7, [fusion_91_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f42, [%rd6];
	atom.global.add.f32 	%f43, [%rd4], %f42;
LBB948_6:
	ret;

}
	// .globl	fusion_89
.visible .entry fusion_89(
	.param .u64 fusion_89_param_0,
	.param .u64 fusion_89_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot949[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<80>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot949;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_89_param_0];
	ld.param.u64 	%rd9, [fusion_89_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 146870272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 1;
	shr.u32 	%r2, %r8, 1;
	setp.eq.s32 	%p1, %r9, 0;
	selp.b32 	%r3, 4096, 2176, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	mul.lo.s32 	%r5, %r2, 6272;
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 31;
	mul.wide.u32 	%rd15, %r11, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f11, [%rd16];
	mul.wide.u32 	%rd17, %r13, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f12, [%rd18];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f15, 0f00000000;
	or.b32  	%r14, %r4, 512;
	add.s32 	%r15, %r14, %r5;
	mul.wide.u32 	%rd19, %r15, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r16, %rd20;
	and.b32  	%r17, %r16, 31;
	cvt.u64.u32 	%rd21, %r5;
	cvt.u64.u32 	%rd22, %r4;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f17, [%rd4+2048];
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f18, [%rd26];
	mul.rn.f32 	%f19, %f18, 0f39272F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	or.b32  	%r18, %r4, 1024;
	add.s32 	%r19, %r18, %r5;
	mul.wide.u32 	%rd27, %r19, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r20, %rd28;
	and.b32  	%r21, %r20, 31;
	ld.global.nc.f32 	%f23, [%rd4+4096];
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f24, 0f39272F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	or.b32  	%r22, %r4, 1536;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd31, %r23, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r24, %rd32;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f29, [%rd4+6144];
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0f39272F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f76, %f28, %f33;
	or.b32  	%r26, %r1, 2048;
	setp.lt.u32 	%p2, %r26, %r3;
	@%p2 bra 	LBB949_7;
	bra.uni 	LBB949_1;
LBB949_7:
	or.b32  	%r27, %r4, 2048;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.f32 	%f34, [%rd4+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f35, [%rd38];
	mul.rn.f32 	%f36, %f35, 0fB9272F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f76, %f76, %f38;
LBB949_1:
	or.b32  	%r31, %r1, 2560;
	setp.lt.u32 	%p3, %r31, %r3;
	@%p3 bra 	LBB949_8;
	bra.uni 	LBB949_2;
LBB949_8:
	or.b32  	%r32, %r4, 2560;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd39, %r33, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r34, %rd40;
	and.b32  	%r35, %r34, 31;
	ld.global.nc.f32 	%f39, [%rd4+10240];
	mul.wide.u32 	%rd41, %r35, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f40, [%rd42];
	mul.rn.f32 	%f41, %f40, 0fB9272F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f76, %f76, %f43;
LBB949_2:
	or.b32  	%r36, %r1, 3072;
	setp.lt.u32 	%p4, %r36, %r3;
	@%p4 bra 	LBB949_9;
	bra.uni 	LBB949_3;
LBB949_9:
	or.b32  	%r37, %r4, 3072;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd43, %r38, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r39, %rd44;
	and.b32  	%r40, %r39, 31;
	ld.global.nc.f32 	%f44, [%rd4+12288];
	mul.wide.u32 	%rd45, %r40, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f45, [%rd46];
	mul.rn.f32 	%f46, %f45, 0fB9272F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f76, %f76, %f48;
LBB949_3:
	or.b32  	%r41, %r1, 3584;
	setp.lt.u32 	%p5, %r41, %r3;
	@%p5 bra 	LBB949_10;
	bra.uni 	LBB949_4;
LBB949_10:
	or.b32  	%r42, %r4, 3584;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd47, %r43, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r44, %rd48;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.f32 	%f49, [%rd4+14336];
	mul.wide.u32 	%rd49, %r45, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f50, [%rd50];
	mul.rn.f32 	%f51, %f50, 0fB9272F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f76, %f76, %f53;
LBB949_4:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f54, %f76, 16, 31, -1;
	add.rn.f32 	%f55, %f76, %f54;
	shfl.sync.down.b32	%f56, %f55, 8, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 4, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 2, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	shfl.sync.down.b32	%f62, %f61, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p6, %r6, 0;
	mov.u64 	%rd53, shared_cache_0569;
	@%p6 bra 	LBB949_11;
	bra.uni 	LBB949_5;
LBB949_11:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f6, %f61, %f62;
	st.shared.f32 	[%rd6], %f6;
LBB949_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	LBB949_12;
	bra.uni 	LBB949_6;
LBB949_12:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r46, 0;
	st.local.u32 	[%rd2], %r46;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd58, %rd56, %rd11, %p8;
	ld.f32 	%f63, [%rd58];
	shfl.sync.down.b32	%f64, %f63, 16, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 8, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 4, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 2, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	shfl.sync.down.b32	%f72, %f71, 1, 31, -1;
	add.rn.f32 	%f73, %f71, %f72;
	st.f32 	[%rd58], %f73;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB949_6;
	add.s64 	%rd3, %rd10, 145821696;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f74, [%rd7];
	atom.global.add.f32 	%f75, [%rd5], %f74;
LBB949_6:
	ret;

}
	// .globl	fusion_88
.visible .entry fusion_88(
	.param .u64 fusion_88_param_0,
	.param .u64 fusion_88_param_1,
	.param .u64 fusion_88_param_2,
	.param .u64 fusion_88_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_88_param_0];
	ld.param.u64 	%rd2, [fusion_88_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_88_param_1];
	ld.param.u64 	%rd5, [fusion_88_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+146870272];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+145821696];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+36783360], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_87
.visible .entry fusion_87(
	.param .u64 fusion_87_param_0,
	.param .u64 fusion_87_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_87_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 16384;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+524288];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+1048576];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+1572864];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+2097152];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+2621440];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+3145728];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+3670016];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+4194304];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+4718592];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+5242880];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+5767168];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+6291456];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+6815744];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+7340032];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+7864320];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+8388608];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+8912896];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+9437184];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+9961472];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+10485760];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+11010048];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+11534336];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+12058624];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+12582912];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+13107200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+13631488];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+14155776];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+14680064];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+15204352];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+15728640];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+16252928];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0570;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB951_2;
	bra.uni 	LBB951_1;
LBB951_2:
	ld.param.u64 	%rd3, [fusion_87_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 33572096;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB951_1:
	ret;

}
	// .globl	fusion_1328
.visible .entry fusion_1328(
	.param .u64 fusion_1328_param_0,
	.param .u64 fusion_1328_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot952[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot952;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1328_param_0];
	ld.param.u64 	%rd6, [fusion_1328_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 16384;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+33572096];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+16384];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+4194304];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+4210688];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+8388608];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+8404992];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+12582912];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+12599296];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0571;
	@%p1 bra 	LBB952_3;
	bra.uni 	LBB952_1;
LBB952_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB952_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB952_4;
	bra.uni 	LBB952_2;
LBB952_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB952_2;
	add.s64 	%rd2, %rd11, 33588480;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB952_2:
	ret;

}
	// .globl	fusion_84
.visible .entry fusion_84(
	.param .u64 fusion_84_param_0,
	.param .u64 fusion_84_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_84_param_0];
	ld.param.u64 	%rd2, [fusion_84_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+33588480];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 16384;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+33572096];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 16384;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 16384;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+49152];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+16794880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_83
.visible .entry fusion_83(
	.param .u64 fusion_83_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_83_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+142610432];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+33572096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+271679872], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_82
.visible .entry fusion_82(
	.param .u64 fusion_82_param_0,
	.param .u64 fusion_82_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot955[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<54>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<28>;

	mov.u64 	%SPL, __local_depot955;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_82_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 271679872;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd12, %r6, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r8, %rd13;
	sub.s32 	%r9, %r6, %r8;
	shr.u32 	%r10, %r9, 1;
	add.s32 	%r11, %r10, %r8;
	shr.u32 	%r12, %r11, 2;
	mul.lo.s32 	%r13, %r12, 7;
	sub.s32 	%r14, %r6, %r13;
	bfe.u32 	%r2, %r11, 2, 5;
	setp.eq.s32 	%p1, %r14, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r15, %r14, 12;
	or.b32  	%r16, %r15, %r1;
	mul.lo.s32 	%r17, %r2, 25088;
	add.s32 	%r18, %r16, %r17;
	mul.wide.u32 	%rd14, %r18, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f17, [%rd15];
	add.rn.f32 	%f47, %f17, 0f00000000;
	or.b32  	%r19, %r1, 512;
	setp.lt.u32 	%p2, %r19, %r3;
	cvt.u64.u32 	%rd16, %r17;
	cvt.u64.u32 	%rd17, %r16;
	add.s64 	%rd18, %rd17, %rd16;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd3, %rd11, %rd19;
	@%p2 bra 	LBB955_10;
	bra.uni 	LBB955_1;
LBB955_10:
	ld.global.nc.f32 	%f18, [%rd3+2048];
	add.rn.f32 	%f47, %f47, %f18;
LBB955_1:
	or.b32  	%r20, %r1, 1024;
	setp.lt.u32 	%p3, %r20, %r3;
	@%p3 bra 	LBB955_11;
	bra.uni 	LBB955_2;
LBB955_11:
	ld.global.nc.f32 	%f19, [%rd3+4096];
	add.rn.f32 	%f47, %f47, %f19;
LBB955_2:
	or.b32  	%r21, %r1, 1536;
	setp.lt.u32 	%p4, %r21, %r3;
	@%p4 bra 	LBB955_12;
	bra.uni 	LBB955_3;
LBB955_12:
	ld.global.nc.f32 	%f20, [%rd3+6144];
	add.rn.f32 	%f47, %f47, %f20;
LBB955_3:
	or.b32  	%r22, %r1, 2048;
	setp.lt.u32 	%p5, %r22, %r3;
	@%p5 bra 	LBB955_13;
	bra.uni 	LBB955_4;
LBB955_13:
	ld.global.nc.f32 	%f21, [%rd3+8192];
	add.rn.f32 	%f47, %f47, %f21;
LBB955_4:
	or.b32  	%r23, %r1, 2560;
	setp.lt.u32 	%p6, %r23, %r3;
	@%p6 bra 	LBB955_14;
	bra.uni 	LBB955_5;
LBB955_14:
	ld.global.nc.f32 	%f22, [%rd3+10240];
	add.rn.f32 	%f47, %f47, %f22;
LBB955_5:
	or.b32  	%r24, %r1, 3072;
	setp.lt.u32 	%p7, %r24, %r3;
	@%p7 bra 	LBB955_15;
	bra.uni 	LBB955_6;
LBB955_15:
	ld.global.nc.f32 	%f23, [%rd3+12288];
	add.rn.f32 	%f47, %f47, %f23;
LBB955_6:
	or.b32  	%r25, %r1, 3584;
	setp.lt.u32 	%p8, %r25, %r3;
	@%p8 bra 	LBB955_16;
	bra.uni 	LBB955_7;
LBB955_16:
	ld.global.nc.f32 	%f24, [%rd3+14336];
	add.rn.f32 	%f47, %f47, %f24;
LBB955_7:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f25, %f47, 16, 31, -1;
	add.rn.f32 	%f26, %f47, %f25;
	shfl.sync.down.b32	%f27, %f26, 8, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 4, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 2, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p9, %r4, 0;
	mov.u64 	%rd22, shared_cache_0572;
	@%p9 bra 	LBB955_17;
	bra.uni 	LBB955_8;
LBB955_17:
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd5, %rd22, %rd21;
	add.rn.f32 	%f9, %f32, %f33;
	st.shared.f32 	[%rd5], %f9;
LBB955_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r5, 0;
	@%p10 bra 	LBB955_18;
	bra.uni 	LBB955_9;
LBB955_18:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd6, %rd22, %rd23;
	cvta.shared.u64 	%rd25, %rd6;
	mov.u32 	%r26, 0;
	st.local.u32 	[%rd2], %r26;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd27, %rd25, %rd10, %p11;
	ld.f32 	%f34, [%rd27];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	st.f32 	[%rd27], %f44;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB955_9;
	ld.param.u64 	%rd7, [fusion_82_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd1, %rd20;
	ld.shared.f32 	%f45, [%rd6];
	atom.global.add.f32 	%f46, [%rd4], %f45;
LBB955_9:
	ret;

}
	// .globl	fusion_80
.visible .entry fusion_80(
	.param .u64 fusion_80_param_0,
	.param .u64 fusion_80_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot956[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<13>;
	.reg .f32 	%f<86>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<103>;

	mov.u64 	%SPL, __local_depot956;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_80_param_0];
	ld.param.u64 	%rd9, [fusion_80_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 271679872;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd12, %r8, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	selp.b32 	%r3, 512, 4096, %p1;
	shl.b32 	%r17, %r16, 12;
	or.b32  	%r4, %r17, %r1;
	mul.lo.s32 	%r5, %r2, 25088;
	add.s32 	%r18, %r4, %r5;
	mul.wide.u32 	%rd14, %r18, 1402438301;
	shr.u64 	%rd15, %rd14, 45;
	cvt.u32.u64 	%r19, %rd15;
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd16, %r18, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f17, [%rd17];
	mul.wide.u32 	%rd18, %r20, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.f32 	%f18, [%rd19];
	mul.rn.f32 	%f19, %f18, 0fB8272F05;
	add.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f79, %f21, 0f00000000;
	or.b32  	%r21, %r1, 512;
	setp.lt.u32 	%p2, %r21, %r3;
	cvt.u64.u32 	%rd101, %r5;
	cvt.u64.u32 	%rd102, %r4;
	@%p2 bra 	LBB956_10;
	bra.uni 	LBB956_1;
LBB956_10:
	or.b32  	%r22, %r4, 512;
	add.s32 	%r23, %r22, %r5;
	mul.wide.u32 	%rd20, %r23, 1402438301;
	shr.u64 	%rd21, %rd20, 45;
	cvt.u32.u64 	%r24, %rd21;
	and.b32  	%r25, %r24, 31;
	add.s64 	%rd24, %rd102, %rd101;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f22, [%rd26+2048];
	mul.wide.u32 	%rd27, %r25, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f23, [%rd28];
	mul.rn.f32 	%f24, %f23, 0fB8272F05;
	add.rn.f32 	%f25, %f22, %f24;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f79, %f79, %f26;
LBB956_1:
	or.b32  	%r26, %r1, 1024;
	setp.lt.u32 	%p3, %r26, %r3;
	@%p3 bra 	LBB956_11;
	bra.uni 	LBB956_2;
LBB956_11:
	or.b32  	%r27, %r4, 1024;
	add.s32 	%r28, %r27, %r5;
	mul.wide.u32 	%rd29, %r28, 1402438301;
	shr.u64 	%rd30, %rd29, 45;
	cvt.u32.u64 	%r29, %rd30;
	and.b32  	%r30, %r29, 31;
	add.s64 	%rd33, %rd102, %rd101;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd4, %rd34;
	ld.global.nc.f32 	%f27, [%rd35+4096];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f28, [%rd37];
	mul.rn.f32 	%f29, %f28, 0fB8272F05;
	add.rn.f32 	%f30, %f27, %f29;
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f79, %f79, %f31;
LBB956_2:
	or.b32  	%r31, %r1, 1536;
	setp.lt.u32 	%p4, %r31, %r3;
	@%p4 bra 	LBB956_12;
	bra.uni 	LBB956_3;
LBB956_12:
	or.b32  	%r32, %r4, 1536;
	add.s32 	%r33, %r32, %r5;
	mul.wide.u32 	%rd38, %r33, 1402438301;
	shr.u64 	%rd39, %rd38, 45;
	cvt.u32.u64 	%r34, %rd39;
	and.b32  	%r35, %r34, 31;
	add.s64 	%rd42, %rd102, %rd101;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd4, %rd43;
	ld.global.nc.f32 	%f32, [%rd44+6144];
	mul.wide.u32 	%rd45, %r35, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f33, [%rd46];
	mul.rn.f32 	%f34, %f33, 0fB8272F05;
	add.rn.f32 	%f35, %f32, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f79, %f79, %f36;
LBB956_3:
	or.b32  	%r36, %r1, 2048;
	setp.lt.u32 	%p5, %r36, %r3;
	@%p5 bra 	LBB956_13;
	bra.uni 	LBB956_4;
LBB956_13:
	or.b32  	%r37, %r4, 2048;
	add.s32 	%r38, %r37, %r5;
	mul.wide.u32 	%rd47, %r38, 1402438301;
	shr.u64 	%rd48, %rd47, 45;
	cvt.u32.u64 	%r39, %rd48;
	and.b32  	%r40, %r39, 31;
	add.s64 	%rd51, %rd102, %rd101;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f37, [%rd53+8192];
	mul.wide.u32 	%rd54, %r40, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f38, [%rd55];
	mul.rn.f32 	%f39, %f38, 0fB8272F05;
	add.rn.f32 	%f40, %f37, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f79, %f79, %f41;
LBB956_4:
	or.b32  	%r41, %r1, 2560;
	setp.lt.u32 	%p6, %r41, %r3;
	@%p6 bra 	LBB956_14;
	bra.uni 	LBB956_5;
LBB956_14:
	or.b32  	%r42, %r4, 2560;
	add.s32 	%r43, %r42, %r5;
	mul.wide.u32 	%rd56, %r43, 1402438301;
	shr.u64 	%rd57, %rd56, 45;
	cvt.u32.u64 	%r44, %rd57;
	and.b32  	%r45, %r44, 31;
	add.s64 	%rd60, %rd102, %rd101;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f42, [%rd62+10240];
	mul.wide.u32 	%rd63, %r45, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f43, [%rd64];
	mul.rn.f32 	%f44, %f43, 0fB8272F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f79, %f79, %f46;
LBB956_5:
	or.b32  	%r46, %r1, 3072;
	setp.lt.u32 	%p7, %r46, %r3;
	@%p7 bra 	LBB956_15;
	bra.uni 	LBB956_6;
LBB956_15:
	or.b32  	%r47, %r4, 3072;
	add.s32 	%r48, %r47, %r5;
	mul.wide.u32 	%rd65, %r48, 1402438301;
	shr.u64 	%rd66, %rd65, 45;
	cvt.u32.u64 	%r49, %rd66;
	and.b32  	%r50, %r49, 31;
	add.s64 	%rd69, %rd102, %rd101;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f47, [%rd71+12288];
	mul.wide.u32 	%rd72, %r50, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f48, [%rd73];
	mul.rn.f32 	%f49, %f48, 0fB8272F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f79, %f79, %f51;
LBB956_6:
	or.b32  	%r51, %r1, 3584;
	setp.lt.u32 	%p8, %r51, %r3;
	@%p8 bra 	LBB956_16;
	bra.uni 	LBB956_7;
LBB956_16:
	or.b32  	%r52, %r4, 3584;
	add.s32 	%r53, %r52, %r5;
	mul.wide.u32 	%rd74, %r53, 1402438301;
	shr.u64 	%rd75, %rd74, 45;
	cvt.u32.u64 	%r54, %rd75;
	and.b32  	%r55, %r54, 31;
	add.s64 	%rd78, %rd102, %rd101;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f52, [%rd80+14336];
	mul.wide.u32 	%rd81, %r55, 4;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f53, [%rd82];
	mul.rn.f32 	%f54, %f53, 0fB8272F05;
	add.rn.f32 	%f55, %f52, %f54;
	mul.rn.f32 	%f56, %f55, %f55;
	add.rn.f32 	%f79, %f79, %f56;
LBB956_7:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f57, %f79, 16, 31, -1;
	add.rn.f32 	%f58, %f79, %f57;
	shfl.sync.down.b32	%f59, %f58, 8, 31, -1;
	add.rn.f32 	%f60, %f58, %f59;
	shfl.sync.down.b32	%f61, %f60, 4, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 2, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p9, %r6, 0;
	mov.u64 	%rd85, shared_cache_0573;
	@%p9 bra 	LBB956_17;
	bra.uni 	LBB956_8;
LBB956_17:
	mul.wide.u32 	%rd84, %r7, 4;
	add.s64 	%rd6, %rd85, %rd84;
	add.rn.f32 	%f9, %f64, %f65;
	st.shared.f32 	[%rd6], %f9;
LBB956_8:
	bar.sync 	0;
	setp.eq.s32 	%p10, %r7, 0;
	@%p10 bra 	LBB956_18;
	bra.uni 	LBB956_9;
LBB956_18:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd86, %r6, 4;
	add.s64 	%rd7, %rd85, %rd86;
	cvta.shared.u64 	%rd88, %rd7;
	mov.u32 	%r56, 0;
	st.local.u32 	[%rd2], %r56;
	setp.lt.u32 	%p11, %r1, 16;
	selp.b64 	%rd90, %rd88, %rd11, %p11;
	ld.f32 	%f66, [%rd90];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	st.f32 	[%rd90], %f76;
	setp.ne.s32 	%p12, %r1, 0;
	@%p12 bra 	LBB956_9;
	add.s64 	%rd3, %rd10, 274891136;
	mul.wide.u32 	%rd83, %r2, 4;
	add.s64 	%rd5, %rd3, %rd83;
	ld.shared.f32 	%f77, [%rd7];
	atom.global.add.f32 	%f78, [%rd5], %f77;
LBB956_9:
	ret;

}
	// .globl	fusion_79
.visible .entry fusion_79(
	.param .u64 fusion_79_param_0,
	.param .u64 fusion_79_param_1,
	.param .u64 fusion_79_param_2,
	.param .u64 fusion_79_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_79_param_0];
	ld.param.u64 	%rd2, [fusion_79_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_79_param_1];
	ld.param.u64 	%rd5, [fusion_79_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 4095;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+271679872];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+274891136];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+268468608], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_78
.visible .entry fusion_78(
	.param .u64 fusion_78_param_0,
	.param .u64 fusion_78_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_78_param_0];
	ld.param.u64 	%rd6, [fusion_78_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 271679872;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB958_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 32768;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+1048576];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+2097152];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+3145728];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+4194304];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+5242880];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+6291456];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+7340032];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB958_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0574;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB958_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB958_4:
	ret;

}
	// .globl	fusion_1329
.visible .entry fusion_1329(
	.param .u64 fusion_1329_param_0,
	.param .u64 fusion_1329_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot959[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot959;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1329_param_0];
	ld.param.u64 	%rd6, [fusion_1329_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 32768;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+271679872];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+32768];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+33554432];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+33587200];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+67108864];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+67141632];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+100663296];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+100696064];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0575;
	@%p1 bra 	LBB959_3;
	bra.uni 	LBB959_1;
LBB959_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB959_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB959_4;
	bra.uni 	LBB959_2;
LBB959_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB959_2;
	add.s64 	%rd2, %rd11, 271712640;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB959_2:
	ret;

}
	// .globl	fusion_75
.visible .entry fusion_75(
	.param .u64 fusion_75_param_0,
	.param .u64 fusion_75_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_75_param_0];
	ld.param.u64 	%rd2, [fusion_75_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 32764;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	cvt.u64.u32 	%rd5, %r6;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+271712640];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 32768;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+271679872];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 32768;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 32768;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 32768;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+134250880], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_74
.visible .entry fusion_74(
	.param .u64 fusion_74_param_0,
	.param .u64 fusion_74_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_74_param_0];
	ld.param.u64 	%rd6, [fusion_74_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305701248;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB961_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 8192;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+262144];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+524288];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+786432];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+1048576];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+1310720];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+1572864];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+1835008];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 4096;
	@%p1 bra 	LBB961_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0576;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB961_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB961_4:
	ret;

}
	// .globl	fusion_1330
.visible .entry fusion_1330(
	.param .u64 fusion_1330_param_0,
	.param .u64 fusion_1330_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot962[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot962;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1330_param_0];
	ld.param.u64 	%rd6, [fusion_1330_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305701248];
	mul.rn.f32 	%f4, %f3, 0f39800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+8388608];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+8396800];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+16777216];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+16785408];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+25165824];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+25174016];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0577;
	@%p1 bra 	LBB962_3;
	bra.uni 	LBB962_1;
LBB962_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB962_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB962_4;
	bra.uni 	LBB962_2;
LBB962_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB962_2;
	add.s64 	%rd2, %rd11, 305709440;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB962_2:
	ret;

}
	// .globl	fusion_71
.visible .entry fusion_71(
	.param .u64 fusion_71_param_0,
	.param .u64 fusion_71_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_71_param_0];
	ld.param.u64 	%rd2, [fusion_71_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	and.b32  	%r6, %r1, 8188;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 4095;
	and.b32  	%r11, %r8, 4094;
	and.b32  	%r12, %r7, 4093;
	and.b32  	%r13, %r5, 4092;
	cvt.u64.u32 	%rd5, %r6;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305709440];
	mul.rn.f32 	%f2, %f1, 0f39800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305701248];
	mul.rn.f32 	%f7, %f6, 0f39800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+33563904], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_70
.visible .entry fusion_70(
	.param .u64 fusion_70_param_0,
	.param .u64 fusion_70_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot964[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot964;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_70_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 271679872;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB964_11;
	bra.uni 	LBB964_1;
LBB964_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB964_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB964_12;
	bra.uni 	LBB964_2;
LBB964_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB964_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB964_13;
	bra.uni 	LBB964_3;
LBB964_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB964_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB964_14;
	bra.uni 	LBB964_4;
LBB964_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB964_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB964_15;
	bra.uni 	LBB964_5;
LBB964_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB964_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB964_16;
	bra.uni 	LBB964_6;
LBB964_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB964_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB964_17;
	bra.uni 	LBB964_7;
LBB964_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB964_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB964_18;
	bra.uni 	LBB964_8;
LBB964_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB964_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0578;
	@%p10 bra 	LBB964_19;
	bra.uni 	LBB964_9;
LBB964_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB964_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB964_20;
	bra.uni 	LBB964_10;
LBB964_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB964_10;
	ld.param.u64 	%rd9, [fusion_70_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB964_10:
	ret;

}
	// .globl	fusion_68
.visible .entry fusion_68(
	.param .u64 fusion_68_param_0,
	.param .u64 fusion_68_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot965[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot965;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_68_param_0];
	ld.param.u64 	%rd9, [fusion_68_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 271679872;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB965_11;
	bra.uni 	LBB965_1;
LBB965_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB965_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB965_12;
	bra.uni 	LBB965_2;
LBB965_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB965_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB965_13;
	bra.uni 	LBB965_3;
LBB965_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB965_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB965_14;
	bra.uni 	LBB965_4;
LBB965_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB965_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB965_15;
	bra.uni 	LBB965_5;
LBB965_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB965_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB965_16;
	bra.uni 	LBB965_6;
LBB965_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB965_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB965_17;
	bra.uni 	LBB965_7;
LBB965_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB965_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB965_18;
	bra.uni 	LBB965_8;
LBB965_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB965_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0579;
	@%p10 bra 	LBB965_19;
	bra.uni 	LBB965_9;
LBB965_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB965_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB965_20;
	bra.uni 	LBB965_10;
LBB965_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB965_10;
	add.s64 	%rd3, %rd10, 305701248;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB965_10:
	ret;

}
	// .globl	fusion_67
.visible .entry fusion_67(
	.param .u64 fusion_67_param_0,
	.param .u64 fusion_67_param_1,
	.param .u64 fusion_67_param_2,
	.param .u64 fusion_67_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<62>;

	ld.param.u64 	%rd8, [fusion_67_param_0];
	ld.param.u64 	%rd9, [fusion_67_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_67_param_1];
	ld.param.u64 	%rd12, [fusion_67_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 301998464;
	add.s64 	%rd5, %rd10, 305701248;
	add.s64 	%rd6, %rd10, 271679872;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB966_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB966_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB966_11;
	bra.uni 	LBB966_3;
LBB966_11:
	and.b32  	%r15, %r3, 63;
	shr.u32 	%r16, %r1, 4;
	shl.b32 	%r17, %r16, 6;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd13, %r18, 784;
	add.s64 	%rd14, %rd6, %rd13;
	mul.wide.u32 	%rd15, %r5, 56;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r8, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f11, [%rd18+-60];
	mul.wide.u32 	%rd19, %r18, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f12, [%rd20];
	mul.wide.u32 	%rd21, %r16, 4;
	add.s64 	%rd22, %rd5, %rd21;
	ld.global.nc.f32 	%f13, [%rd22];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd23, %rd3, %rd19;
	ld.global.nc.f32 	%f19, [%rd23];
	add.s64 	%rd24, %rd1, %rd21;
	ld.global.nc.f32 	%f20, [%rd24];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB966_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd7, %rd4, %rd25;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB966_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB966_12;
	bra.uni 	LBB966_5;
LBB966_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 63;
	shr.u32 	%r21, %r1, 4;
	shl.b32 	%r22, %r21, 6;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd26, %r23, 784;
	add.s64 	%rd27, %rd6, %rd26;
	mul.wide.u32 	%rd28, %r5, 56;
	add.s64 	%rd29, %rd27, %rd28;
	mul.wide.u32 	%rd30, %r19, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f26, [%rd31+-56];
	mul.wide.u32 	%rd32, %r23, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.wide.u32 	%rd34, %r21, 4;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.nc.f32 	%f28, [%rd35];
	mul.rn.f32 	%f29, %f28, 0f38A72F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f34, [%rd36];
	add.s64 	%rd37, %rd1, %rd34;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0f38A72F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB966_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB966_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB966_13;
	bra.uni 	LBB966_7;
LBB966_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 63;
	shr.u32 	%r26, %r1, 4;
	shl.b32 	%r27, %r26, 6;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd38, %r28, 784;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r5, 56;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r24, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f41, [%rd43+-56];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.wide.u32 	%rd46, %r26, 4;
	add.s64 	%rd47, %rd5, %rd46;
	ld.global.nc.f32 	%f43, [%rd47];
	mul.rn.f32 	%f44, %f43, 0f38A72F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd48, %rd3, %rd44;
	ld.global.nc.f32 	%f49, [%rd48];
	add.s64 	%rd49, %rd1, %rd46;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB966_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB966_10;
	@%p11 bra 	LBB966_10;
	@%p12 bra 	LBB966_14;
	bra.uni 	LBB966_10;
LBB966_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 63;
	shr.u32 	%r31, %r1, 4;
	shl.b32 	%r32, %r31, 6;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd50, %r33, 784;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r5, 56;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r29, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f57, [%rd55+-56];
	mul.wide.u32 	%rd56, %r33, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f58, [%rd57];
	mul.wide.u32 	%rd58, %r31, 4;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f59, [%rd59];
	mul.rn.f32 	%f60, %f59, 0f38A72F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f65, [%rd60];
	add.s64 	%rd61, %rd1, %rd58;
	ld.global.nc.f32 	%f66, [%rd61];
	mul.rn.f32 	%f67, %f66, 0f38A72F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB966_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_66
.visible .entry fusion_66(
	.param .u64 fusion_66_param_0,
	.param .u64 fusion_66_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd5, [fusion_66_param_0];
	ld.param.u64 	%rd6, [fusion_66_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305701248;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 6;
	mul.wide.u32 	%rd8, %r13, -858993459;
	shr.u64 	%rd9, %rd8, 34;
	cvt.u32.u64 	%r14, %rd9;
	mul.lo.s32 	%r15, %r14, 5;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 4;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 2016;
	selp.b32 	%r37, 64, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd20, %rd3, 2;
LBB967_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 2015;
	shr.u32 	%r22, %r20, 11;
	mul.wide.u32 	%rd10, %r22, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r23, %rd11;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd12, %r20, -1431655765;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r26, %rd13;
	mul.wide.u32 	%rd14, %r25, 16777216;
	mul.wide.u32 	%rd15, %r26, 50331648;
	add.s64 	%rd16, %rd1, %rd15;
	add.s64 	%rd17, %rd16, %rd14;
	mul.wide.u32 	%rd18, %r21, 8192;
	add.s64 	%rd19, %rd17, %rd18;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 2047;
	shr.u32 	%r30, %r28, 11;
	mul.wide.u32 	%rd22, %r30, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r31, %rd23;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd24, %r28, -1431655765;
	shr.u64 	%rd25, %rd24, 44;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r33, 16777216;
	mul.wide.u32 	%rd27, %r34, 50331648;
	add.s64 	%rd28, %rd1, %rd27;
	add.s64 	%rd29, %rd28, %rd26;
	mul.wide.u32 	%rd30, %r29, 8192;
	add.s64 	%rd31, %rd29, %rd30;
	add.s64 	%rd32, %rd31, %rd20;
	ld.global.nc.f32 	%f7, [%rd32];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB967_1;
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_0580;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f8, [%rd41];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd41], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB967_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd42, %r35, 4;
	add.s64 	%rd4, %rd2, %rd42;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB967_4:
	ret;

}
	// .globl	fusion_65
.visible .entry fusion_65(
	.param .u64 fusion_65_param_0,
	.param .u64 fusion_65_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_65_param_0];
	ld.param.u64 	%rd2, [fusion_65_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 34;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 2047;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 2047;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 2047;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 2047;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r6, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r5, 4;
	add.s64 	%rd34, %rd3, %rd33;
	mul.wide.u32 	%rd35, %r43, 50331648;
	add.s64 	%rd36, %rd4, %rd35;
	mul.wide.u32 	%rd37, %r45, 16777216;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r38, 8192;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd41, %rd40, %rd31;
	ld.global.nc.f32 	%f1, [%rd41];
	ld.global.nc.f32 	%f2, [%rd32+305701248];
	mul.rn.f32 	%f3, %f2, 0f38638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 50331648;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 16777216;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 8192;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd31;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 50331648;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 16777216;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 8192;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd31;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 50331648;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 16777216;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 8192;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd31;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd34+151003520], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_64
.visible .entry fusion_64(
	.param .u64 fusion_64_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot969[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot969;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_64_param_0];
	cvta.to.global.u64 	%rd8, %rd7;
	add.s64 	%rd10, %rd8, 151003520;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd11, %r6, -858993459;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64 	%r8, %rd12;
	mul.lo.s32 	%r9, %r8, 5;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 2047;
	setp.eq.s32 	%p1, %r10, 4;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 18432;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd10, %rd13;
	ld.global.nc.f32 	%f11, [%rd14];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f12, 0f00000000;
	cvt.u64.u32 	%rd15, %r13;
	cvt.u64.u32 	%rd16, %r12;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd3, %rd10, %rd18;
	ld.global.nc.f32 	%f14, [%rd3+2048];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f13, %f15;
	ld.global.nc.f32 	%f17, [%rd3+4096];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f16, %f18;
	ld.global.nc.f32 	%f20, [%rd3+6144];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f52, %f19, %f21;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB969_7;
	bra.uni 	LBB969_1;
LBB969_7:
	ld.global.nc.f32 	%f22, [%rd3+8192];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f52, %f52, %f23;
LBB969_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB969_8;
	bra.uni 	LBB969_2;
LBB969_8:
	ld.global.nc.f32 	%f24, [%rd3+10240];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f52, %f52, %f25;
LBB969_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB969_9;
	bra.uni 	LBB969_3;
LBB969_9:
	ld.global.nc.f32 	%f26, [%rd3+12288];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f52, %f52, %f27;
LBB969_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB969_10;
	bra.uni 	LBB969_4;
LBB969_10:
	ld.global.nc.f32 	%f28, [%rd3+14336];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f52, %f52, %f29;
LBB969_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f30, %f52, 16, 31, -1;
	add.rn.f32 	%f31, %f52, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd21, shared_cache_0581;
	@%p6 bra 	LBB969_11;
	bra.uni 	LBB969_5;
LBB969_11:
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd5, %rd21, %rd20;
	add.rn.f32 	%f6, %f37, %f38;
	st.shared.f32 	[%rd5], %f6;
LBB969_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB969_12;
	bra.uni 	LBB969_6;
LBB969_12:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd6, %rd21, %rd22;
	cvta.shared.u64 	%rd24, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd1], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd26, %rd24, %rd9, %p8;
	ld.f32 	%f39, [%rd26];
	shfl.sync.down.b32	%f40, %f39, 16, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 8, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 4, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 2, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 1, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	st.f32 	[%rd26], %f49;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB969_6;
	add.s64 	%rd2, %rd8, 305701248;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd2, %rd19;
	ld.shared.f32 	%f50, [%rd6];
	atom.global.add.f32 	%f51, [%rd4], %f50;
LBB969_6:
	ret;

}
	// .globl	fusion_63
.visible .entry fusion_63(
	.param .u64 fusion_63_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_63_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 34;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305701248];
	mul.rn.f32 	%f2, %f1, 0f38638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+151003520];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+151003520], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_62
.visible .entry fusion_62(
	.param .u64 fusion_62_param_0,
	.param .u64 fusion_62_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot971[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot971;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_62_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r5, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd12+305701248];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd12+305702912];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd12+305704576];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd12+305706240];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd12+305707904];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd12+305709568];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd12+305711232];
	add.rn.f32 	%f41, %f16, %f17;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB971_4;
	bra.uni 	LBB971_1;
LBB971_4:
	add.s64 	%rd3, %rd12, 305701248;
	ld.global.nc.f32 	%f18, [%rd3+11648];
	add.rn.f32 	%f41, %f41, %f18;
LBB971_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd15, shared_cache_0582;
	@%p2 bra 	LBB971_5;
	bra.uni 	LBB971_2;
LBB971_5:
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd5, %rd15, %rd14;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB971_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB971_6;
	bra.uni 	LBB971_3;
LBB971_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r3, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd2], %r6;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd20, %rd18, %rd10, %p4;
	ld.f32 	%f28, [%rd20];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd20], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB971_3;
	ld.param.u64 	%rd7, [fusion_62_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd4, %rd1, %rd13;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB971_3:
	ret;

}
	// .globl	fusion_60
.visible .entry fusion_60(
	.param .u64 fusion_60_param_0,
	.param .u64 fusion_60_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot972[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<53>;

	mov.u64 	%SPL, __local_depot972;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_60_param_0];
	ld.param.u64 	%rd9, [fusion_60_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r3, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd1, %rd11;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r6, %rd14;
	and.b32  	%r7, %r6, 31;
	ld.global.nc.f32 	%f5, [%rd12+305701248];
	mul.wide.u32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	add.s32 	%r8, %r3, 416;
	mul.wide.u32 	%rd17, %r8, 1402438301;
	shr.u64 	%rd18, %rd17, 42;
	cvt.u32.u64 	%r9, %rd18;
	and.b32  	%r10, %r9, 31;
	ld.global.nc.f32 	%f11, [%rd12+305702912];
	mul.wide.u32 	%rd19, %r10, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f12, [%rd20];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r11, %r3, 832;
	mul.wide.u32 	%rd21, %r11, 1402438301;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r12, %rd22;
	and.b32  	%r13, %r12, 31;
	ld.global.nc.f32 	%f17, [%rd12+305704576];
	mul.wide.u32 	%rd23, %r13, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.f32 	%f18, [%rd24];
	mul.rn.f32 	%f19, %f18, 0f39A72F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	add.s32 	%r14, %r3, 1248;
	mul.wide.u32 	%rd25, %r14, 1402438301;
	shr.u64 	%rd26, %rd25, 42;
	cvt.u32.u64 	%r15, %rd26;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.f32 	%f23, [%rd12+305706240];
	mul.wide.u32 	%rd27, %r16, 4;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.nc.f32 	%f24, [%rd28];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	add.s32 	%r17, %r3, 1664;
	mul.wide.u32 	%rd29, %r17, 1402438301;
	shr.u64 	%rd30, %rd29, 42;
	cvt.u32.u64 	%r18, %rd30;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.f32 	%f29, [%rd12+305707904];
	mul.wide.u32 	%rd31, %r19, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f30, [%rd32];
	mul.rn.f32 	%f31, %f30, 0f39A72F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f34, %f28, %f33;
	add.s32 	%r20, %r3, 2080;
	mul.wide.u32 	%rd33, %r20, 1402438301;
	shr.u64 	%rd34, %rd33, 42;
	cvt.u32.u64 	%r21, %rd34;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.f32 	%f35, [%rd12+305709568];
	mul.wide.u32 	%rd35, %r22, 4;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.f32 	%f36, [%rd36];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f40, %f34, %f39;
	add.s32 	%r23, %r3, 2496;
	mul.wide.u32 	%rd37, %r23, 1402438301;
	shr.u64 	%rd38, %rd37, 42;
	cvt.u32.u64 	%r24, %rd38;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f41, [%rd12+305711232];
	mul.wide.u32 	%rd39, %r25, 4;
	add.s64 	%rd40, %rd2, %rd39;
	ld.global.nc.f32 	%f42, [%rd40];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f73, %f40, %f45;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB972_4;
	bra.uni 	LBB972_1;
LBB972_4:
	add.s64 	%rd4, %rd12, 305701248;
	add.s32 	%r26, %r3, 2912;
	mul.wide.u32 	%rd41, %r26, 1402438301;
	shr.u64 	%rd42, %rd41, 42;
	cvt.u32.u64 	%r27, %rd42;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f46, [%rd4+11648];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f47, [%rd44];
	mul.rn.f32 	%f48, %f47, 0fB9A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f73, %f50;
LBB972_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd47, shared_cache_0583;
	@%p2 bra 	LBB972_5;
	bra.uni 	LBB972_2;
LBB972_5:
	mul.wide.u32 	%rd46, %r5, 4;
	add.s64 	%rd6, %rd47, %rd46;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB972_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB972_6;
	bra.uni 	LBB972_3;
LBB972_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd48, %r4, 4;
	add.s64 	%rd7, %rd47, %rd48;
	cvta.shared.u64 	%rd50, %rd7;
	mov.u32 	%r29, 0;
	st.local.u32 	[%rd3], %r29;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd52, %rd50, %rd10, %p4;
	ld.f32 	%f60, [%rd52];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd52], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB972_3;
	mul.wide.u32 	%rd45, %r2, 4;
	add.s64 	%rd5, %rd1, %rd45;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB972_3:
	ret;

}
	// .globl	fusion_59
.visible .entry fusion_59(
	.param .u64 fusion_59_param_0,
	.param .u64 fusion_59_param_1,
	.param .u64 fusion_59_param_2,
	.param .u64 fusion_59_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<47>;

	ld.param.u64 	%rd1, [fusion_59_param_0];
	ld.param.u64 	%rd2, [fusion_59_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_59_param_1];
	ld.param.u64 	%rd5, [fusion_59_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd3, %rd17;
	shr.u64 	%rd19, %rd9, 42;
	cvt.u32.u64 	%r17, %rd19;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd18+305701248];
	mul.wide.u32 	%rd20, %r7, 4;
	add.s64 	%rd21, %rd7, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd22, %r18, 4;
	add.s64 	%rd23, %rd3, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd8, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd6, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd26, %rd11, 42;
	cvt.u32.u64 	%r19, %rd26;
	mul.wide.u32 	%rd27, %r10, 4;
	add.s64 	%rd28, %rd7, %rd27;
	ld.global.nc.f32 	%f19, [%rd28];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd29, %r20, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.nc.f32 	%f20, [%rd30];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd31, %rd8, %rd27;
	ld.global.nc.f32 	%f26, [%rd31];
	add.s64 	%rd32, %rd6, %rd29;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd33, %rd13, 42;
	cvt.u32.u64 	%r21, %rd33;
	mul.wide.u32 	%rd34, %r13, 4;
	add.s64 	%rd35, %rd7, %rd34;
	ld.global.nc.f32 	%f33, [%rd35];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd3, %rd36;
	ld.global.nc.f32 	%f34, [%rd37];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd38, %rd8, %rd34;
	ld.global.nc.f32 	%f40, [%rd38];
	add.s64 	%rd39, %rd6, %rd36;
	ld.global.nc.f32 	%f41, [%rd39];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd40, %rd15, 42;
	cvt.u32.u64 	%r23, %rd40;
	mul.wide.u32 	%rd41, %r16, 4;
	add.s64 	%rd42, %rd7, %rd41;
	ld.global.nc.f32 	%f47, [%rd42];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd43, %r24, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.nc.f32 	%f48, [%rd44];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd45, %rd8, %rd41;
	ld.global.nc.f32 	%f54, [%rd45];
	add.s64 	%rd46, %rd6, %rd43;
	ld.global.nc.f32 	%f55, [%rd46];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd18+135856512], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_58
.visible .entry fusion_58(
	.param .u64 fusion_58_param_0,
	.param .u64 fusion_58_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_58_param_0];
	ld.param.u64 	%rd6, [fusion_58_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305701248;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB974_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 32768;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+1048576];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+2097152];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+3145728];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+4194304];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+5242880];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+6291456];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+7340032];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB974_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0584;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB974_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB974_4:
	ret;

}
	// .globl	fusion_1331
.visible .entry fusion_1331(
	.param .u64 fusion_1331_param_0,
	.param .u64 fusion_1331_param_1
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot975[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot975;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1331_param_0];
	ld.param.u64 	%rd6, [fusion_1331_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 32768;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305701248];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+32768];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+16777216];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+16809984];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+33554432];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+33587200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+50331648];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+50364416];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0585;
	@%p1 bra 	LBB975_3;
	bra.uni 	LBB975_1;
LBB975_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB975_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB975_4;
	bra.uni 	LBB975_2;
LBB975_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB975_2;
	add.s64 	%rd2, %rd11, 305734016;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB975_2:
	ret;

}
	// .globl	fusion_55
.visible .entry fusion_55(
	.param .u64 fusion_55_param_0,
	.param .u64 fusion_55_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_55_param_0];
	ld.param.u64 	%rd2, [fusion_55_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305734016];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 32768;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305701248];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 32768;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 32768;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 32768;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+67142016], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_18327
.visible .entry add_18327(
	.param .u64 add_18327_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;

	ld.param.u64 	%rd4, [add_18327_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd7+304095616];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd7+134250880];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd7+301998464], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p1, %r1, 237567;
	@%p1 bra 	LBB977_3;
	add.s64 	%rd1, %rd7, 304095616;
	add.s64 	%rd2, %rd7, 134250880;
	add.s64 	%rd3, %rd7, 301998464;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd1+655360];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd2+655360];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd3+655360], {%f21, %f22, %f23, %f24};
	setp.gt.u32 	%p2, %r1, 73727;
	@%p2 bra 	LBB977_3;
	ld.global.nc.v4.f32 	{%f25, %f26, %f27, %f28}, [%rd1+1310720];
	ld.global.nc.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd2+1310720];
	add.rn.f32 	%f33, %f25, %f29;
	add.rn.f32 	%f34, %f26, %f30;
	add.rn.f32 	%f35, %f27, %f31;
	add.rn.f32 	%f36, %f28, %f32;
	st.global.v4.f32 	[%rd3+1310720], {%f33, %f34, %f35, %f36};
LBB977_3:
	ret;

}
	// .globl	fusion_54
.visible .entry fusion_54(
	.param .u64 fusion_54_param_0,
	.param .u64 fusion_54_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot978[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot978;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_54_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 301998464;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB978_11;
	bra.uni 	LBB978_1;
LBB978_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB978_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB978_12;
	bra.uni 	LBB978_2;
LBB978_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB978_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB978_13;
	bra.uni 	LBB978_3;
LBB978_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB978_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB978_14;
	bra.uni 	LBB978_4;
LBB978_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB978_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB978_15;
	bra.uni 	LBB978_5;
LBB978_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB978_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB978_16;
	bra.uni 	LBB978_6;
LBB978_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB978_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB978_17;
	bra.uni 	LBB978_7;
LBB978_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB978_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB978_18;
	bra.uni 	LBB978_8;
LBB978_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB978_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0586;
	@%p10 bra 	LBB978_19;
	bra.uni 	LBB978_9;
LBB978_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB978_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB978_20;
	bra.uni 	LBB978_10;
LBB978_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB978_10;
	ld.param.u64 	%rd9, [fusion_54_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB978_10:
	ret;

}
	// .globl	fusion_52
.visible .entry fusion_52(
	.param .u64 fusion_52_param_0,
	.param .u64 fusion_52_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot979[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot979;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_52_param_0];
	ld.param.u64 	%rd9, [fusion_52_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 301998464;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB979_11;
	bra.uni 	LBB979_1;
LBB979_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB979_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB979_12;
	bra.uni 	LBB979_2;
LBB979_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB979_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB979_13;
	bra.uni 	LBB979_3;
LBB979_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB979_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB979_14;
	bra.uni 	LBB979_4;
LBB979_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB979_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB979_15;
	bra.uni 	LBB979_5;
LBB979_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB979_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB979_16;
	bra.uni 	LBB979_6;
LBB979_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB979_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB979_17;
	bra.uni 	LBB979_7;
LBB979_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB979_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB979_18;
	bra.uni 	LBB979_8;
LBB979_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB979_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0587;
	@%p10 bra 	LBB979_19;
	bra.uni 	LBB979_9;
LBB979_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB979_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB979_20;
	bra.uni 	LBB979_10;
LBB979_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB979_10;
	add.s64 	%rd3, %rd10, 305209728;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB979_10:
	ret;

}
	// .globl	fusion_51
.visible .entry fusion_51(
	.param .u64 fusion_51_param_0,
	.param .u64 fusion_51_param_1,
	.param .u64 fusion_51_param_2,
	.param .u64 fusion_51_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_51_param_0];
	ld.param.u64 	%rd2, [fusion_51_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_51_param_1];
	ld.param.u64 	%rd5, [fusion_51_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 8191;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 8191;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 8191;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 8191;
	add.s64 	%rd17, %rd3, 305209728;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 44;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+301998464];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 44;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 44;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f38A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 44;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f38A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f38A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+303604096], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_50
.visible .entry fusion_50(
	.param .u64 fusion_50_param_0,
	.param .u64 fusion_50_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd5, [fusion_50_param_0];
	ld.param.u64 	%rd6, [fusion_50_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305209728;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 6;
	and.b32  	%r3, %r10, 4096;
	shl.b32 	%r11, %r9, 5;
	and.b32  	%r4, %r11, 2016;
	or.b32  	%r12, %r4, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r30, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB981_1:
	or.b32  	%r13, %r30, %r2;
	add.s32 	%r14, %r13, %r3;
	mul.wide.s32 	%rd8, %r14, 8192;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	or.b32  	%r15, %r13, 32;
	add.s32 	%r16, %r15, %r3;
	mul.wide.s32 	%rd12, %r16, 8192;
	add.s64 	%rd13, %rd1, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f7, [%rd14];
	add.rn.f32 	%f8, %f6, %f7;
	or.b32  	%r17, %r13, 64;
	add.s32 	%r18, %r17, %r3;
	mul.wide.s32 	%rd15, %r18, 8192;
	add.s64 	%rd16, %rd1, %rd15;
	add.s64 	%rd17, %rd16, %rd10;
	ld.global.nc.f32 	%f9, [%rd17];
	add.rn.f32 	%f10, %f8, %f9;
	or.b32  	%r19, %r13, 96;
	add.s32 	%r20, %r19, %r3;
	mul.wide.s32 	%rd18, %r20, 8192;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd10;
	ld.global.nc.f32 	%f11, [%rd20];
	add.rn.f32 	%f12, %f10, %f11;
	or.b32  	%r21, %r13, 128;
	add.s32 	%r22, %r21, %r3;
	mul.wide.s32 	%rd21, %r22, 8192;
	add.s64 	%rd22, %rd1, %rd21;
	add.s64 	%rd23, %rd22, %rd10;
	ld.global.nc.f32 	%f13, [%rd23];
	add.rn.f32 	%f14, %f12, %f13;
	or.b32  	%r23, %r13, 160;
	add.s32 	%r24, %r23, %r3;
	mul.wide.s32 	%rd24, %r24, 8192;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, %rd10;
	ld.global.nc.f32 	%f15, [%rd26];
	add.rn.f32 	%f16, %f14, %f15;
	or.b32  	%r25, %r13, 192;
	add.s32 	%r26, %r25, %r3;
	mul.wide.s32 	%rd27, %r26, 8192;
	add.s64 	%rd28, %rd1, %rd27;
	add.s64 	%rd29, %rd28, %rd10;
	ld.global.nc.f32 	%f17, [%rd29];
	add.rn.f32 	%f18, %f16, %f17;
	or.b32  	%r27, %r13, 224;
	add.s32 	%r28, %r27, %r3;
	mul.wide.s32 	%rd30, %r28, 8192;
	add.s64 	%rd31, %rd1, %rd30;
	add.s64 	%rd32, %rd31, %rd10;
	ld.global.nc.f32 	%f19, [%rd32];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r30, %r30, 256;
	setp.ne.s32 	%p1, %r30, 4096;
	@%p1 bra 	LBB981_1;
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_0588;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f20, [%rd41];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd41], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB981_4;
	or.b32  	%r29, %r4, %r2;
	mul.wide.u32 	%rd42, %r29, 4;
	add.s64 	%rd4, %rd2, %rd42;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB981_4:
	ret;

}
	// .globl	fusion_1332
.visible .entry fusion_1332(
	.param .u64 fusion_1332_param_0,
	.param .u64 fusion_1332_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot982[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot982;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1332_param_0];
	ld.param.u64 	%rd6, [fusion_1332_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	shr.u32 	%r5, %r4, 1;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r6, %r4, 12;
	and.b32  	%r7, %r6, 4096;
	shl.b32 	%r8, %r1, 1;
	or.b32  	%r9, %r7, %r8;
	mul.wide.u32 	%rd12, %r9, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305209728];
	mul.rn.f32 	%f4, %f3, 0f39000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+8388608];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+8396800];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+16777216];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+16785408];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+25165824];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+25174016];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0589;
	@%p1 bra 	LBB982_3;
	bra.uni 	LBB982_1;
LBB982_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB982_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB982_4;
	bra.uni 	LBB982_2;
LBB982_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd1], %r10;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB982_2;
	add.s64 	%rd2, %rd11, 305217920;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB982_2:
	ret;

}
	// .globl	fusion_47
.visible .entry fusion_47(
	.param .u64 fusion_47_param_0,
	.param .u64 fusion_47_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_47_param_0];
	ld.param.u64 	%rd2, [fusion_47_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 3;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 8191;
	and.b32  	%r11, %r8, 8190;
	and.b32  	%r12, %r7, 8189;
	and.b32  	%r13, %r5, 8188;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305217920];
	mul.rn.f32 	%f2, %f1, 0f39000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305209728];
	mul.rn.f32 	%f7, %f6, 0f39000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+67117440], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_46
.visible .entry fusion_46(
	.param .u64 fusion_46_param_0,
	.param .u64 fusion_46_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot984[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot984;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_46_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r5, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd12+305209728];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd12+305211392];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd12+305213056];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd12+305214720];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd12+305216384];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd12+305218048];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd12+305219712];
	add.rn.f32 	%f41, %f16, %f17;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB984_4;
	bra.uni 	LBB984_1;
LBB984_4:
	add.s64 	%rd3, %rd12, 305209728;
	ld.global.nc.f32 	%f18, [%rd3+11648];
	add.rn.f32 	%f41, %f41, %f18;
LBB984_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd15, shared_cache_0590;
	@%p2 bra 	LBB984_5;
	bra.uni 	LBB984_2;
LBB984_5:
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd5, %rd15, %rd14;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB984_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB984_6;
	bra.uni 	LBB984_3;
LBB984_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r3, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd2], %r6;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd20, %rd18, %rd10, %p4;
	ld.f32 	%f28, [%rd20];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd20], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB984_3;
	ld.param.u64 	%rd7, [fusion_46_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd4, %rd1, %rd13;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB984_3:
	ret;

}
	// .globl	fusion_44
.visible .entry fusion_44(
	.param .u64 fusion_44_param_0,
	.param .u64 fusion_44_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot985[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<54>;

	mov.u64 	%SPL, __local_depot985;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_44_param_0];
	ld.param.u64 	%rd9, [fusion_44_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r3, %r2, 3136, %r1;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r3, 1402438301;
	shr.u64 	%rd15, %rd14, 42;
	cvt.u32.u64 	%r6, %rd15;
	and.b32  	%r7, %r6, 31;
	ld.global.nc.f32 	%f5, [%rd13+305209728];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	add.s32 	%r8, %r3, 416;
	mul.wide.u32 	%rd18, %r8, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r9, %rd19;
	and.b32  	%r10, %r9, 31;
	ld.global.nc.f32 	%f11, [%rd13+305211392];
	mul.wide.u32 	%rd20, %r10, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f12, [%rd21];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r11, %r3, 832;
	mul.wide.u32 	%rd22, %r11, 1402438301;
	shr.u64 	%rd23, %rd22, 42;
	cvt.u32.u64 	%r12, %rd23;
	and.b32  	%r13, %r12, 31;
	ld.global.nc.f32 	%f17, [%rd13+305213056];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39A72F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	add.s32 	%r14, %r3, 1248;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.f32 	%f23, [%rd13+305214720];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	add.s32 	%r17, %r3, 1664;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.f32 	%f29, [%rd13+305216384];
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39A72F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f34, %f28, %f33;
	add.s32 	%r20, %r3, 2080;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.f32 	%f35, [%rd13+305218048];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f40, %f34, %f39;
	add.s32 	%r23, %r3, 2496;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f41, [%rd13+305219712];
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f42, [%rd41];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f73, %f40, %f45;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB985_4;
	bra.uni 	LBB985_1;
LBB985_4:
	add.s64 	%rd4, %rd13, 305209728;
	add.s32 	%r26, %r3, 2912;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f46, [%rd4+11648];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f47, [%rd45];
	mul.rn.f32 	%f48, %f47, 0fB9A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f73, %f50;
LBB985_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd48, shared_cache_0591;
	@%p2 bra 	LBB985_5;
	bra.uni 	LBB985_2;
LBB985_5:
	mul.wide.u32 	%rd47, %r5, 4;
	add.s64 	%rd6, %rd48, %rd47;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB985_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB985_6;
	bra.uni 	LBB985_3;
LBB985_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd49, %r4, 4;
	add.s64 	%rd7, %rd48, %rd49;
	cvta.shared.u64 	%rd51, %rd7;
	mov.u32 	%r29, 0;
	st.local.u32 	[%rd2], %r29;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd53, %rd51, %rd11, %p4;
	ld.f32 	%f60, [%rd53];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd53], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB985_3;
	add.s64 	%rd3, %rd10, 305611136;
	mul.wide.u32 	%rd46, %r2, 4;
	add.s64 	%rd5, %rd3, %rd46;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB985_3:
	ret;

}
	// .globl	fusion_43
.visible .entry fusion_43(
	.param .u64 fusion_43_param_0,
	.param .u64 fusion_43_param_1,
	.param .u64 fusion_43_param_2,
	.param .u64 fusion_43_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<86>;

	ld.param.u64 	%rd8, [fusion_43_param_0];
	ld.param.u64 	%rd9, [fusion_43_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_43_param_1];
	ld.param.u64 	%rd12, [fusion_43_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 303604096;
	add.s64 	%rd5, %rd10, 305611136;
	add.s64 	%rd6, %rd10, 305209728;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd15, %r24, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r26, %rd16;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd17, %r26, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r28, %rd18;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd21, %r30, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r32, %rd22;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd23, %r32, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd27, %r36, 954437177;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r38, %rd28;
	mul.wide.u32 	%rd29, %r38, 954437177;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r40, %rd30;
	mul.wide.u32 	%rd33, %r1, 954437177;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r43, %rd34;
	mul.wide.u32 	%rd35, %r43, 954437177;
	shr.u64 	%rd36, %rd35, 33;
	cvt.u32.u64 	%r44, %rd36;
	mul.lo.s32 	%r45, %r44, 9;
	mul.lo.s32 	%r46, %r43, 9;
	not.b32 	%r47, %r45;
	add.s32 	%r12, %r47, %r43;
	setp.lt.u32 	%p1, %r12, 7;
	not.b32 	%r48, %r46;
	add.s32 	%r13, %r48, %r1;
	setp.lt.u32 	%p2, %r13, 7;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB986_5;
	bra.uni 	LBB986_1;
LBB986_5:
	mul.wide.u32 	%rd13, %r1, -901412889;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r2, %rd14;
	bfe.u32 	%r49, %r2, 6, 5;
	and.b32  	%r50, %r2, 2047;
	mul.wide.u32 	%rd37, %r50, 196;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r12, 28;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r13, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f10, [%rd42];
	mul.wide.u32 	%rd43, %r50, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f11, [%rd44];
	mul.wide.u32 	%rd45, %r49, 4;
	add.s64 	%rd46, %rd5, %rd45;
	ld.global.nc.f32 	%f12, [%rd46];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f18, [%rd47];
	add.s64 	%rd48, %rd1, %rd45;
	ld.global.nc.f32 	%f19, [%rd48];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB986_1:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd4, %rd49;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p4, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p5, %r15, 7;
	and.pred  	%p6, %p5, %p4;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB986_6;
	bra.uni 	LBB986_2;
LBB986_6:
	mul.wide.u32 	%rd19, %r24, -901412889;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r5, %rd20;
	bfe.u32 	%r51, %r5, 6, 5;
	and.b32  	%r52, %r5, 2047;
	mul.wide.u32 	%rd50, %r52, 196;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r14, 28;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r15, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f25, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f26, [%rd57];
	mul.wide.u32 	%rd58, %r51, 4;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f27, [%rd59];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f33, [%rd60];
	add.s64 	%rd61, %rd1, %rd58;
	ld.global.nc.f32 	%f34, [%rd61];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB986_2:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p7, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p8, %r17, 7;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB986_7;
	bra.uni 	LBB986_3;
LBB986_7:
	mul.wide.u32 	%rd25, %r30, -901412889;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r8, %rd26;
	bfe.u32 	%r53, %r8, 6, 5;
	and.b32  	%r54, %r8, 2047;
	mul.wide.u32 	%rd62, %r54, 196;
	add.s64 	%rd63, %rd6, %rd62;
	mul.wide.u32 	%rd64, %r16, 28;
	add.s64 	%rd65, %rd63, %rd64;
	mul.wide.u32 	%rd66, %r17, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.nc.f32 	%f40, [%rd67];
	mul.wide.u32 	%rd68, %r54, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.nc.f32 	%f41, [%rd69];
	mul.wide.u32 	%rd70, %r53, 4;
	add.s64 	%rd71, %rd5, %rd70;
	ld.global.nc.f32 	%f42, [%rd71];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd72, %rd3, %rd68;
	ld.global.nc.f32 	%f48, [%rd72];
	add.s64 	%rd73, %rd1, %rd70;
	ld.global.nc.f32 	%f49, [%rd73];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB986_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p10, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p11, %r19, 7;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB986_8;
	bra.uni 	LBB986_4;
LBB986_8:
	mul.wide.u32 	%rd31, %r36, -901412889;
	shr.u64 	%rd32, %rd31, 38;
	cvt.u32.u64 	%r11, %rd32;
	bfe.u32 	%r55, %r11, 6, 5;
	and.b32  	%r56, %r11, 2047;
	mul.wide.u32 	%rd74, %r56, 196;
	add.s64 	%rd75, %rd6, %rd74;
	mul.wide.u32 	%rd76, %r18, 28;
	add.s64 	%rd77, %rd75, %rd76;
	mul.wide.u32 	%rd78, %r19, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.wide.u32 	%rd80, %r56, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f56, [%rd81];
	mul.wide.u32 	%rd82, %r55, 4;
	add.s64 	%rd83, %rd5, %rd82;
	ld.global.nc.f32 	%f57, [%rd83];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd84, %rd3, %rd80;
	ld.global.nc.f32 	%f63, [%rd84];
	add.s64 	%rd85, %rd1, %rd82;
	ld.global.nc.f32 	%f64, [%rd85];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB986_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_42
.visible .entry fusion_42(
	.param .u64 fusion_42_param_0,
	.param .u64 fusion_42_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd5, [fusion_42_param_0];
	ld.param.u64 	%rd6, [fusion_42_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 304267648;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 6;
	mul.wide.u32 	%rd8, %r13, -858993459;
	shr.u64 	%rd9, %rd8, 34;
	cvt.u32.u64 	%r14, %rd9;
	mul.lo.s32 	%r15, %r14, 5;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 4;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 2016;
	selp.b32 	%r37, 64, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd20, %rd3, 2;
LBB987_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 2015;
	shr.u32 	%r22, %r20, 11;
	mul.wide.u32 	%rd10, %r22, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r23, %rd11;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd12, %r20, -1431655765;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r26, %rd13;
	mul.wide.u32 	%rd14, %r25, 16777216;
	mul.wide.u32 	%rd15, %r26, 50331648;
	add.s64 	%rd16, %rd1, %rd15;
	add.s64 	%rd17, %rd16, %rd14;
	mul.wide.u32 	%rd18, %r21, 8192;
	add.s64 	%rd19, %rd17, %rd18;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 2047;
	shr.u32 	%r30, %r28, 11;
	mul.wide.u32 	%rd22, %r30, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r31, %rd23;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd24, %r28, -1431655765;
	shr.u64 	%rd25, %rd24, 44;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r33, 16777216;
	mul.wide.u32 	%rd27, %r34, 50331648;
	add.s64 	%rd28, %rd1, %rd27;
	add.s64 	%rd29, %rd28, %rd26;
	mul.wide.u32 	%rd30, %r29, 8192;
	add.s64 	%rd31, %rd29, %rd30;
	add.s64 	%rd32, %rd31, %rd20;
	ld.global.nc.f32 	%f7, [%rd32];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB987_1;
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_0592;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f8, [%rd41];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd41], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB987_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd42, %r35, 4;
	add.s64 	%rd4, %rd2, %rd42;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB987_4:
	ret;

}
	// .globl	fusion_41
.visible .entry fusion_41(
	.param .u64 fusion_41_param_0,
	.param .u64 fusion_41_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_41_param_0];
	ld.param.u64 	%rd2, [fusion_41_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 34;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 2047;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 2047;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 2047;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 2047;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r6, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r5, 4;
	add.s64 	%rd34, %rd3, %rd33;
	mul.wide.u32 	%rd35, %r43, 50331648;
	add.s64 	%rd36, %rd4, %rd35;
	mul.wide.u32 	%rd37, %r45, 16777216;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r38, 8192;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd41, %rd40, %rd31;
	ld.global.nc.f32 	%f1, [%rd41];
	ld.global.nc.f32 	%f2, [%rd32+304267648];
	mul.rn.f32 	%f3, %f2, 0f38638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 50331648;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 16777216;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 8192;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd31;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 50331648;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 16777216;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 8192;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd31;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 50331648;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 16777216;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 8192;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd31;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd34+151003520], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_40
.visible .entry fusion_40(
	.param .u64 fusion_40_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot989[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot989;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_40_param_0];
	cvta.to.global.u64 	%rd8, %rd7;
	add.s64 	%rd10, %rd8, 151003520;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd11, %r6, -858993459;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64 	%r8, %rd12;
	mul.lo.s32 	%r9, %r8, 5;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 2047;
	setp.eq.s32 	%p1, %r10, 4;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 18432;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd10, %rd13;
	ld.global.nc.f32 	%f11, [%rd14];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f12, 0f00000000;
	cvt.u64.u32 	%rd15, %r13;
	cvt.u64.u32 	%rd16, %r12;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd3, %rd10, %rd18;
	ld.global.nc.f32 	%f14, [%rd3+2048];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f13, %f15;
	ld.global.nc.f32 	%f17, [%rd3+4096];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f16, %f18;
	ld.global.nc.f32 	%f20, [%rd3+6144];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f52, %f19, %f21;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB989_7;
	bra.uni 	LBB989_1;
LBB989_7:
	ld.global.nc.f32 	%f22, [%rd3+8192];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f52, %f52, %f23;
LBB989_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB989_8;
	bra.uni 	LBB989_2;
LBB989_8:
	ld.global.nc.f32 	%f24, [%rd3+10240];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f52, %f52, %f25;
LBB989_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB989_9;
	bra.uni 	LBB989_3;
LBB989_9:
	ld.global.nc.f32 	%f26, [%rd3+12288];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f52, %f52, %f27;
LBB989_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB989_10;
	bra.uni 	LBB989_4;
LBB989_10:
	ld.global.nc.f32 	%f28, [%rd3+14336];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f52, %f52, %f29;
LBB989_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f30, %f52, 16, 31, -1;
	add.rn.f32 	%f31, %f52, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd21, shared_cache_0593;
	@%p6 bra 	LBB989_11;
	bra.uni 	LBB989_5;
LBB989_11:
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd5, %rd21, %rd20;
	add.rn.f32 	%f6, %f37, %f38;
	st.shared.f32 	[%rd5], %f6;
LBB989_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB989_12;
	bra.uni 	LBB989_6;
LBB989_12:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd6, %rd21, %rd22;
	cvta.shared.u64 	%rd24, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd1], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd26, %rd24, %rd9, %p8;
	ld.f32 	%f39, [%rd26];
	shfl.sync.down.b32	%f40, %f39, 16, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 8, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 4, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 2, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 1, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	st.f32 	[%rd26], %f49;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB989_6;
	add.s64 	%rd2, %rd8, 304267648;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd2, %rd19;
	ld.shared.f32 	%f50, [%rd6];
	atom.global.add.f32 	%f51, [%rd4], %f50;
LBB989_6:
	ret;

}
	// .globl	fusion_39
.visible .entry fusion_39(
	.param .u64 fusion_39_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_39_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 34;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+304267648];
	mul.rn.f32 	%f2, %f1, 0f38638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+151003520];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+151003520], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_38
.visible .entry fusion_38(
	.param .u64 fusion_38_param_0,
	.param .u64 fusion_38_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot991[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot991;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_38_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r5, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd12+305611136];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd12+305612800];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd12+305614464];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd12+305616128];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd12+305617792];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd12+305619456];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd12+305621120];
	add.rn.f32 	%f41, %f16, %f17;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB991_4;
	bra.uni 	LBB991_1;
LBB991_4:
	add.s64 	%rd3, %rd12, 305611136;
	ld.global.nc.f32 	%f18, [%rd3+11648];
	add.rn.f32 	%f41, %f41, %f18;
LBB991_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd15, shared_cache_0594;
	@%p2 bra 	LBB991_5;
	bra.uni 	LBB991_2;
LBB991_5:
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd5, %rd15, %rd14;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB991_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB991_6;
	bra.uni 	LBB991_3;
LBB991_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r3, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd2], %r6;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd20, %rd18, %rd10, %p4;
	ld.f32 	%f28, [%rd20];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd20], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB991_3;
	ld.param.u64 	%rd7, [fusion_38_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd4, %rd1, %rd13;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB991_3:
	ret;

}
	// .globl	fusion_36
.visible .entry fusion_36(
	.param .u64 fusion_36_param_0,
	.param .u64 fusion_36_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot992[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<54>;

	mov.u64 	%SPL, __local_depot992;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_36_param_0];
	ld.param.u64 	%rd9, [fusion_36_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r3, %r2, 3136, %r1;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r3, 1402438301;
	shr.u64 	%rd15, %rd14, 42;
	cvt.u32.u64 	%r6, %rd15;
	and.b32  	%r7, %r6, 31;
	ld.global.nc.f32 	%f5, [%rd13+305611136];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	add.s32 	%r8, %r3, 416;
	mul.wide.u32 	%rd18, %r8, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r9, %rd19;
	and.b32  	%r10, %r9, 31;
	ld.global.nc.f32 	%f11, [%rd13+305612800];
	mul.wide.u32 	%rd20, %r10, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f12, [%rd21];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r11, %r3, 832;
	mul.wide.u32 	%rd22, %r11, 1402438301;
	shr.u64 	%rd23, %rd22, 42;
	cvt.u32.u64 	%r12, %rd23;
	and.b32  	%r13, %r12, 31;
	ld.global.nc.f32 	%f17, [%rd13+305614464];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39A72F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	add.s32 	%r14, %r3, 1248;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.f32 	%f23, [%rd13+305616128];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	add.s32 	%r17, %r3, 1664;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.f32 	%f29, [%rd13+305617792];
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39A72F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f34, %f28, %f33;
	add.s32 	%r20, %r3, 2080;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.f32 	%f35, [%rd13+305619456];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f40, %f34, %f39;
	add.s32 	%r23, %r3, 2496;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f41, [%rd13+305621120];
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f42, [%rd41];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f73, %f40, %f45;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB992_4;
	bra.uni 	LBB992_1;
LBB992_4:
	add.s64 	%rd4, %rd13, 305611136;
	add.s32 	%r26, %r3, 2912;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f46, [%rd4+11648];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f47, [%rd45];
	mul.rn.f32 	%f48, %f47, 0fB9A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f73, %f50;
LBB992_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd48, shared_cache_0595;
	@%p2 bra 	LBB992_5;
	bra.uni 	LBB992_2;
LBB992_5:
	mul.wide.u32 	%rd47, %r5, 4;
	add.s64 	%rd6, %rd48, %rd47;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB992_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB992_6;
	bra.uni 	LBB992_3;
LBB992_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd49, %r4, 4;
	add.s64 	%rd7, %rd48, %rd49;
	cvta.shared.u64 	%rd51, %rd7;
	mov.u32 	%r29, 0;
	st.local.u32 	[%rd2], %r29;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd53, %rd51, %rd11, %p4;
	ld.f32 	%f60, [%rd53];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd53], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB992_3;
	add.s64 	%rd3, %rd10, 306012544;
	mul.wide.u32 	%rd46, %r2, 4;
	add.s64 	%rd5, %rd3, %rd46;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB992_3:
	ret;

}
	// .globl	fusion_35
.visible .entry fusion_35(
	.param .u64 fusion_35_param_0,
	.param .u64 fusion_35_param_1,
	.param .u64 fusion_35_param_2,
	.param .u64 fusion_35_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_35_param_0];
	ld.param.u64 	%rd2, [fusion_35_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_35_param_1];
	ld.param.u64 	%rd5, [fusion_35_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 306012544;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+305611136];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+305209728], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_34
.visible .entry fusion_34(
	.param .u64 fusion_34_param_0,
	.param .u64 fusion_34_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_34_param_0];
	ld.param.u64 	%rd6, [fusion_34_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305611136;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB994_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 32768;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+1048576];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+2097152];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+3145728];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+4194304];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+5242880];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+6291456];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+7340032];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB994_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0596;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB994_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB994_4:
	ret;

}
	// .globl	fusion_1333
.visible .entry fusion_1333(
	.param .u64 fusion_1333_param_0,
	.param .u64 fusion_1333_param_1
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot995[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot995;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1333_param_0];
	ld.param.u64 	%rd6, [fusion_1333_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 32768;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305611136];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+32768];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+16777216];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+16809984];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+33554432];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+33587200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+50331648];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+50364416];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0597;
	@%p1 bra 	LBB995_3;
	bra.uni 	LBB995_1;
LBB995_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB995_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB995_4;
	bra.uni 	LBB995_2;
LBB995_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB995_2;
	add.s64 	%rd2, %rd11, 305643904;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB995_2:
	ret;

}
	// .globl	fusion_31
.visible .entry fusion_31(
	.param .u64 fusion_31_param_0,
	.param .u64 fusion_31_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_31_param_0];
	ld.param.u64 	%rd2, [fusion_31_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305643904];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 32768;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305611136];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 32768;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 32768;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 32768;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+67142016], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_18531
.visible .entry add_18531(
	.param .u64 add_18531_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	ld.param.u64 	%rd3, [add_18531_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6+301998464];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+303604096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6+301998464], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p1, %r1, 237567;
	@%p1 bra 	LBB997_3;
	add.s64 	%rd1, %rd6, 301998464;
	add.s64 	%rd2, %rd6, 303604096;
	ld.global.f32 	%f13, [%rd1+655360];
	ld.global.nc.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd2+655360];
	add.rn.f32 	%f18, %f13, %f14;
	st.global.f32 	[%rd1+655360], %f18;
	ld.global.f32 	%f19, [%rd1+655364];
	add.rn.f32 	%f20, %f19, %f15;
	st.global.f32 	[%rd1+655364], %f20;
	ld.global.f32 	%f21, [%rd1+655368];
	add.rn.f32 	%f22, %f21, %f16;
	st.global.f32 	[%rd1+655368], %f22;
	ld.global.f32 	%f23, [%rd1+655372];
	add.rn.f32 	%f24, %f23, %f17;
	st.global.f32 	[%rd1+655372], %f24;
	setp.gt.u32 	%p2, %r1, 73727;
	@%p2 bra 	LBB997_3;
	ld.global.f32 	%f25, [%rd1+1310720];
	ld.global.nc.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd2+1310720];
	add.rn.f32 	%f30, %f25, %f26;
	st.global.f32 	[%rd1+1310720], %f30;
	ld.global.f32 	%f31, [%rd1+1310724];
	add.rn.f32 	%f32, %f31, %f27;
	st.global.f32 	[%rd1+1310724], %f32;
	ld.global.f32 	%f33, [%rd1+1310728];
	add.rn.f32 	%f34, %f33, %f28;
	st.global.f32 	[%rd1+1310728], %f34;
	ld.global.f32 	%f35, [%rd1+1310732];
	add.rn.f32 	%f36, %f35, %f29;
	st.global.f32 	[%rd1+1310732], %f36;
LBB997_3:
	ret;

}
	// .globl	fusion_30
.visible .entry fusion_30(
	.param .u64 fusion_30_param_0,
	.param .u64 fusion_30_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot998[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot998;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_30_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 301998464;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB998_11;
	bra.uni 	LBB998_1;
LBB998_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd13, %r11, 4;
	add.s64 	%rd4, %rd3, %rd13;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB998_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd14, %r5;
	cvt.u64.u32 	%rd15, %r4;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd5, %rd3, %rd17;
	@%p3 bra 	LBB998_12;
	bra.uni 	LBB998_2;
LBB998_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB998_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB998_13;
	bra.uni 	LBB998_3;
LBB998_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB998_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB998_14;
	bra.uni 	LBB998_4;
LBB998_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB998_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB998_15;
	bra.uni 	LBB998_5;
LBB998_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB998_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB998_16;
	bra.uni 	LBB998_6;
LBB998_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB998_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB998_17;
	bra.uni 	LBB998_7;
LBB998_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB998_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB998_18;
	bra.uni 	LBB998_8;
LBB998_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB998_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd20, shared_cache_0598;
	@%p10 bra 	LBB998_19;
	bra.uni 	LBB998_9;
LBB998_19:
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd7, %rd20, %rd19;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB998_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB998_20;
	bra.uni 	LBB998_10;
LBB998_20:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd8, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd2], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd12, %p12;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB998_10;
	ld.param.u64 	%rd9, [fusion_30_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd6, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB998_10:
	ret;

}
	// .globl	fusion_28
.visible .entry fusion_28(
	.param .u64 fusion_28_param_0,
	.param .u64 fusion_28_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot999[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<95>;

	mov.u64 	%SPL, __local_depot999;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_28_param_0];
	ld.param.u64 	%rd9, [fusion_28_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 301998464;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB999_11;
	bra.uni 	LBB999_1;
LBB999_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd12, %r10, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r11, %rd13;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r12, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB999_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd94, %r4;
	@%p3 bra 	LBB999_12;
	bra.uni 	LBB999_2;
LBB999_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r61;
	add.s64 	%rd22, %rd94, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f24, [%rd24+2048];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f25, [%rd26];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB999_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB999_13;
	bra.uni 	LBB999_3;
LBB999_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd27, %r22, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r23, %rd28;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd29, %r61;
	add.s64 	%rd31, %rd94, %rd29;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd4, %rd32;
	ld.global.nc.f32 	%f29, [%rd33+4096];
	mul.wide.u32 	%rd34, %r24, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.nc.f32 	%f30, [%rd35];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB999_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB999_14;
	bra.uni 	LBB999_4;
LBB999_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd36, %r28, 1402438301;
	shr.u64 	%rd37, %rd36, 44;
	cvt.u32.u64 	%r29, %rd37;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd38, %r61;
	add.s64 	%rd40, %rd94, %rd38;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.nc.f32 	%f34, [%rd42+6144];
	mul.wide.u32 	%rd43, %r30, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f35, [%rd44];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB999_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB999_15;
	bra.uni 	LBB999_5;
LBB999_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd45, %r34, 1402438301;
	shr.u64 	%rd46, %rd45, 44;
	cvt.u32.u64 	%r35, %rd46;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd47, %r61;
	add.s64 	%rd49, %rd94, %rd47;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd4, %rd50;
	ld.global.nc.f32 	%f39, [%rd51+8192];
	mul.wide.u32 	%rd52, %r36, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f40, [%rd53];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB999_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB999_16;
	bra.uni 	LBB999_6;
LBB999_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd54, %r40, 1402438301;
	shr.u64 	%rd55, %rd54, 44;
	cvt.u32.u64 	%r41, %rd55;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd56, %r61;
	add.s64 	%rd58, %rd94, %rd56;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd4, %rd59;
	ld.global.nc.f32 	%f44, [%rd60+10240];
	mul.wide.u32 	%rd61, %r42, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f45, [%rd62];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB999_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB999_17;
	bra.uni 	LBB999_7;
LBB999_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd63, %r46, 1402438301;
	shr.u64 	%rd64, %rd63, 44;
	cvt.u32.u64 	%r47, %rd64;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd65, %r61;
	add.s64 	%rd67, %rd94, %rd65;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd4, %rd68;
	ld.global.nc.f32 	%f49, [%rd69+12288];
	mul.wide.u32 	%rd70, %r48, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f50, [%rd71];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB999_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB999_18;
	bra.uni 	LBB999_8;
LBB999_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd72, %r52, 1402438301;
	shr.u64 	%rd73, %rd72, 44;
	cvt.u32.u64 	%r53, %rd73;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd74, %r61;
	add.s64 	%rd76, %rd94, %rd74;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd4, %rd77;
	ld.global.nc.f32 	%f54, [%rd78+14336];
	mul.wide.u32 	%rd79, %r54, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f55, [%rd80];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB999_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd83, shared_cache_0599;
	@%p10 bra 	LBB999_19;
	bra.uni 	LBB999_9;
LBB999_19:
	mul.wide.u32 	%rd82, %r6, 4;
	add.s64 	%rd6, %rd83, %rd82;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB999_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB999_20;
	bra.uni 	LBB999_10;
LBB999_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd84, %r5, 4;
	add.s64 	%rd7, %rd83, %rd84;
	cvta.shared.u64 	%rd86, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd2], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd88, %rd86, %rd11, %p12;
	ld.f32 	%f68, [%rd88];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd88], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB999_10;
	add.s64 	%rd3, %rd10, 305209728;
	mul.wide.u32 	%rd81, %r2, 4;
	add.s64 	%rd5, %rd3, %rd81;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB999_10:
	ret;

}
	// .globl	fusion_27
.visible .entry fusion_27(
	.param .u64 fusion_27_param_0,
	.param .u64 fusion_27_param_1,
	.param .u64 fusion_27_param_2,
	.param .u64 fusion_27_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_27_param_0];
	ld.param.u64 	%rd2, [fusion_27_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_27_param_1];
	ld.param.u64 	%rd5, [fusion_27_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 8191;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 8191;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 8191;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 8191;
	add.s64 	%rd17, %rd3, 305209728;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 44;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+301998464];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 44;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 44;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f38A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 44;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f38A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f38A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+303604096], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_26
.visible .entry fusion_26(
	.param .u64 fusion_26_param_0,
	.param .u64 fusion_26_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd5, [fusion_26_param_0];
	ld.param.u64 	%rd6, [fusion_26_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305209728;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 6;
	and.b32  	%r3, %r10, 4096;
	shl.b32 	%r11, %r9, 5;
	and.b32  	%r4, %r11, 2016;
	or.b32  	%r12, %r4, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r30, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB1001_1:
	or.b32  	%r13, %r30, %r2;
	add.s32 	%r14, %r13, %r3;
	mul.wide.s32 	%rd8, %r14, 8192;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	or.b32  	%r15, %r13, 32;
	add.s32 	%r16, %r15, %r3;
	mul.wide.s32 	%rd12, %r16, 8192;
	add.s64 	%rd13, %rd1, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f7, [%rd14];
	add.rn.f32 	%f8, %f6, %f7;
	or.b32  	%r17, %r13, 64;
	add.s32 	%r18, %r17, %r3;
	mul.wide.s32 	%rd15, %r18, 8192;
	add.s64 	%rd16, %rd1, %rd15;
	add.s64 	%rd17, %rd16, %rd10;
	ld.global.nc.f32 	%f9, [%rd17];
	add.rn.f32 	%f10, %f8, %f9;
	or.b32  	%r19, %r13, 96;
	add.s32 	%r20, %r19, %r3;
	mul.wide.s32 	%rd18, %r20, 8192;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd20, %rd19, %rd10;
	ld.global.nc.f32 	%f11, [%rd20];
	add.rn.f32 	%f12, %f10, %f11;
	or.b32  	%r21, %r13, 128;
	add.s32 	%r22, %r21, %r3;
	mul.wide.s32 	%rd21, %r22, 8192;
	add.s64 	%rd22, %rd1, %rd21;
	add.s64 	%rd23, %rd22, %rd10;
	ld.global.nc.f32 	%f13, [%rd23];
	add.rn.f32 	%f14, %f12, %f13;
	or.b32  	%r23, %r13, 160;
	add.s32 	%r24, %r23, %r3;
	mul.wide.s32 	%rd24, %r24, 8192;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd26, %rd25, %rd10;
	ld.global.nc.f32 	%f15, [%rd26];
	add.rn.f32 	%f16, %f14, %f15;
	or.b32  	%r25, %r13, 192;
	add.s32 	%r26, %r25, %r3;
	mul.wide.s32 	%rd27, %r26, 8192;
	add.s64 	%rd28, %rd1, %rd27;
	add.s64 	%rd29, %rd28, %rd10;
	ld.global.nc.f32 	%f17, [%rd29];
	add.rn.f32 	%f18, %f16, %f17;
	or.b32  	%r27, %r13, 224;
	add.s32 	%r28, %r27, %r3;
	mul.wide.s32 	%rd30, %r28, 8192;
	add.s64 	%rd31, %rd1, %rd30;
	add.s64 	%rd32, %rd31, %rd10;
	ld.global.nc.f32 	%f19, [%rd32];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r30, %r30, 256;
	setp.ne.s32 	%p1, %r30, 4096;
	@%p1 bra 	LBB1001_1;
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_0600;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f20, [%rd41];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd41], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB1001_4;
	or.b32  	%r29, %r4, %r2;
	mul.wide.u32 	%rd42, %r29, 4;
	add.s64 	%rd4, %rd2, %rd42;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB1001_4:
	ret;

}
	// .globl	fusion_1334
.visible .entry fusion_1334(
	.param .u64 fusion_1334_param_0,
	.param .u64 fusion_1334_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot1002[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot1002;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1334_param_0];
	ld.param.u64 	%rd6, [fusion_1334_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	shr.u32 	%r5, %r4, 1;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r6, %r4, 12;
	and.b32  	%r7, %r6, 4096;
	shl.b32 	%r8, %r1, 1;
	or.b32  	%r9, %r7, %r8;
	mul.wide.u32 	%rd12, %r9, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305209728];
	mul.rn.f32 	%f4, %f3, 0f39000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+8388608];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+8396800];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+16777216];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+16785408];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+25165824];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+25174016];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0601;
	@%p1 bra 	LBB1002_3;
	bra.uni 	LBB1002_1;
LBB1002_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB1002_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB1002_4;
	bra.uni 	LBB1002_2;
LBB1002_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd1], %r10;
	setp.lt.u32 	%p3, %r1, 16;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB1002_2;
	add.s64 	%rd2, %rd11, 305217920;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB1002_2:
	ret;

}
	// .globl	fusion_23
.visible .entry fusion_23(
	.param .u64 fusion_23_param_0,
	.param .u64 fusion_23_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_23_param_0];
	ld.param.u64 	%rd2, [fusion_23_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 3;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 8191;
	and.b32  	%r11, %r8, 8190;
	and.b32  	%r12, %r7, 8189;
	and.b32  	%r13, %r5, 8188;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305217920];
	mul.rn.f32 	%f2, %f1, 0f39000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305209728];
	mul.rn.f32 	%f7, %f6, 0f39000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+67117440], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_22
.visible .entry fusion_22(
	.param .u64 fusion_22_param_0,
	.param .u64 fusion_22_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot1004[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot1004;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_22_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r5, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd12+305209728];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd12+305211392];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd12+305213056];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd12+305214720];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd12+305216384];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd12+305218048];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd12+305219712];
	add.rn.f32 	%f41, %f16, %f17;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB1004_4;
	bra.uni 	LBB1004_1;
LBB1004_4:
	add.s64 	%rd3, %rd12, 305209728;
	ld.global.nc.f32 	%f18, [%rd3+11648];
	add.rn.f32 	%f41, %f41, %f18;
LBB1004_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd15, shared_cache_0602;
	@%p2 bra 	LBB1004_5;
	bra.uni 	LBB1004_2;
LBB1004_5:
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd5, %rd15, %rd14;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB1004_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB1004_6;
	bra.uni 	LBB1004_3;
LBB1004_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r3, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd2], %r6;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd20, %rd18, %rd10, %p4;
	ld.f32 	%f28, [%rd20];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd20], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB1004_3;
	ld.param.u64 	%rd7, [fusion_22_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd4, %rd1, %rd13;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB1004_3:
	ret;

}
	// .globl	fusion_20
.visible .entry fusion_20(
	.param .u64 fusion_20_param_0,
	.param .u64 fusion_20_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot1005[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<54>;

	mov.u64 	%SPL, __local_depot1005;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_20_param_0];
	ld.param.u64 	%rd9, [fusion_20_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r3, %r2, 3136, %r1;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r3, 1402438301;
	shr.u64 	%rd15, %rd14, 42;
	cvt.u32.u64 	%r6, %rd15;
	and.b32  	%r7, %r6, 31;
	ld.global.nc.f32 	%f5, [%rd13+305209728];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	add.s32 	%r8, %r3, 416;
	mul.wide.u32 	%rd18, %r8, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r9, %rd19;
	and.b32  	%r10, %r9, 31;
	ld.global.nc.f32 	%f11, [%rd13+305211392];
	mul.wide.u32 	%rd20, %r10, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f12, [%rd21];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r11, %r3, 832;
	mul.wide.u32 	%rd22, %r11, 1402438301;
	shr.u64 	%rd23, %rd22, 42;
	cvt.u32.u64 	%r12, %rd23;
	and.b32  	%r13, %r12, 31;
	ld.global.nc.f32 	%f17, [%rd13+305213056];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39A72F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	add.s32 	%r14, %r3, 1248;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.f32 	%f23, [%rd13+305214720];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	add.s32 	%r17, %r3, 1664;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.f32 	%f29, [%rd13+305216384];
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39A72F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f34, %f28, %f33;
	add.s32 	%r20, %r3, 2080;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.f32 	%f35, [%rd13+305218048];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f40, %f34, %f39;
	add.s32 	%r23, %r3, 2496;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f41, [%rd13+305219712];
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f42, [%rd41];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f73, %f40, %f45;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB1005_4;
	bra.uni 	LBB1005_1;
LBB1005_4:
	add.s64 	%rd4, %rd13, 305209728;
	add.s32 	%r26, %r3, 2912;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f46, [%rd4+11648];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f47, [%rd45];
	mul.rn.f32 	%f48, %f47, 0fB9A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f73, %f50;
LBB1005_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd48, shared_cache_0603;
	@%p2 bra 	LBB1005_5;
	bra.uni 	LBB1005_2;
LBB1005_5:
	mul.wide.u32 	%rd47, %r5, 4;
	add.s64 	%rd6, %rd48, %rd47;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB1005_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB1005_6;
	bra.uni 	LBB1005_3;
LBB1005_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd49, %r4, 4;
	add.s64 	%rd7, %rd48, %rd49;
	cvta.shared.u64 	%rd51, %rd7;
	mov.u32 	%r29, 0;
	st.local.u32 	[%rd2], %r29;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd53, %rd51, %rd11, %p4;
	ld.f32 	%f60, [%rd53];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd53], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB1005_3;
	add.s64 	%rd3, %rd10, 305611136;
	mul.wide.u32 	%rd46, %r2, 4;
	add.s64 	%rd5, %rd3, %rd46;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB1005_3:
	ret;

}
	// .globl	fusion_19
.visible .entry fusion_19(
	.param .u64 fusion_19_param_0,
	.param .u64 fusion_19_param_1,
	.param .u64 fusion_19_param_2,
	.param .u64 fusion_19_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<86>;

	ld.param.u64 	%rd8, [fusion_19_param_0];
	ld.param.u64 	%rd9, [fusion_19_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_19_param_1];
	ld.param.u64 	%rd12, [fusion_19_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 303604096;
	add.s64 	%rd5, %rd10, 305611136;
	add.s64 	%rd6, %rd10, 305209728;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd15, %r24, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r26, %rd16;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd17, %r26, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r28, %rd18;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd21, %r30, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r32, %rd22;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd23, %r32, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd27, %r36, 954437177;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r38, %rd28;
	mul.wide.u32 	%rd29, %r38, 954437177;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r40, %rd30;
	mul.wide.u32 	%rd33, %r1, 954437177;
	shr.u64 	%rd34, %rd33, 33;
	cvt.u32.u64 	%r43, %rd34;
	mul.wide.u32 	%rd35, %r43, 954437177;
	shr.u64 	%rd36, %rd35, 33;
	cvt.u32.u64 	%r44, %rd36;
	mul.lo.s32 	%r45, %r44, 9;
	mul.lo.s32 	%r46, %r43, 9;
	not.b32 	%r47, %r45;
	add.s32 	%r12, %r47, %r43;
	setp.lt.u32 	%p1, %r12, 7;
	not.b32 	%r48, %r46;
	add.s32 	%r13, %r48, %r1;
	setp.lt.u32 	%p2, %r13, 7;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB1006_5;
	bra.uni 	LBB1006_1;
LBB1006_5:
	mul.wide.u32 	%rd13, %r1, -901412889;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r2, %rd14;
	bfe.u32 	%r49, %r2, 6, 5;
	and.b32  	%r50, %r2, 2047;
	mul.wide.u32 	%rd37, %r50, 196;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r12, 28;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r13, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f10, [%rd42];
	mul.wide.u32 	%rd43, %r50, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f11, [%rd44];
	mul.wide.u32 	%rd45, %r49, 4;
	add.s64 	%rd46, %rd5, %rd45;
	ld.global.nc.f32 	%f12, [%rd46];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f18, [%rd47];
	add.s64 	%rd48, %rd1, %rd45;
	ld.global.nc.f32 	%f19, [%rd48];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB1006_1:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd49, %r1, 4;
	add.s64 	%rd7, %rd4, %rd49;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p4, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p5, %r15, 7;
	and.pred  	%p6, %p5, %p4;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB1006_6;
	bra.uni 	LBB1006_2;
LBB1006_6:
	mul.wide.u32 	%rd19, %r24, -901412889;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r5, %rd20;
	bfe.u32 	%r51, %r5, 6, 5;
	and.b32  	%r52, %r5, 2047;
	mul.wide.u32 	%rd50, %r52, 196;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r14, 28;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r15, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f25, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f26, [%rd57];
	mul.wide.u32 	%rd58, %r51, 4;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f27, [%rd59];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd60, %rd3, %rd56;
	ld.global.nc.f32 	%f33, [%rd60];
	add.s64 	%rd61, %rd1, %rd58;
	ld.global.nc.f32 	%f34, [%rd61];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB1006_2:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p7, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p8, %r17, 7;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB1006_7;
	bra.uni 	LBB1006_3;
LBB1006_7:
	mul.wide.u32 	%rd25, %r30, -901412889;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r8, %rd26;
	bfe.u32 	%r53, %r8, 6, 5;
	and.b32  	%r54, %r8, 2047;
	mul.wide.u32 	%rd62, %r54, 196;
	add.s64 	%rd63, %rd6, %rd62;
	mul.wide.u32 	%rd64, %r16, 28;
	add.s64 	%rd65, %rd63, %rd64;
	mul.wide.u32 	%rd66, %r17, 4;
	add.s64 	%rd67, %rd65, %rd66;
	ld.global.nc.f32 	%f40, [%rd67];
	mul.wide.u32 	%rd68, %r54, 4;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.nc.f32 	%f41, [%rd69];
	mul.wide.u32 	%rd70, %r53, 4;
	add.s64 	%rd71, %rd5, %rd70;
	ld.global.nc.f32 	%f42, [%rd71];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd72, %rd3, %rd68;
	ld.global.nc.f32 	%f48, [%rd72];
	add.s64 	%rd73, %rd1, %rd70;
	ld.global.nc.f32 	%f49, [%rd73];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB1006_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p10, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p11, %r19, 7;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB1006_8;
	bra.uni 	LBB1006_4;
LBB1006_8:
	mul.wide.u32 	%rd31, %r36, -901412889;
	shr.u64 	%rd32, %rd31, 38;
	cvt.u32.u64 	%r11, %rd32;
	bfe.u32 	%r55, %r11, 6, 5;
	and.b32  	%r56, %r11, 2047;
	mul.wide.u32 	%rd74, %r56, 196;
	add.s64 	%rd75, %rd6, %rd74;
	mul.wide.u32 	%rd76, %r18, 28;
	add.s64 	%rd77, %rd75, %rd76;
	mul.wide.u32 	%rd78, %r19, 4;
	add.s64 	%rd79, %rd77, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.wide.u32 	%rd80, %r56, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.nc.f32 	%f56, [%rd81];
	mul.wide.u32 	%rd82, %r55, 4;
	add.s64 	%rd83, %rd5, %rd82;
	ld.global.nc.f32 	%f57, [%rd83];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd84, %rd3, %rd80;
	ld.global.nc.f32 	%f63, [%rd84];
	add.s64 	%rd85, %rd1, %rd82;
	ld.global.nc.f32 	%f64, [%rd85];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB1006_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_18
.visible .entry fusion_18(
	.param .u64 fusion_18_param_0,
	.param .u64 fusion_18_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<43>;

	ld.param.u64 	%rd5, [fusion_18_param_0];
	ld.param.u64 	%rd6, [fusion_18_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 304267648;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 6;
	mul.wide.u32 	%rd8, %r13, -858993459;
	shr.u64 	%rd9, %rd8, 34;
	cvt.u32.u64 	%r14, %rd9;
	mul.lo.s32 	%r15, %r14, 5;
	sub.s32 	%r16, %r13, %r15;
	setp.eq.s32 	%p1, %r16, 4;
	shl.b32 	%r3, %r16, 12;
	shl.b32 	%r17, %r12, 5;
	and.b32  	%r4, %r17, 2016;
	selp.b32 	%r37, 64, 128, %p1;
	or.b32  	%r18, %r4, %r1;
	cvt.u64.u32 	%rd3, %r18;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r36, 0;
	shl.b64 	%rd20, %rd3, 2;
LBB1007_1:
	or.b32  	%r19, %r36, %r2;
	add.s32 	%r20, %r19, %r3;
	and.b32  	%r21, %r20, 2015;
	shr.u32 	%r22, %r20, 11;
	mul.wide.u32 	%rd10, %r22, -1431655765;
	shr.u64 	%rd11, %rd10, 33;
	cvt.u32.u64 	%r23, %rd11;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.wide.u32 	%rd12, %r20, -1431655765;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r26, %rd13;
	mul.wide.u32 	%rd14, %r25, 16777216;
	mul.wide.u32 	%rd15, %r26, 50331648;
	add.s64 	%rd16, %rd1, %rd15;
	add.s64 	%rd17, %rd16, %rd14;
	mul.wide.u32 	%rd18, %r21, 8192;
	add.s64 	%rd19, %rd17, %rd18;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r27, %r19, 32;
	add.s32 	%r28, %r27, %r3;
	and.b32  	%r29, %r28, 2047;
	shr.u32 	%r30, %r28, 11;
	mul.wide.u32 	%rd22, %r30, -1431655765;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r31, %rd23;
	mul.lo.s32 	%r32, %r31, 3;
	sub.s32 	%r33, %r30, %r32;
	mul.wide.u32 	%rd24, %r28, -1431655765;
	shr.u64 	%rd25, %rd24, 44;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r33, 16777216;
	mul.wide.u32 	%rd27, %r34, 50331648;
	add.s64 	%rd28, %rd1, %rd27;
	add.s64 	%rd29, %rd28, %rd26;
	mul.wide.u32 	%rd30, %r29, 8192;
	add.s64 	%rd31, %rd29, %rd30;
	add.s64 	%rd32, %rd31, %rd20;
	ld.global.nc.f32 	%f7, [%rd32];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r37, %r37, -2;
	add.s32 	%r36, %r36, 64;
	setp.ne.s32 	%p2, %r37, 0;
	@%p2 bra 	LBB1007_1;
	mul.wide.u32 	%rd33, %r1, 132;
	mov.u64 	%rd34, shared_cache_0604;
	add.s64 	%rd35, %rd34, %rd33;
	mul.wide.u32 	%rd36, %r2, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.shared.f32 	[%rd37], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd38, %r2, 132;
	add.s64 	%rd39, %rd34, %rd38;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.shared.f32 	%f8, [%rd41];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd41], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB1007_4;
	or.b32  	%r35, %r4, %r2;
	mul.wide.u32 	%rd42, %r35, 4;
	add.s64 	%rd4, %rd2, %rd42;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB1007_4:
	ret;

}
	// .globl	fusion_17
.visible .entry fusion_17(
	.param .u64 fusion_17_param_0,
	.param .u64 fusion_17_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<63>;

	ld.param.u64 	%rd1, [fusion_17_param_0];
	ld.param.u64 	%rd2, [fusion_17_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r1, 954437177;
	shr.u64 	%rd6, %rd5, 34;
	cvt.u32.u64 	%r6, %rd6;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd7, %r9, 954437177;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r10, %rd8;
	and.b32  	%r11, %r10, 2047;
	mul.wide.u32 	%rd9, %r9, -1431655765;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r13, %rd10;
	mul.wide.u32 	%rd11, %r13, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r14, %rd12;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd13, %r8, 954437177;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r19, %rd14;
	and.b32  	%r20, %r19, 2047;
	mul.wide.u32 	%rd15, %r8, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r22, %rd16;
	mul.wide.u32 	%rd17, %r22, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r23, %rd18;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd19, %r7, 954437177;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	and.b32  	%r29, %r28, 2047;
	mul.wide.u32 	%rd21, %r7, -1431655765;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r32, %rd24;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	mul.wide.u32 	%rd25, %r5, 954437177;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r37, %rd26;
	and.b32  	%r38, %r37, 2047;
	mul.wide.u32 	%rd27, %r5, -1431655765;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r40, %rd28;
	mul.wide.u32 	%rd29, %r40, -1431655765;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r41, %rd30;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd31, %r6, 4;
	add.s64 	%rd32, %rd3, %rd31;
	mul.wide.u32 	%rd33, %r5, 4;
	add.s64 	%rd34, %rd3, %rd33;
	mul.wide.u32 	%rd35, %r43, 50331648;
	add.s64 	%rd36, %rd4, %rd35;
	mul.wide.u32 	%rd37, %r45, 16777216;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r38, 8192;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd41, %rd40, %rd31;
	ld.global.nc.f32 	%f1, [%rd41];
	ld.global.nc.f32 	%f2, [%rd32+304267648];
	mul.rn.f32 	%f3, %f2, 0f38638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd42, %r34, 50331648;
	add.s64 	%rd43, %rd4, %rd42;
	mul.wide.u32 	%rd44, %r36, 16777216;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r29, 8192;
	add.s64 	%rd47, %rd45, %rd46;
	add.s64 	%rd48, %rd47, %rd31;
	ld.global.nc.f32 	%f5, [%rd48];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd49, %r25, 50331648;
	add.s64 	%rd50, %rd4, %rd49;
	mul.wide.u32 	%rd51, %r27, 16777216;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r20, 8192;
	add.s64 	%rd54, %rd52, %rd53;
	add.s64 	%rd55, %rd54, %rd31;
	ld.global.nc.f32 	%f7, [%rd55];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd56, %r16, 50331648;
	add.s64 	%rd57, %rd4, %rd56;
	mul.wide.u32 	%rd58, %r18, 16777216;
	add.s64 	%rd59, %rd57, %rd58;
	mul.wide.u32 	%rd60, %r11, 8192;
	add.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd31;
	ld.global.nc.f32 	%f9, [%rd62];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd34+151003520], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_16
.visible .entry fusion_16(
	.param .u64 fusion_16_param_0
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot1009[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot1009;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd7, [fusion_16_param_0];
	cvta.to.global.u64 	%rd8, %rd7;
	add.s64 	%rd10, %rd8, 151003520;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r6, %ctaid.x;
	mul.wide.u32 	%rd11, %r6, -858993459;
	shr.u64 	%rd12, %rd11, 34;
	cvt.u32.u64 	%r8, %rd12;
	mul.lo.s32 	%r9, %r8, 5;
	sub.s32 	%r10, %r6, %r9;
	and.b32  	%r2, %r8, 2047;
	setp.eq.s32 	%p1, %r10, 4;
	selp.b32 	%r3, 2048, 4096, %p1;
	shl.b32 	%r11, %r10, 12;
	or.b32  	%r12, %r11, %r1;
	mul.lo.s32 	%r13, %r2, 18432;
	add.s32 	%r14, %r12, %r13;
	mul.wide.u32 	%rd13, %r14, 4;
	add.s64 	%rd14, %rd10, %rd13;
	ld.global.nc.f32 	%f11, [%rd14];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f12, 0f00000000;
	cvt.u64.u32 	%rd15, %r13;
	cvt.u64.u32 	%rd16, %r12;
	add.s64 	%rd17, %rd16, %rd15;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd3, %rd10, %rd18;
	ld.global.nc.f32 	%f14, [%rd3+2048];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f13, %f15;
	ld.global.nc.f32 	%f17, [%rd3+4096];
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f16, %f18;
	ld.global.nc.f32 	%f20, [%rd3+6144];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f52, %f19, %f21;
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p2, %r15, %r3;
	@%p2 bra 	LBB1009_7;
	bra.uni 	LBB1009_1;
LBB1009_7:
	ld.global.nc.f32 	%f22, [%rd3+8192];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f52, %f52, %f23;
LBB1009_1:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p3, %r16, %r3;
	@%p3 bra 	LBB1009_8;
	bra.uni 	LBB1009_2;
LBB1009_8:
	ld.global.nc.f32 	%f24, [%rd3+10240];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f52, %f52, %f25;
LBB1009_2:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p4, %r17, %r3;
	@%p4 bra 	LBB1009_9;
	bra.uni 	LBB1009_3;
LBB1009_9:
	ld.global.nc.f32 	%f26, [%rd3+12288];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f52, %f52, %f27;
LBB1009_3:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	LBB1009_10;
	bra.uni 	LBB1009_4;
LBB1009_10:
	ld.global.nc.f32 	%f28, [%rd3+14336];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f52, %f52, %f29;
LBB1009_4:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f30, %f52, 16, 31, -1;
	add.rn.f32 	%f31, %f52, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p6, %r4, 0;
	mov.u64 	%rd21, shared_cache_0605;
	@%p6 bra 	LBB1009_11;
	bra.uni 	LBB1009_5;
LBB1009_11:
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd5, %rd21, %rd20;
	add.rn.f32 	%f6, %f37, %f38;
	st.shared.f32 	[%rd5], %f6;
LBB1009_5:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r5, 0;
	@%p7 bra 	LBB1009_12;
	bra.uni 	LBB1009_6;
LBB1009_12:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd22, %r4, 4;
	add.s64 	%rd6, %rd21, %rd22;
	cvta.shared.u64 	%rd24, %rd6;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd1], %r19;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd26, %rd24, %rd9, %p8;
	ld.f32 	%f39, [%rd26];
	shfl.sync.down.b32	%f40, %f39, 16, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 8, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 4, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 2, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 1, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	st.f32 	[%rd26], %f49;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB1009_6;
	add.s64 	%rd2, %rd8, 304267648;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd2, %rd19;
	ld.shared.f32 	%f50, [%rd6];
	atom.global.add.f32 	%f51, [%rd4], %f50;
LBB1009_6:
	ret;

}
	// .globl	fusion_15
.visible .entry fusion_15(
	.param .u64 fusion_15_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	ld.param.u64 	%rd1, [fusion_15_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r1, 954437177;
	shr.u64 	%rd4, %rd3, 34;
	cvt.u32.u64 	%r6, %rd4;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+304267648];
	mul.rn.f32 	%f2, %f1, 0f38638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+151003520];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+151003520], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_14
.visible .entry fusion_14(
	.param .u64 fusion_14_param_0,
	.param .u64 fusion_14_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot1011[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot1011;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_14_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r5, %r2, 3136, %r1;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd12+305611136];
	add.rn.f32 	%f6, %f5, 0f00000000;
	ld.global.nc.f32 	%f7, [%rd12+305612800];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd12+305614464];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd12+305616128];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd12+305617792];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd12+305619456];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd12+305621120];
	add.rn.f32 	%f41, %f16, %f17;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB1011_4;
	bra.uni 	LBB1011_1;
LBB1011_4:
	add.s64 	%rd3, %rd12, 305611136;
	ld.global.nc.f32 	%f18, [%rd3+11648];
	add.rn.f32 	%f41, %f41, %f18;
LBB1011_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd15, shared_cache_0606;
	@%p2 bra 	LBB1011_5;
	bra.uni 	LBB1011_2;
LBB1011_5:
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd5, %rd15, %rd14;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB1011_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB1011_6;
	bra.uni 	LBB1011_3;
LBB1011_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd16, %r3, 4;
	add.s64 	%rd6, %rd15, %rd16;
	cvta.shared.u64 	%rd18, %rd6;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd2], %r6;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd20, %rd18, %rd10, %p4;
	ld.f32 	%f28, [%rd20];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd20], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB1011_3;
	ld.param.u64 	%rd7, [fusion_14_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd4, %rd1, %rd13;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB1011_3:
	ret;

}
	// .globl	fusion_12
.visible .entry fusion_12(
	.param .u64 fusion_12_param_0,
	.param .u64 fusion_12_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot1012[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<30>;
	.reg .b64 	%rd<54>;

	mov.u64 	%SPL, __local_depot1012;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_12_param_0];
	ld.param.u64 	%rd9, [fusion_12_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r3, %r2, 3136, %r1;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r3, 1402438301;
	shr.u64 	%rd15, %rd14, 42;
	cvt.u32.u64 	%r6, %rd15;
	and.b32  	%r7, %r6, 31;
	ld.global.nc.f32 	%f5, [%rd13+305611136];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	add.s32 	%r8, %r3, 416;
	mul.wide.u32 	%rd18, %r8, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r9, %rd19;
	and.b32  	%r10, %r9, 31;
	ld.global.nc.f32 	%f11, [%rd13+305612800];
	mul.wide.u32 	%rd20, %r10, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f12, [%rd21];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r11, %r3, 832;
	mul.wide.u32 	%rd22, %r11, 1402438301;
	shr.u64 	%rd23, %rd22, 42;
	cvt.u32.u64 	%r12, %rd23;
	and.b32  	%r13, %r12, 31;
	ld.global.nc.f32 	%f17, [%rd13+305614464];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f18, [%rd25];
	mul.rn.f32 	%f19, %f18, 0f39A72F05;
	sub.rn.f32 	%f20, %f17, %f19;
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f22, %f16, %f21;
	add.s32 	%r14, %r3, 1248;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.f32 	%f23, [%rd13+305616128];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f24, [%rd29];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f23, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f22, %f27;
	add.s32 	%r17, %r3, 1664;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.f32 	%f29, [%rd13+305617792];
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f30, [%rd33];
	mul.rn.f32 	%f31, %f30, 0f39A72F05;
	sub.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f34, %f28, %f33;
	add.s32 	%r20, %r3, 2080;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.f32 	%f35, [%rd13+305619456];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f40, %f34, %f39;
	add.s32 	%r23, %r3, 2496;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	ld.global.nc.f32 	%f41, [%rd13+305621120];
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f42, [%rd41];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f41, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f73, %f40, %f45;
	setp.lt.u32 	%p1, %r1, 224;
	@%p1 bra 	LBB1012_4;
	bra.uni 	LBB1012_1;
LBB1012_4:
	add.s64 	%rd4, %rd13, 305611136;
	add.s32 	%r26, %r3, 2912;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.f32 	%f46, [%rd4+11648];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f47, [%rd45];
	mul.rn.f32 	%f48, %f47, 0fB9A72F05;
	add.rn.f32 	%f49, %f46, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f73, %f50;
LBB1012_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd48, shared_cache_0607;
	@%p2 bra 	LBB1012_5;
	bra.uni 	LBB1012_2;
LBB1012_5:
	mul.wide.u32 	%rd47, %r5, 4;
	add.s64 	%rd6, %rd48, %rd47;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB1012_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB1012_6;
	bra.uni 	LBB1012_3;
LBB1012_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd49, %r4, 4;
	add.s64 	%rd7, %rd48, %rd49;
	cvta.shared.u64 	%rd51, %rd7;
	mov.u32 	%r29, 0;
	st.local.u32 	[%rd2], %r29;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd53, %rd51, %rd11, %p4;
	ld.f32 	%f60, [%rd53];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd53], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB1012_3;
	add.s64 	%rd3, %rd10, 306012544;
	mul.wide.u32 	%rd46, %r2, 4;
	add.s64 	%rd5, %rd3, %rd46;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB1012_3:
	ret;

}
	// .globl	fusion_11
.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1,
	.param .u64 fusion_11_param_2,
	.param .u64 fusion_11_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_11_param_0];
	ld.param.u64 	%rd2, [fusion_11_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_11_param_1];
	ld.param.u64 	%rd5, [fusion_11_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 306012544;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+305611136];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+305209728], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<22>;

	ld.param.u64 	%rd5, [fusion_10_param_0];
	ld.param.u64 	%rd6, [fusion_10_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd7, 305611136;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd10, %rd3, 2;
LBB1014_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd8, %r10, 32768;
	add.s64 	%rd9, %rd1, %rd8;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.f32 	%f5, [%rd11];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd11+1048576];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd11+2097152];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd11+3145728];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd11+4194304];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd11+5242880];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd11+6291456];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd11+7340032];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB1014_1;
	mul.wide.u32 	%rd12, %r1, 132;
	mov.u64 	%rd13, shared_cache_0608;
	add.s64 	%rd14, %rd13, %rd12;
	mul.wide.u32 	%rd15, %r2, 4;
	add.s64 	%rd16, %rd14, %rd15;
	st.shared.f32 	[%rd16], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r2, 132;
	add.s64 	%rd18, %rd13, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd18, %rd19;
	ld.shared.f32 	%f20, [%rd20];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd20], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB1014_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd21, %r11, 4;
	add.s64 	%rd4, %rd2, %rd21;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB1014_4:
	ret;

}
	// .globl	fusion_1335
.visible .entry fusion_1335(
	.param .u64 fusion_1335_param_0,
	.param .u64 fusion_1335_param_1
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot1015[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot1015;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_1335_param_0];
	ld.param.u64 	%rd6, [fusion_1335_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 32768;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+305611136];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+32768];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+16777216];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+16809984];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+33554432];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+33587200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+50331648];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+50364416];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0609;
	@%p1 bra 	LBB1015_3;
	bra.uni 	LBB1015_1;
LBB1015_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB1015_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB1015_4;
	bra.uni 	LBB1015_2;
LBB1015_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB1015_2;
	add.s64 	%rd2, %rd11, 305643904;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB1015_2:
	ret;

}
	// .globl	fusion_7
.visible .entry fusion_7(
	.param .u64 fusion_7_param_0,
	.param .u64 fusion_7_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_7_param_0];
	ld.param.u64 	%rd2, [fusion_7_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+305643904];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 32768;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+305611136];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r12, 32768;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 32768;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 32768;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+67142016], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_6_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+301998464];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+303604096];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_5
.visible .entry fusion_5(
	.param .u64 fusion_5_param_0,
	.param .u64 fusion_5_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot1018[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot1018;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_5_param_1];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r10, %r9, 12;
	or.b32  	%r4, %r10, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mul.lo.s32 	%r5, %r2, 12544;
	mov.f32 	%f49, 0f00000000;
	@%p2 bra 	LBB1018_11;
	bra.uni 	LBB1018_1;
LBB1018_11:
	add.s32 	%r11, %r4, %r5;
	mul.wide.u32 	%rd12, %r11, 4;
	add.s64 	%rd4, %rd1, %rd12;
	ld.global.nc.f32 	%f19, [%rd4];
	add.rn.f32 	%f49, %f19, 0f00000000;
LBB1018_1:
	or.b32  	%r12, %r1, 512;
	setp.lt.u32 	%p3, %r12, %r3;
	cvt.u64.u32 	%rd13, %r5;
	cvt.u64.u32 	%rd14, %r4;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd5, %rd1, %rd16;
	@%p3 bra 	LBB1018_12;
	bra.uni 	LBB1018_2;
LBB1018_12:
	ld.global.nc.f32 	%f20, [%rd5+2048];
	add.rn.f32 	%f49, %f49, %f20;
LBB1018_2:
	or.b32  	%r13, %r1, 1024;
	setp.lt.u32 	%p4, %r13, %r3;
	@%p4 bra 	LBB1018_13;
	bra.uni 	LBB1018_3;
LBB1018_13:
	ld.global.nc.f32 	%f21, [%rd5+4096];
	add.rn.f32 	%f49, %f49, %f21;
LBB1018_3:
	or.b32  	%r14, %r1, 1536;
	setp.lt.u32 	%p5, %r14, %r3;
	@%p5 bra 	LBB1018_14;
	bra.uni 	LBB1018_4;
LBB1018_14:
	ld.global.nc.f32 	%f22, [%rd5+6144];
	add.rn.f32 	%f49, %f49, %f22;
LBB1018_4:
	or.b32  	%r15, %r1, 2048;
	setp.lt.u32 	%p6, %r15, %r3;
	@%p6 bra 	LBB1018_15;
	bra.uni 	LBB1018_5;
LBB1018_15:
	ld.global.nc.f32 	%f23, [%rd5+8192];
	add.rn.f32 	%f49, %f49, %f23;
LBB1018_5:
	or.b32  	%r16, %r1, 2560;
	setp.lt.u32 	%p7, %r16, %r3;
	@%p7 bra 	LBB1018_16;
	bra.uni 	LBB1018_6;
LBB1018_16:
	ld.global.nc.f32 	%f24, [%rd5+10240];
	add.rn.f32 	%f49, %f49, %f24;
LBB1018_6:
	or.b32  	%r17, %r1, 3072;
	setp.lt.u32 	%p8, %r17, %r3;
	@%p8 bra 	LBB1018_17;
	bra.uni 	LBB1018_7;
LBB1018_17:
	ld.global.nc.f32 	%f25, [%rd5+12288];
	add.rn.f32 	%f49, %f49, %f25;
LBB1018_7:
	or.b32  	%r18, %r1, 3584;
	setp.lt.u32 	%p9, %r18, %r3;
	@%p9 bra 	LBB1018_18;
	bra.uni 	LBB1018_8;
LBB1018_18:
	ld.global.nc.f32 	%f26, [%rd5+14336];
	add.rn.f32 	%f49, %f49, %f26;
LBB1018_8:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd19, shared_cache_0610;
	@%p10 bra 	LBB1018_19;
	bra.uni 	LBB1018_9;
LBB1018_19:
	mul.wide.u32 	%rd18, %r7, 4;
	add.s64 	%rd7, %rd19, %rd18;
	add.rn.f32 	%f9, %f34, %f35;
	st.shared.f32 	[%rd7], %f9;
LBB1018_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB1018_20;
	bra.uni 	LBB1018_10;
LBB1018_20:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd20, %r6, 4;
	add.s64 	%rd8, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd8;
	mov.u32 	%r19, 0;
	st.local.u32 	[%rd3], %r19;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd24, %rd22, %rd11, %p12;
	ld.f32 	%f36, [%rd24];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd24], %f46;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB1018_10;
	ld.param.u64 	%rd9, [fusion_5_param_0];
	cvta.to.global.u64 	%rd2, %rd9;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd6, %rd2, %rd17;
	ld.shared.f32 	%f47, [%rd8];
	atom.global.add.f32 	%f48, [%rd6], %f47;
LBB1018_10:
	ret;

}
	// .globl	fusion_3
.visible .entry fusion_3(
	.param .u64 fusion_3_param_0,
	.param .u64 fusion_3_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot1019[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<94>;

	mov.u64 	%SPL, __local_depot1019;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_3_param_0];
	ld.param.u64 	%rd9, [fusion_3_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 3;
	shr.u32 	%r2, %r7, 2;
	setp.eq.s32 	%p1, %r8, 3;
	selp.b32 	%r3, 256, 4096, %p1;
	shl.b32 	%r9, %r8, 12;
	or.b32  	%r4, %r9, %r1;
	setp.lt.u32 	%p2, %r1, %r3;
	mov.f32 	%f81, 0f00000000;
	@%p2 bra 	LBB1019_11;
	bra.uni 	LBB1019_1;
LBB1019_11:
	mad.lo.s32 	%r10, %r2, 12544, %r4;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r11, %rd12;
	and.b32  	%r12, %r11, 31;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0fB8A72F05;
	add.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f81, %f23, 0f00000000;
LBB1019_1:
	or.b32  	%r13, %r1, 512;
	setp.lt.u32 	%p3, %r13, %r3;
	mul.lo.s32 	%r61, %r2, 12544;
	cvt.u64.u32 	%rd93, %r4;
	@%p3 bra 	LBB1019_12;
	bra.uni 	LBB1019_2;
LBB1019_12:
	or.b32  	%r14, %r4, 512;
	add.s32 	%r16, %r14, %r61;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r61;
	add.s64 	%rd21, %rd93, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f24, [%rd23+2048];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f25, [%rd25];
	mul.rn.f32 	%f26, %f25, 0fB8A72F05;
	add.rn.f32 	%f27, %f24, %f26;
	mul.rn.f32 	%f28, %f27, %f27;
	add.rn.f32 	%f81, %f81, %f28;
LBB1019_2:
	or.b32  	%r19, %r1, 1024;
	setp.lt.u32 	%p4, %r19, %r3;
	@%p4 bra 	LBB1019_13;
	bra.uni 	LBB1019_3;
LBB1019_13:
	or.b32  	%r20, %r4, 1024;
	add.s32 	%r22, %r20, %r61;
	mul.wide.u32 	%rd26, %r22, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r23, %rd27;
	and.b32  	%r24, %r23, 31;
	cvt.u64.u32 	%rd28, %r61;
	add.s64 	%rd30, %rd93, %rd28;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f29, [%rd32+4096];
	mul.wide.u32 	%rd33, %r24, 4;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.f32 	%f30, [%rd34];
	mul.rn.f32 	%f31, %f30, 0fB8A72F05;
	add.rn.f32 	%f32, %f29, %f31;
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f81, %f81, %f33;
LBB1019_3:
	or.b32  	%r25, %r1, 1536;
	setp.lt.u32 	%p5, %r25, %r3;
	@%p5 bra 	LBB1019_14;
	bra.uni 	LBB1019_4;
LBB1019_14:
	or.b32  	%r26, %r4, 1536;
	add.s32 	%r28, %r26, %r61;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	cvt.u64.u32 	%rd37, %r61;
	add.s64 	%rd39, %rd93, %rd37;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f34, [%rd41+6144];
	mul.wide.u32 	%rd42, %r30, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f35, [%rd43];
	mul.rn.f32 	%f36, %f35, 0fB8A72F05;
	add.rn.f32 	%f37, %f34, %f36;
	mul.rn.f32 	%f38, %f37, %f37;
	add.rn.f32 	%f81, %f81, %f38;
LBB1019_4:
	or.b32  	%r31, %r1, 2048;
	setp.lt.u32 	%p6, %r31, %r3;
	@%p6 bra 	LBB1019_15;
	bra.uni 	LBB1019_5;
LBB1019_15:
	or.b32  	%r32, %r4, 2048;
	add.s32 	%r34, %r32, %r61;
	mul.wide.u32 	%rd44, %r34, 1402438301;
	shr.u64 	%rd45, %rd44, 44;
	cvt.u32.u64 	%r35, %rd45;
	and.b32  	%r36, %r35, 31;
	cvt.u64.u32 	%rd46, %r61;
	add.s64 	%rd48, %rd93, %rd46;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f39, [%rd50+8192];
	mul.wide.u32 	%rd51, %r36, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f40, [%rd52];
	mul.rn.f32 	%f41, %f40, 0fB8A72F05;
	add.rn.f32 	%f42, %f39, %f41;
	mul.rn.f32 	%f43, %f42, %f42;
	add.rn.f32 	%f81, %f81, %f43;
LBB1019_5:
	or.b32  	%r37, %r1, 2560;
	setp.lt.u32 	%p7, %r37, %r3;
	@%p7 bra 	LBB1019_16;
	bra.uni 	LBB1019_6;
LBB1019_16:
	or.b32  	%r38, %r4, 2560;
	add.s32 	%r40, %r38, %r61;
	mul.wide.u32 	%rd53, %r40, 1402438301;
	shr.u64 	%rd54, %rd53, 44;
	cvt.u32.u64 	%r41, %rd54;
	and.b32  	%r42, %r41, 31;
	cvt.u64.u32 	%rd55, %r61;
	add.s64 	%rd57, %rd93, %rd55;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f44, [%rd59+10240];
	mul.wide.u32 	%rd60, %r42, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f45, [%rd61];
	mul.rn.f32 	%f46, %f45, 0fB8A72F05;
	add.rn.f32 	%f47, %f44, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f81, %f81, %f48;
LBB1019_6:
	or.b32  	%r43, %r1, 3072;
	setp.lt.u32 	%p8, %r43, %r3;
	@%p8 bra 	LBB1019_17;
	bra.uni 	LBB1019_7;
LBB1019_17:
	or.b32  	%r44, %r4, 3072;
	add.s32 	%r46, %r44, %r61;
	mul.wide.u32 	%rd62, %r46, 1402438301;
	shr.u64 	%rd63, %rd62, 44;
	cvt.u32.u64 	%r47, %rd63;
	and.b32  	%r48, %r47, 31;
	cvt.u64.u32 	%rd64, %r61;
	add.s64 	%rd66, %rd93, %rd64;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f49, [%rd68+12288];
	mul.wide.u32 	%rd69, %r48, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f50, [%rd70];
	mul.rn.f32 	%f51, %f50, 0fB8A72F05;
	add.rn.f32 	%f52, %f49, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f81, %f81, %f53;
LBB1019_7:
	or.b32  	%r49, %r1, 3584;
	setp.lt.u32 	%p9, %r49, %r3;
	@%p9 bra 	LBB1019_18;
	bra.uni 	LBB1019_8;
LBB1019_18:
	or.b32  	%r50, %r4, 3584;
	add.s32 	%r52, %r50, %r61;
	mul.wide.u32 	%rd71, %r52, 1402438301;
	shr.u64 	%rd72, %rd71, 44;
	cvt.u32.u64 	%r53, %rd72;
	and.b32  	%r54, %r53, 31;
	cvt.u64.u32 	%rd73, %r61;
	add.s64 	%rd75, %rd93, %rd73;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.nc.f32 	%f54, [%rd77+14336];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd2, %rd78;
	ld.global.nc.f32 	%f55, [%rd79];
	mul.rn.f32 	%f56, %f55, 0fB8A72F05;
	add.rn.f32 	%f57, %f54, %f56;
	mul.rn.f32 	%f58, %f57, %f57;
	add.rn.f32 	%f81, %f81, %f58;
LBB1019_8:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f59, %f81, 16, 31, -1;
	add.rn.f32 	%f60, %f81, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p10, %r5, 0;
	mov.u64 	%rd82, shared_cache_0611;
	@%p10 bra 	LBB1019_19;
	bra.uni 	LBB1019_9;
LBB1019_19:
	mul.wide.u32 	%rd81, %r6, 4;
	add.s64 	%rd6, %rd82, %rd81;
	add.rn.f32 	%f9, %f66, %f67;
	st.shared.f32 	[%rd6], %f9;
LBB1019_9:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r6, 0;
	@%p11 bra 	LBB1019_20;
	bra.uni 	LBB1019_10;
LBB1019_20:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd83, %r5, 4;
	add.s64 	%rd7, %rd82, %rd83;
	cvta.shared.u64 	%rd85, %rd7;
	mov.u32 	%r55, 0;
	st.local.u32 	[%rd3], %r55;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd87, %rd85, %rd10, %p12;
	ld.f32 	%f68, [%rd87];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd87], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB1019_10;
	add.s64 	%rd4, %rd1, 1638400;
	mul.wide.u32 	%rd80, %r2, 4;
	add.s64 	%rd5, %rd4, %rd80;
	ld.shared.f32 	%f79, [%rd7];
	atom.global.add.f32 	%f80, [%rd5], %f79;
LBB1019_10:
	ret;

}
	// .globl	fusion_2
.visible .entry fusion_2(
	.param .u64 fusion_2_param_0,
	.param .u64 fusion_2_param_1,
	.param .u64 fusion_2_param_2,
	.param .u64 fusion_2_param_3
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot1020[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<46>;

	mov.u64 	%SPL, __local_depot1020;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_2_param_0];
	ld.param.u64 	%rd11, [fusion_2_param_3];
	cvta.to.global.u64 	%rd1, %rd11;
	ld.param.u64 	%rd12, [fusion_2_param_1];
	ld.param.u64 	%rd13, [fusion_2_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd10;
	add.u64 	%rd14, %SP, 0;
	add.s64 	%rd7, %rd1, 1638400;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 49;
	add.s32 	%r5, %r3, %r1;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	and.b32  	%r7, %r6, 8191;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f6, [%rd20];
	shr.u64 	%rd21, %rd15, 44;
	cvt.u32.u64 	%r8, %rd21;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd22, %r9, 4;
	add.s64 	%rd23, %rd7, %rd22;
	ld.global.nc.f32 	%f7, [%rd23];
	mul.rn.f32 	%f8, %f7, 0f38A72F05;
	add.rn.f32 	%f9, %f8, 0f3727C5AC;
	rsqrt.approx.f32 	%f10, %f9;
	mul.rn.f32 	%f11, %f6, %f10;
	mul.rn.f32 	%f12, %f5, %f11;
	add.s64 	%rd24, %rd4, %rd19;
	ld.global.nc.f32 	%f13, [%rd24];
	add.s64 	%rd25, %rd2, %rd22;
	ld.global.nc.f32 	%f14, [%rd25];
	mul.rn.f32 	%f15, %f14, 0f38A72F05;
	mul.rn.f32 	%f16, %f11, %f15;
	sub.rn.f32 	%f17, %f13, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	add.rn.f32 	%f57, %f19, 0f00000000;
	or.b32  	%r4, %r1, 32;
	setp.lt.u32 	%p1, %r4, 49;
	@%p1 bra 	LBB1020_4;
	bra.uni 	LBB1020_1;
LBB1020_4:
	add.s32 	%r10, %r3, %r4;
	mul.wide.u32 	%rd26, %r10, 1402438301;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r11, %rd27;
	cvt.u64.u32 	%rd28, %r3;
	cvt.u64.u32 	%rd29, %r1;
	add.s64 	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f20, [%rd32+128];
	and.b32  	%r12, %r11, 8191;
	mul.wide.u32 	%rd33, %r12, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.f32 	%f21, [%rd34];
	shr.u64 	%rd35, %rd26, 44;
	cvt.u32.u64 	%r13, %rd35;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd36, %r14, 4;
	add.s64 	%rd37, %rd7, %rd36;
	ld.global.nc.f32 	%f22, [%rd37];
	mul.rn.f32 	%f23, %f22, 0f38A72F05;
	add.rn.f32 	%f24, %f23, 0f3727C5AC;
	rsqrt.approx.f32 	%f25, %f24;
	mul.rn.f32 	%f26, %f21, %f25;
	mul.rn.f32 	%f27, %f20, %f26;
	add.s64 	%rd38, %rd4, %rd33;
	ld.global.nc.f32 	%f28, [%rd38];
	add.s64 	%rd39, %rd2, %rd36;
	ld.global.nc.f32 	%f29, [%rd39];
	mul.rn.f32 	%f30, %f29, 0f38A72F05;
	mul.rn.f32 	%f31, %f26, %f30;
	sub.rn.f32 	%f32, %f28, %f31;
	add.rn.f32 	%f33, %f27, %f32;
	max.f32 	%f34, %f33, 0f00000000;
	add.rn.f32 	%f57, %f57, %f34;
LBB1020_1:
	cvta.to.local.u64 	%rd5, %rd14;
	shfl.sync.down.b32	%f35, %f57, 16, 31, -1;
	add.rn.f32 	%f36, %f57, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	setp.eq.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB1020_5;
	bra.uni 	LBB1020_2;
LBB1020_5:
	add.rn.f32 	%f3, %f42, %f43;
	st.shared.f32 	[shared_cache_0612], %f3;
LBB1020_2:
	bar.sync 	0;
	mul.wide.u32 	%rd41, %r1, 4;
	mov.u64 	%rd42, shared_cache_0612;
	add.s64 	%rd9, %rd42, %rd41;
	cvta.shared.u64 	%rd43, %rd9;
	mov.u32 	%r15, 0;
	st.local.u32 	[%rd5], %r15;
	selp.b64 	%rd45, %rd43, %rd14, %p2;
	ld.f32 	%f44, [%rd45];
	shfl.sync.down.b32	%f45, %f44, 16, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 8, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 4, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 2, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	shfl.sync.down.b32	%f53, %f52, 1, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	st.f32 	[%rd45], %f54;
	@%p2 bra 	LBB1020_6;
	bra.uni 	LBB1020_3;
LBB1020_6:
	add.s64 	%rd6, %rd1, 1605632;
	mul.wide.u32 	%rd40, %r2, 4;
	add.s64 	%rd8, %rd6, %rd40;
	ld.shared.f32 	%f55, [%rd9];
	atom.global.add.f32 	%f56, [%rd8], %f55;
LBB1020_3:
	ret;

}
	// .globl	fusion_1336
.visible .entry fusion_1336(
	.param .u64 fusion_1336_param_0,
	.param .u64 fusion_1336_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<29>;

	ld.param.u64 	%rd6, [fusion_1336_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r9, %tid.x;
	and.b32  	%r1, %r9, 31;
	shr.u32 	%r2, %r9, 5;
	mov.u32 	%r10, %ctaid.x;
	and.b32  	%r11, %r10, 31;
	setp.eq.s32 	%p1, %r11, 31;
	selp.b32 	%r3, 8, 32, %p1;
	shl.b32 	%r5, %r11, 5;
	setp.ge.u32 	%p2, %r1, %r3;
	mov.f32 	%f28, 0f00000000;
	@%p2 bra 	LBB1021_3;
	ld.param.u64 	%rd5, [fusion_1336_param_0];
	cvta.to.global.u64 	%rd2, %rd5;
	add.s64 	%rd3, %rd1, 1605632;
	shl.b32 	%r12, %r10, 7;
	and.b32  	%r4, %r12, 4096;
	or.b32  	%r6, %r5, %r1;
	mov.f32 	%f28, 0f00000000;
	mov.u32 	%r23, 0;
LBB1021_2:
	or.b32  	%r14, %r23, %r2;
	add.s32 	%r15, %r14, %r4;
	mad.lo.s32 	%r16, %r15, 1000, %r6;
	mul.wide.u32 	%rd7, %r16, 274877907;
	shr.u64 	%rd8, %rd7, 38;
	cvt.u32.u64 	%r17, %rd8;
	mul.wide.u32 	%rd9, %r17, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f7, [%rd10];
	mul.rn.f32 	%f8, %f7, 0f3CA72F05;
	mul.wide.s32 	%rd11, %r16, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f9, [%rd12];
	mul.rn.f32 	%f10, %f8, %f9;
	add.rn.f32 	%f11, %f28, %f10;
	or.b32  	%r18, %r14, 32;
	add.s32 	%r19, %r18, %r4;
	mad.lo.s32 	%r20, %r19, 1000, %r6;
	mul.wide.u32 	%rd13, %r20, 274877907;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r21, %rd14;
	mul.wide.u32 	%rd15, %r21, 4;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.rn.f32 	%f13, %f12, 0f3CA72F05;
	mul.wide.s32 	%rd17, %r20, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f14, [%rd18];
	mul.rn.f32 	%f15, %f13, %f14;
	add.rn.f32 	%f28, %f11, %f15;
	add.s32 	%r23, %r23, 64;
	setp.eq.s32 	%p3, %r23, 4096;
	@%p3 bra 	LBB1021_3;
	bra.uni 	LBB1021_2;
LBB1021_3:
	mul.wide.u32 	%rd19, %r1, 132;
	mov.u64 	%rd20, shared_cache_0613;
	add.s64 	%rd21, %rd20, %rd19;
	mul.wide.u32 	%rd22, %r2, 4;
	add.s64 	%rd23, %rd21, %rd22;
	st.shared.f32 	[%rd23], %f28;
	bar.sync 	0;
	mul.wide.u32 	%rd24, %r2, 132;
	add.s64 	%rd25, %rd20, %rd24;
	mul.wide.u32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.shared.f32 	%f16, [%rd27];
	shfl.sync.down.b32	%f17, %f16, 16, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 8, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 4, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 2, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 1, 31, -1;
	add.rn.f32 	%f4, %f24, %f25;
	st.shared.f32 	[%rd27], %f4;
	setp.ge.u32 	%p4, %r2, %r3;
	setp.ne.s32 	%p5, %r1, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	LBB1021_5;
	or.b32  	%r22, %r5, %r2;
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd4, %rd1, %rd28;
	atom.global.add.f32 	%f26, [%rd4], %f4;
LBB1021_5:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_param_0];
	ld.param.u64 	%rd2, [fusion_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd9];
	add.rn.f32 	%f9, %f1, %f5;
	add.s64 	%rd10, %rd6, %rd7;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd10], {%f9, %f10, %f11, %f12};
	ret;

}
