0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/cogol/Desktop/test_bench/tb_seq_min.vhd,1664223568,vhdl,,,,project_tb,,,,,,,,
C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.sim/seq_min/synth/func/xsim/project_tb_func_synth.v,1668072325,verilog,,,,glbl;project_reti_logiche,,,,,,,,
