/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  reg [11:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[49] ? celloutsig_0_0z : celloutsig_0_3z[1];
  assign celloutsig_1_19z = ~((celloutsig_1_12z[7] | celloutsig_1_6z) & (celloutsig_1_14z | celloutsig_1_11z[5]));
  assign celloutsig_0_1z = in_data[46] | ~(celloutsig_0_0z);
  assign celloutsig_1_14z = celloutsig_1_6z | ~(celloutsig_1_2z[2]);
  assign celloutsig_0_10z = in_data[80:73] + { in_data[74:69], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[22:6], celloutsig_0_0z, celloutsig_0_0z } + { in_data[75:59], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = in_data[181:167] & { celloutsig_1_1z[17:11], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2], celloutsig_1_2z } <= { celloutsig_1_1z[10:8], 1'h1 };
  assign celloutsig_1_10z = in_data[154:152] <= celloutsig_1_1z[12:10];
  assign celloutsig_0_0z = in_data[26:23] < in_data[25:22];
  assign celloutsig_1_2z = celloutsig_1_0z[4:2] * in_data[189:187];
  assign { celloutsig_1_5z[4], celloutsig_1_5z[0] } = celloutsig_1_3z[0] ? { celloutsig_1_1z[12], 1'h1 } : { celloutsig_1_2z[2], 1'h0 };
  assign celloutsig_1_9z = | { celloutsig_1_5z[0], celloutsig_1_3z[2:1] };
  assign celloutsig_1_0z = in_data[187:180] >> in_data[179:172];
  assign celloutsig_1_11z = in_data[121:111] >> { celloutsig_1_1z[14], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_3z = celloutsig_1_0z[7:4] <<< celloutsig_1_1z[13:10];
  assign celloutsig_0_6z = { in_data[93:74], celloutsig_0_3z, celloutsig_0_0z } >>> in_data[86:62];
  assign celloutsig_0_11z = celloutsig_0_4z[10:2] >>> { celloutsig_0_6z[8:1], celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_2z[5:3], celloutsig_0_1z } - celloutsig_0_2z[10:7];
  assign celloutsig_1_18z = celloutsig_1_17z[15:13] ^ in_data[186:184];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = in_data[30:19];
  assign celloutsig_0_9z = ~((in_data[18] & celloutsig_0_2z[7]) | (celloutsig_0_0z & celloutsig_0_1z));
  assign celloutsig_1_1z[19:8] = in_data[131:120] ~^ in_data[183:172];
  assign { celloutsig_1_17z[11:4], celloutsig_1_17z[15:12] } = { celloutsig_1_11z[10:3], celloutsig_1_5z[4], celloutsig_1_3z[3:1] } ^ { celloutsig_1_1z[15:8], celloutsig_1_1z[19:16] };
  assign celloutsig_1_1z[7:0] = 8'hff;
  assign celloutsig_1_5z[3:1] = celloutsig_1_3z[3:1];
  assign { out_data[130:128], out_data[96], out_data[39:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
