#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2121830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2129860 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x210f570 .functor NOT 1, L_0x2162ac0, C4<0>, C4<0>, C4<0>;
L_0x2162800 .functor XOR 1, L_0x21626c0, L_0x2162760, C4<0>, C4<0>;
L_0x21629b0 .functor XOR 1, L_0x2162800, L_0x2162910, C4<0>, C4<0>;
v0x215f790_0 .net "A", 0 0, v0x215c6e0_0;  1 drivers
v0x215f850_0 .net "B", 0 0, v0x215c780_0;  1 drivers
v0x215f910_0 .net "C", 0 0, v0x215c820_0;  1 drivers
v0x215f9b0_0 .net "S", 0 0, v0x215c8c0_0;  1 drivers
v0x215fa50_0 .net "Z_dut", 0 0, v0x215d4f0_0;  1 drivers
v0x215fb40_0 .net "Z_ref", 0 0, L_0x2160860;  1 drivers
v0x215fbe0_0 .net *"_ivl_10", 0 0, L_0x2162910;  1 drivers
v0x215fc80_0 .net *"_ivl_12", 0 0, L_0x21629b0;  1 drivers
v0x215fd20_0 .net *"_ivl_2", 0 0, L_0x2162620;  1 drivers
v0x215fe00_0 .net *"_ivl_4", 0 0, L_0x21626c0;  1 drivers
v0x215fee0_0 .net *"_ivl_6", 0 0, L_0x2162760;  1 drivers
v0x215ffc0_0 .net *"_ivl_8", 0 0, L_0x2162800;  1 drivers
v0x21600a0_0 .var "clk", 0 0;
v0x2160140_0 .net "enable", 0 0, v0x215ca50_0;  1 drivers
v0x21601e0_0 .var/2u "stats1", 159 0;
v0x21602c0_0 .var/2u "strobe", 0 0;
v0x2160380_0 .net "tb_match", 0 0, L_0x2162ac0;  1 drivers
v0x2160440_0 .net "tb_mismatch", 0 0, L_0x210f570;  1 drivers
v0x2160500_0 .net "wavedrom_enable", 0 0, v0x215cb20_0;  1 drivers
v0x21605a0_0 .net "wavedrom_title", 511 0, v0x215cbc0_0;  1 drivers
L_0x2162620 .concat [ 1 0 0 0], L_0x2160860;
L_0x21626c0 .concat [ 1 0 0 0], L_0x2160860;
L_0x2162760 .concat [ 1 0 0 0], v0x215d4f0_0;
L_0x2162910 .concat [ 1 0 0 0], L_0x2160860;
L_0x2162ac0 .cmp/eeq 1, L_0x2162620, L_0x21629b0;
S_0x21299f0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x2129860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x210f0a0_0 .net "A", 0 0, v0x215c6e0_0;  alias, 1 drivers
v0x210f390_0 .net "B", 0 0, v0x215c780_0;  alias, 1 drivers
v0x210f680_0 .net "C", 0 0, v0x215c820_0;  alias, 1 drivers
v0x210fcf0_0 .net "S", 0 0, v0x215c8c0_0;  alias, 1 drivers
v0x2110080_0 .net "Z", 0 0, L_0x2160860;  alias, 1 drivers
v0x2110410_0 .net *"_ivl_0", 2 0, L_0x2160640;  1 drivers
v0x21107a0_0 .net "clk", 0 0, v0x21600a0_0;  1 drivers
v0x215bd20_0 .net "enable", 0 0, v0x215ca50_0;  alias, 1 drivers
v0x215bde0_0 .var "q", 7 0;
E_0x2120550 .event posedge, v0x21107a0_0;
L_0x2160640 .concat [ 1 1 1 0], v0x215c820_0, v0x215c780_0, v0x215c6e0_0;
L_0x2160860 .part/v v0x215bde0_0, L_0x2160640, 1;
S_0x215bfa0 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x2129860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x215c6e0_0 .var "A", 0 0;
v0x215c780_0 .var "B", 0 0;
v0x215c820_0 .var "C", 0 0;
v0x215c8c0_0 .var "S", 0 0;
v0x215c960_0 .net "clk", 0 0, v0x21600a0_0;  alias, 1 drivers
v0x215ca50_0 .var "enable", 0 0;
v0x215cb20_0 .var "wavedrom_enable", 0 0;
v0x215cbc0_0 .var "wavedrom_title", 511 0;
E_0x211f5a0/0 .event negedge, v0x21107a0_0;
E_0x211f5a0/1 .event posedge, v0x21107a0_0;
E_0x211f5a0 .event/or E_0x211f5a0/0, E_0x211f5a0/1;
E_0x21059f0 .event negedge, v0x21107a0_0;
S_0x215c1e0 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x215bfa0;
 .timescale -12 -12;
v0x215c3e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x215c4e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x215bfa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x215cd30 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x2129860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
L_0x210fbe0 .functor NOT 1, v0x215c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x210ff70 .functor NOT 1, v0x215c780_0, C4<0>, C4<0>, C4<0>;
L_0x2110300 .functor AND 1, L_0x210fbe0, L_0x210ff70, C4<1>, C4<1>;
L_0x2110690 .functor NOT 1, v0x215c820_0, C4<0>, C4<0>, C4<0>;
L_0x212a320 .functor AND 1, L_0x2110300, L_0x2110690, C4<1>, C4<1>;
L_0x213a330 .functor NOT 1, v0x215c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2160a70 .functor NOT 1, v0x215c780_0, C4<0>, C4<0>, C4<0>;
L_0x2160ae0 .functor AND 1, L_0x213a330, L_0x2160a70, C4<1>, C4<1>;
L_0x2160c40 .functor AND 1, L_0x2160ae0, v0x215c820_0, C4<1>, C4<1>;
L_0x2160d00 .functor NOT 1, v0x215c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2160dd0 .functor AND 1, L_0x2160d00, v0x215c780_0, C4<1>, C4<1>;
L_0x2160e40 .functor NOT 1, v0x215c820_0, C4<0>, C4<0>, C4<0>;
L_0x2160f20 .functor AND 1, L_0x2160dd0, L_0x2160e40, C4<1>, C4<1>;
L_0x2161060 .functor NOT 1, v0x215c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2160eb0 .functor AND 1, L_0x2161060, v0x215c780_0, C4<1>, C4<1>;
L_0x21613c0 .functor AND 1, L_0x2160eb0, v0x215c820_0, C4<1>, C4<1>;
L_0x2161620 .functor NOT 1, v0x215c780_0, C4<0>, C4<0>, C4<0>;
L_0x2161690 .functor AND 1, v0x215c6e0_0, L_0x2161620, C4<1>, C4<1>;
L_0x2161820 .functor NOT 1, v0x215c820_0, C4<0>, C4<0>, C4<0>;
L_0x2161890 .functor AND 1, L_0x2161690, L_0x2161820, C4<1>, C4<1>;
L_0x2161a80 .functor NOT 1, v0x215c780_0, C4<0>, C4<0>, C4<0>;
L_0x2161af0 .functor AND 1, v0x215c6e0_0, L_0x2161a80, C4<1>, C4<1>;
L_0x2161c70 .functor AND 1, L_0x2161af0, v0x215c820_0, C4<1>, C4<1>;
L_0x2161d30 .functor AND 1, v0x215c6e0_0, v0x215c780_0, C4<1>, C4<1>;
L_0x2161e70 .functor NOT 1, v0x215c820_0, C4<0>, C4<0>, C4<0>;
L_0x2161f10 .functor AND 1, L_0x2161d30, L_0x2161e70, C4<1>, C4<1>;
L_0x21623b0 .functor AND 1, v0x215c6e0_0, v0x215c780_0, C4<1>, C4<1>;
L_0x2162420 .functor AND 1, L_0x21623b0, v0x215c820_0, C4<1>, C4<1>;
v0x215d000_0 .net "A", 0 0, v0x215c6e0_0;  alias, 1 drivers
v0x215d110_0 .net "B", 0 0, v0x215c780_0;  alias, 1 drivers
v0x215d220_0 .net "C", 0 0, v0x215c820_0;  alias, 1 drivers
v0x215d310_0 .var "Q", 7 0;
v0x215d3b0_0 .net "S", 0 0, v0x215c8c0_0;  alias, 1 drivers
v0x215d4f0_0 .var "Z", 0 0;
v0x215d5b0_0 .net *"_ivl_10", 0 0, L_0x212a320;  1 drivers
v0x215d690_0 .net *"_ivl_14", 0 0, L_0x213a330;  1 drivers
v0x215d770_0 .net *"_ivl_16", 0 0, L_0x2160a70;  1 drivers
v0x215d8e0_0 .net *"_ivl_18", 0 0, L_0x2160ae0;  1 drivers
v0x215d9c0_0 .net *"_ivl_2", 0 0, L_0x210fbe0;  1 drivers
v0x215daa0_0 .net *"_ivl_20", 0 0, L_0x2160c40;  1 drivers
v0x215db80_0 .net *"_ivl_24", 0 0, L_0x2160d00;  1 drivers
v0x215dc60_0 .net *"_ivl_26", 0 0, L_0x2160dd0;  1 drivers
v0x215dd40_0 .net *"_ivl_28", 0 0, L_0x2160e40;  1 drivers
v0x215de20_0 .net *"_ivl_30", 0 0, L_0x2160f20;  1 drivers
v0x215df00_0 .net *"_ivl_34", 0 0, L_0x2161060;  1 drivers
v0x215e0f0_0 .net *"_ivl_36", 0 0, L_0x2160eb0;  1 drivers
v0x215e1d0_0 .net *"_ivl_38", 0 0, L_0x21613c0;  1 drivers
v0x215e2b0_0 .net *"_ivl_4", 0 0, L_0x210ff70;  1 drivers
v0x215e390_0 .net *"_ivl_42", 0 0, L_0x2161620;  1 drivers
v0x215e470_0 .net *"_ivl_44", 0 0, L_0x2161690;  1 drivers
v0x215e550_0 .net *"_ivl_46", 0 0, L_0x2161820;  1 drivers
v0x215e630_0 .net *"_ivl_48", 0 0, L_0x2161890;  1 drivers
v0x215e710_0 .net *"_ivl_52", 0 0, L_0x2161a80;  1 drivers
v0x215e7f0_0 .net *"_ivl_54", 0 0, L_0x2161af0;  1 drivers
v0x215e8d0_0 .net *"_ivl_56", 0 0, L_0x2161c70;  1 drivers
v0x215e9b0_0 .net *"_ivl_6", 0 0, L_0x2110300;  1 drivers
v0x215ea90_0 .net *"_ivl_60", 0 0, L_0x2161d30;  1 drivers
v0x215eb70_0 .net *"_ivl_62", 0 0, L_0x2161e70;  1 drivers
v0x215ec50_0 .net *"_ivl_64", 0 0, L_0x2161f10;  1 drivers
v0x215ed30_0 .net *"_ivl_69", 0 0, L_0x21623b0;  1 drivers
v0x215ee10_0 .net *"_ivl_71", 0 0, L_0x2162420;  1 drivers
v0x215f100_0 .net *"_ivl_8", 0 0, L_0x2110690;  1 drivers
v0x215f1e0_0 .net "clk", 0 0, v0x21600a0_0;  alias, 1 drivers
v0x215f280_0 .net "decoder_output", 7 0, L_0x2161780;  1 drivers
v0x215f360_0 .net "enable", 0 0, v0x215ca50_0;  alias, 1 drivers
E_0x213e930 .event anyedge, v0x215d310_0, v0x215f280_0;
LS_0x2161780_0_0 .concat8 [ 1 1 1 1], L_0x212a320, L_0x2160c40, L_0x2160f20, L_0x21613c0;
LS_0x2161780_0_4 .concat8 [ 1 1 1 1], L_0x2161890, L_0x2161c70, L_0x2161f10, L_0x2162420;
L_0x2161780 .concat8 [ 4 4 0 0], LS_0x2161780_0_0, LS_0x2161780_0_4;
S_0x215f570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x2129860;
 .timescale -12 -12;
E_0x213e610 .event anyedge, v0x21602c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21602c0_0;
    %nor/r;
    %assign/vec4 v0x21602c0_0, 0;
    %wait E_0x213e610;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x215bfa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215ca50_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x21059f0;
    %wait E_0x2120550;
    %wait E_0x2120550;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x215ca50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x215ca50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %wait E_0x2120550;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %wait E_0x21059f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x215c4e0;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x211f5a0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x215c8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x215c780_0, 0;
    %assign/vec4 v0x215c6e0_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x215ca50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x21299f0;
T_4 ;
    %wait E_0x2120550;
    %load/vec4 v0x215bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x215bde0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x210fcf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x215bde0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x215cd30;
T_5 ;
    %wait E_0x2120550;
    %load/vec4 v0x215f360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x215d310_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x215d3b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x215d310_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x215cd30;
T_6 ;
    %wait E_0x213e930;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %load/vec4 v0x215d310_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x215f280_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x215d4f0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2129860;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21600a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21602c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2129860;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x21600a0_0;
    %inv;
    %store/vec4 v0x21600a0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2129860;
T_9 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x215c960_0, v0x2160440_0, v0x21600a0_0, v0x2160140_0, v0x215f9b0_0, v0x215f790_0, v0x215f850_0, v0x215f910_0, v0x215fb40_0, v0x215fa50_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2129860;
T_10 ;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2129860;
T_11 ;
    %wait E_0x211f5a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21601e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21601e0_0, 4, 32;
    %load/vec4 v0x2160380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21601e0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21601e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21601e0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x215fb40_0;
    %load/vec4 v0x215fb40_0;
    %load/vec4 v0x215fa50_0;
    %xor;
    %load/vec4 v0x215fb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21601e0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x21601e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21601e0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q12/iter0/response11/top_module.sv";
