##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_DBG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 59.30 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 60.12 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_DBG_IntClock          | Frequency: 44.85 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          66470       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_DBG_IntClock  41666.7          25034       N/A              N/A         N/A              N/A         N/A              N/A         
UART_DBG_IntClock  UART_DBG_IntClock  2.16667e+006     2144370     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_1(0)_PAD:in  16150         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
TxUART(0)_PAD  30507         UART_DBG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 59.30 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 66470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16363
-------------------------------------   ----- 
End-of-path arrival time (ps)           16363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0   count7cell     1940   1940  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_4  macrocell1     4191   6131  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9481  66470  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6882  16363  66470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.12 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5042   7503  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10853  25034  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13162  25034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_DBG_IntClock
***********************************************
Clock: UART_DBG_IntClock
Frequency: 44.85 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144370p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16936
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    6302   7552  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350  10902  2144370  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    6034  16936  2144370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5042   7503  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10853  25034  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13162  25034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 66470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16363
-------------------------------------   ----- 
End-of-path arrival time (ps)           16363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0   count7cell     1940   1940  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_4  macrocell1     4191   6131  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9481  66470  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6882  16363  66470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.3::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144370p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16936
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    6302   7552  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350  10902  2144370  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    6034  16936  2144370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5042   7503  25034  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10853  25034  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2309  13162  25034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_last\/main_0
Capture Clock  : \UART_DBG:BUART:rx_last\/clock_0
Path slack     : 28813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                     iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_last\/main_0  macrocell37   6882   9343  28813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_state_0\/main_9  macrocell28   5950   8411  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 29746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_status_3\/main_6  macrocell36   5950   8411  29746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:rx_state_2\/main_8  macrocell31   5829   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:pollcount_1\/main_3  macrocell34   5042   7503  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2461   2461  25034  RISE       1
\UART_DBG:BUART:pollcount_0\/main_2  macrocell35   5042   7503  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 66470p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16363
-------------------------------------   ----- 
End-of-path arrival time (ps)           16363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0   count7cell     1940   1940  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_4  macrocell1     4191   6131  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9481  66470  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6882  16363  66470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 66941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13542
-------------------------------------   ----- 
End-of-path arrival time (ps)           13542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0   count7cell      1940   1940  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_4  macrocell1      4191   6131  66470  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350   9481  66470  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4061  13542  66941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 68657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q           macrocell16    1250   1250  68657  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_2  macrocell2     5892   7142  68657  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350  10492  68657  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   3685  14177  68657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPICAN:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPICAN:BSPIM:RxStsReg\/clock
Path slack     : 69306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13528
-------------------------------------   ----- 
End-of-path arrival time (ps)           13528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  69306  RISE       1
\SPICAN:BSPIM:rx_status_6\/main_5          macrocell4      2915   6495  69306  RISE       1
\SPICAN:BSPIM:rx_status_6\/q               macrocell4      3350   9845  69306  RISE       1
\SPICAN:BSPIM:RxStsReg\/status_6           statusicell2    3683  13528  69306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 69793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q            macrocell16     1250   1250  68657  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   6280   7530  69793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 70020p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q          macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_2  macrocell20   8553   9803  70020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_32/main_2
Capture Clock  : Net_32/clock_0
Path slack     : 70020p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell16   1250   1250  68657  RISE       1
Net_32/main_2             macrocell21   8553   9803  70020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_33/main_2
Capture Clock  : Net_33/clock_0
Path slack     : 70572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell16   1250   1250  68657  RISE       1
Net_33/main_2             macrocell17   8001   9251  70572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 71155p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell14   1250   1250  70424  RISE       1
Net_33/main_0             macrocell17   7419   8669  71155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 71169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q          macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_0  macrocell20   7405   8655  71169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_32/main_0
Capture Clock  : Net_32/clock_0
Path slack     : 71169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell14   1250   1250  70424  RISE       1
Net_32/main_0             macrocell21   7405   8655  71169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_2\/main_2
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 71728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:state_2\/main_2  macrocell14   6845   8095  71728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_1\/main_2
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 71728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:state_1\/main_2  macrocell15   6845   8095  71728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_2
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 71728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8095
-------------------------------------   ---- 
End-of-path arrival time (ps)           8095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:ld_ident\/main_2  macrocell19   6845   8095  71728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPICAN:BSPIM:mosi_reg\/main_4
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72137p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7686
-------------------------------------   ---- 
End-of-path arrival time (ps)           7686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  72137  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_4    macrocell13     2326   7686  72137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_0\/main_3
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 72417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72417  RISE       1
\SPICAN:BSPIM:state_0\/main_3              macrocell16     3827   7407  72417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_3
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72682p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_3  macrocell13   5892   7142  72682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_2\/main_7
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 72729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66470  RISE       1
\SPICAN:BSPIM:state_2\/main_7      macrocell14   5154   7094  72729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_1\/main_7
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 72729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66470  RISE       1
\SPICAN:BSPIM:state_1\/main_7      macrocell15   5154   7094  72729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:ld_ident\/main_7
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 72729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66470  RISE       1
\SPICAN:BSPIM:ld_ident\/main_7     macrocell19   5154   7094  72729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q            macrocell14     1250   1250  70424  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3248   4498  72826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q            macrocell15     1250   1250  71333  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3223   4473  72851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_0\/main_0
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 72979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:state_0\/main_0  macrocell16   5594   6844  72979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_0
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 72979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q         macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:load_cond\/main_0  macrocell18   5594   6844  72979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 73008p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell15   1250   1250  71333  RISE       1
Net_33/main_1             macrocell17   5565   6815  73008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 73023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q          macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_1  macrocell20   5550   6800  73023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_32/main_1
Capture Clock  : Net_32/clock_0
Path slack     : 73023p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6800
-------------------------------------   ---- 
End-of-path arrival time (ps)           6800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell15   1250   1250  71333  RISE       1
Net_32/main_1             macrocell21   5550   6800  73023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:BitCounter\/enable
Capture Clock  : \SPICAN:BSPIM:BitCounter\/clock
Path slack     : 73154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell20   1250   1250  73154  RISE       1
\SPICAN:BSPIM:BitCounter\/enable  count7cell    4869   6119  73154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:load_cond\/main_7
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66470  RISE       1
\SPICAN:BSPIM:load_cond\/main_7    macrocell18   4232   6172  73651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:mosi_reg\/main_9
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 73692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66470  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_9     macrocell13   4191   6131  73692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_2\/main_0
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:state_2\/main_0  macrocell14   4680   5930  73894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_1\/main_0
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:state_1\/main_0  macrocell15   4680   5930  73894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_0
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 73894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:ld_ident\/main_0  macrocell19   4680   5930  73894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_2\/main_8
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72417  RISE       1
\SPICAN:BSPIM:state_2\/main_8              macrocell14     2312   5892  73931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_1\/main_8
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  72417  RISE       1
\SPICAN:BSPIM:state_1\/main_8              macrocell15     2312   5892  73931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_2\/main_4
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  66921  RISE       1
\SPICAN:BSPIM:state_2\/main_4      macrocell14   3758   5698  74125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_1\/main_4
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  66921  RISE       1
\SPICAN:BSPIM:state_1\/main_4      macrocell15   3758   5698  74125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:ld_ident\/main_4
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  66921  RISE       1
\SPICAN:BSPIM:ld_ident\/main_4     macrocell19   3758   5698  74125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:mosi_reg\/main_6
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  66921  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_6     macrocell13   3740   5680  74143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:mosi_reg\/main_8
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5527
-------------------------------------   ---- 
End-of-path arrival time (ps)           5527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67074  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_8     macrocell13   3587   5527  74296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_2\/main_6
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67074  RISE       1
\SPICAN:BSPIM:state_2\/main_6      macrocell14   3576   5516  74307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_1\/main_6
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67074  RISE       1
\SPICAN:BSPIM:state_1\/main_6      macrocell15   3576   5516  74307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:ld_ident\/main_6
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67074  RISE       1
\SPICAN:BSPIM:ld_ident\/main_6     macrocell19   3576   5516  74307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_2\/main_3
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67237  RISE       1
\SPICAN:BSPIM:state_2\/main_3      macrocell14   3549   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_1\/main_3
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67237  RISE       1
\SPICAN:BSPIM:state_1\/main_3      macrocell15   3549   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:ld_ident\/main_3
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67237  RISE       1
\SPICAN:BSPIM:ld_ident\/main_3     macrocell19   3549   5489  74334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 74349p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell20   1250   1250  73154  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_3  macrocell20   4224   5474  74349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_1
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell14   1250   1250  70424  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_1  macrocell13   4124   5374  74449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:mosi_reg\/main_5
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67237  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_5     macrocell13   3424   5364  74459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:mosi_reg\/main_7
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67252  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_7     macrocell13   3409   5349  74474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_2\/main_5
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67252  RISE       1
\SPICAN:BSPIM:state_2\/main_5      macrocell14   3397   5337  74486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_1\/main_5
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67252  RISE       1
\SPICAN:BSPIM:state_1\/main_5      macrocell15   3397   5337  74486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:ld_ident\/main_5
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67252  RISE       1
\SPICAN:BSPIM:ld_ident\/main_5     macrocell19   3397   5337  74486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_0\/main_1
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 74835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:state_0\/main_1  macrocell16   3738   4988  74835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_1
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q         macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:load_cond\/main_1  macrocell18   3738   4988  74835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:load_cond\/main_4
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  66921  RISE       1
\SPICAN:BSPIM:load_cond\/main_4    macrocell18   2970   4910  74913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_0\/main_2
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 74991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:state_0\/main_2  macrocell16   3582   4832  74991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_2
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q         macrocell16   1250   1250  68657  RISE       1
\SPICAN:BSPIM:load_cond\/main_2  macrocell18   3582   4832  74991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:load_cond\/main_3
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 75253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67237  RISE       1
\SPICAN:BSPIM:load_cond\/main_3    macrocell18   2630   4570  75253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:load_cond\/main_6
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 75260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67074  RISE       1
\SPICAN:BSPIM:load_cond\/main_6    macrocell18   2623   4563  75260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_2\/main_1
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:state_2\/main_1  macrocell14   3217   4467  75356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_1\/main_1
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:state_1\/main_1  macrocell15   3217   4467  75356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_1
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:ld_ident\/main_1  macrocell19   3217   4467  75356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_2
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75358p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell15   1250   1250  71333  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_2  macrocell13   3215   4465  75358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:load_cond\/main_5
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 75576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67252  RISE       1
\SPICAN:BSPIM:load_cond\/main_5    macrocell18   2307   4247  75576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_2\/main_9
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell19   1250   1250  75972  RISE       1
\SPICAN:BSPIM:state_2\/main_9  macrocell14   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_1\/main_9
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell19   1250   1250  75972  RISE       1
\SPICAN:BSPIM:state_1\/main_9  macrocell15   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_8
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75972p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q       macrocell19   1250   1250  75972  RISE       1
\SPICAN:BSPIM:ld_ident\/main_8  macrocell19   2601   3851  75972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_10
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q        macrocell19   1250   1250  75972  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_10  macrocell13   2600   3850  75974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_32/q
Path End       : Net_32/main_3
Capture Clock  : Net_32/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_32/q       macrocell21   1250   1250  76267  RISE       1
Net_32/main_3  macrocell21   2307   3557  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_33/q
Path End       : Net_33/main_3
Capture Clock  : Net_33/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_33/q       macrocell17   1250   1250  76274  RISE       1
Net_33/main_3  macrocell17   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:load_cond\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_8
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:load_cond\/q       macrocell18   1250   1250  76276  RISE       1
\SPICAN:BSPIM:load_cond\/main_8  macrocell18   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:mosi_reg\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_0
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:mosi_reg\/q       macrocell13   1250   1250  76286  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_0  macrocell13   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2144370p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16936
-------------------------------------   ----- 
End-of-path arrival time (ps)           16936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q            macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_3  macrocell9    6302   7552  2144370  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350  10902  2144370  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    6034  16936  2144370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                      macrocell24     1250   1250  2149144  RISE       1
\UART_DBG:BUART:counter_load_not\/main_1           macrocell6      4424   5674  2149144  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   9024  2149144  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2309  11332  2149144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2152169p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13998
-------------------------------------   ----- 
End-of-path arrival time (ps)           13998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2152169  RISE       1
\UART_DBG:BUART:rx_status_4\/main_1                 macrocell11     2895   6475  2152169  RISE       1
\UART_DBG:BUART:rx_status_4\/q                      macrocell11     3350   9825  2152169  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_4                 statusicell4    4173  13998  2152169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DBG:BUART:sTX:TxSts\/clock
Path slack     : 2152369p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2152369  RISE       1
\UART_DBG:BUART:tx_status_0\/main_3                 macrocell7      3956   7536  2152369  RISE       1
\UART_DBG:BUART:tx_status_0\/q                      macrocell7      3350  10886  2152369  RISE       1
\UART_DBG:BUART:sTX:TxSts\/status_0                 statusicell3    2912  13798  2152369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q                macrocell28     1250   1250  2144523  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5085   6335  2154321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  2147199  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4804   6054  2154603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q                macrocell23     1250   1250  2149946  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4286   5536  2155120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155183p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  2155183  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4224   5474  2155183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2152028  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5230   5420  2155236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2155604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q         macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_4  macrocell29   6302   7552  2155604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2155604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_state_2\/main_4  macrocell31   6302   7552  2155604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155745p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q               macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_1  macrocell33   6161   7411  2155745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2155757p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q         macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_1  macrocell29   6149   7399  2155757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2155757p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_state_2\/main_1  macrocell31   6149   7399  2155757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DBG:BUART:txn\/main_3
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2155864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2155864  RISE       1
\UART_DBG:BUART:txn\/main_3                macrocell22     2923   7293  2155864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2155875p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_last\/q          macrocell37   1250   1250  2155875  RISE       1
\UART_DBG:BUART:rx_state_2\/main_9  macrocell31   6031   7281  2155875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_state_0\/main_0    macrocell28   5729   6979  2156178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2156178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_state_3\/main_0    macrocell30   5729   6979  2156178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_status_3\/main_0   macrocell36   5729   6979  2156178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_state_0\/main_1  macrocell28   5586   6836  2156320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2156320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_state_3\/main_1  macrocell30   5586   6836  2156320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q        macrocell28   1250   1250  2144523  RISE       1
\UART_DBG:BUART:rx_status_3\/main_1  macrocell36   5586   6836  2156320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_state_0\/main_4  macrocell28   5253   6503  2156654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2156654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_state_3\/main_4  macrocell30   5253   6503  2156654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q        macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_status_3\/main_4  macrocell36   5253   6503  2156654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2156659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156659  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_7       macrocell29   4558   6498  2156659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2156659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156659  RISE       1
\UART_DBG:BUART:rx_state_2\/main_7         macrocell31   4558   6498  2156659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156676  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_6       macrocell29   4540   6480  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2156676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156676  RISE       1
\UART_DBG:BUART:rx_state_2\/main_6         macrocell31   4540   6480  2156676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2156680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156680  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_5       macrocell29   4536   6476  2156680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2156680p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156680  RISE       1
\UART_DBG:BUART:rx_state_2\/main_5         macrocell31   4536   6476  2156680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156783p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                macrocell24     1250   1250  2149144  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2624   3874  2156783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2156788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  2155183  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_2  macrocell29   5119   6369  2156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2156788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2155183  RISE       1
\UART_DBG:BUART:rx_state_2\/main_2   macrocell31   5119   6369  2156788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:txn\/main_2
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2156919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q  macrocell24   1250   1250  2149144  RISE       1
\UART_DBG:BUART:txn\/main_2    macrocell22   4988   6238  2156919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2156919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149144  RISE       1
\UART_DBG:BUART:tx_state_1\/main_1  macrocell23   4988   6238  2156919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q               macrocell31   1250   1250  2144370  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_3  macrocell33   4764   6014  2157143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157260p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2152369  RISE       1
\UART_DBG:BUART:tx_state_0\/main_3                  macrocell24     2317   5897  2157260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2157483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149144  RISE       1
\UART_DBG:BUART:tx_state_2\/main_1  macrocell25   4424   5674  2157483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2157483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q      macrocell24   1250   1250  2149144  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_1  macrocell26   4424   5674  2157483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157573p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157573  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_1   macrocell32   3644   5584  2157573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2157573p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157573  RISE       1
\UART_DBG:BUART:pollcount_1\/main_1        macrocell34   3644   5584  2157573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2157573p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157573  RISE       1
\UART_DBG:BUART:pollcount_0\/main_1        macrocell35   3644   5584  2157573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157574  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_0   macrocell32   3643   5583  2157574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2157574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157574  RISE       1
\UART_DBG:BUART:pollcount_1\/main_0        macrocell34   3643   5583  2157574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2157574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157574  RISE       1
\UART_DBG:BUART:pollcount_0\/main_0        macrocell35   3643   5583  2157574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2157584  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_2   macrocell32   3632   5572  2157584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149946  RISE       1
\UART_DBG:BUART:tx_state_0\/main_0  macrocell24   4303   5553  2157604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:txn\/main_1
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2157728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q  macrocell23   1250   1250  2149946  RISE       1
\UART_DBG:BUART:txn\/main_1    macrocell22   4179   5429  2157728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2157728p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149946  RISE       1
\UART_DBG:BUART:tx_state_1\/main_0  macrocell23   4179   5429  2157728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2157775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2155183  RISE       1
\UART_DBG:BUART:rx_state_0\/main_2   macrocell28   4132   5382  2157775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2157775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2155183  RISE       1
\UART_DBG:BUART:rx_state_3\/main_2   macrocell30   4132   5382  2157775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2157775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  2155183  RISE       1
\UART_DBG:BUART:rx_status_3\/main_2  macrocell36   4132   5382  2157775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_load_fifo\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_load_fifo\/q            macrocell29     1250   1250  2154226  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4508   5758  2157779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q               macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_2  macrocell33   4127   5377  2157780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2157796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q         macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_3  macrocell29   4110   5360  2157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2157796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_state_2\/main_3  macrocell31   4110   5360  2157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157984p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150450  RISE       1
\UART_DBG:BUART:tx_state_0\/main_4  macrocell24   3923   5173  2157984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell23   1250   1250  2149946  RISE       1
\UART_DBG:BUART:tx_state_2\/main_0  macrocell25   3622   4872  2158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q      macrocell23   1250   1250  2149946  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_0  macrocell26   3622   4872  2158285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158307p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156659  RISE       1
\UART_DBG:BUART:rx_state_0\/main_7         macrocell28   2909   4849  2158307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158307p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156659  RISE       1
\UART_DBG:BUART:rx_state_3\/main_7         macrocell30   2909   4849  2158307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156676  RISE       1
\UART_DBG:BUART:rx_state_0\/main_6         macrocell28   2898   4838  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156676  RISE       1
\UART_DBG:BUART:rx_state_3\/main_6         macrocell30   2898   4838  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156680  RISE       1
\UART_DBG:BUART:rx_state_0\/main_5         macrocell28   2894   4834  2158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156680  RISE       1
\UART_DBG:BUART:rx_state_3\/main_5         macrocell30   2894   4834  2158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158364  RISE       1
\UART_DBG:BUART:tx_state_0\/main_5  macrocell24   3542   4792  2158364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158433p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_0  macrocell29   3474   4724  2158433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158433p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_state_2\/main_0    macrocell31   3474   4724  2158433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q      macrocell34   1250   1250  2153976  RISE       1
\UART_DBG:BUART:rx_state_0\/main_8  macrocell28   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell34   1250   1250  2153976  RISE       1
\UART_DBG:BUART:rx_status_3\/main_5  macrocell36   3225   4475  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2153990  RISE       1
\UART_DBG:BUART:rx_state_0\/main_10  macrocell28   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2153990  RISE       1
\UART_DBG:BUART:rx_status_3\/main_7  macrocell36   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158704p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  2147199  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_0  macrocell33   3203   4453  2158704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2152028  RISE       1
\UART_DBG:BUART:tx_state_0\/main_2               macrocell24     4245   4435  2158721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150450  RISE       1
\UART_DBG:BUART:tx_state_2\/main_3  macrocell25   3118   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q      macrocell25   1250   1250  2150450  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_3  macrocell26   3118   4368  2158789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:txn\/main_4
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158790p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q  macrocell25   1250   1250  2150450  RISE       1
\UART_DBG:BUART:txn\/main_4    macrocell22   3117   4367  2158790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158790p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell25   1250   1250  2150450  RISE       1
\UART_DBG:BUART:tx_state_1\/main_3  macrocell23   3117   4367  2158790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:txn\/main_6
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q  macrocell26   1250   1250  2158364  RISE       1
\UART_DBG:BUART:txn\/main_6   macrocell22   2620   3870  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158364  RISE       1
\UART_DBG:BUART:tx_state_1\/main_5  macrocell23   2620   3870  2159287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2159292p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell26   1250   1250  2158364  RISE       1
\UART_DBG:BUART:tx_state_2\/main_5  macrocell25   2615   3865  2159292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2159296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell24   1250   1250  2149144  RISE       1
\UART_DBG:BUART:tx_state_0\/main_1  macrocell24   2611   3861  2159296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2159595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell34   1250   1250  2153976  RISE       1
\UART_DBG:BUART:pollcount_1\/main_2  macrocell34   2312   3562  2159595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_state_0\/main_3  macrocell28   2301   3551  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_state_3\/main_3  macrocell30   2301   3551  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q        macrocell30   1250   1250  2146562  RISE       1
\UART_DBG:BUART:rx_status_3\/main_3  macrocell36   2301   3551  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2153990  RISE       1
\UART_DBG:BUART:pollcount_1\/main_4  macrocell34   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2159609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell35   1250   1250  2153990  RISE       1
\UART_DBG:BUART:pollcount_0\/main_3  macrocell35   2298   3548  2159609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:txn\/q
Path End       : \UART_DBG:BUART:txn\/main_0
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:txn\/q       macrocell22   1250   1250  2159617  RISE       1
\UART_DBG:BUART:txn\/main_0  macrocell22   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:txn\/main_5
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2160172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2160172  RISE       1
\UART_DBG:BUART:txn\/main_5                      macrocell22     2795   2985  2160172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2160172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2160172  RISE       1
\UART_DBG:BUART:tx_state_1\/main_4               macrocell23     2795   2985  2160172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2160178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2160172  RISE       1
\UART_DBG:BUART:tx_state_2\/main_4               macrocell25     2789   2979  2160178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2152028  RISE       1
\UART_DBG:BUART:tx_state_2\/main_2               macrocell25     2600   2790  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2152028  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_2                macrocell26     2600   2790  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2160375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2152028  RISE       1
\UART_DBG:BUART:tx_state_1\/main_2               macrocell23     2591   2781  2160375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_status_3\/q
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2161246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_status_3\/q       macrocell36    1250   1250  2161246  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_3  statusicell4   3671   4921  2161246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

