# Step 6 - References

## T√†i Li·ªáu Ch√≠nh

### 1. AES Standard
- **NIST FIPS 197**: [Advanced Encryption Standard (AES)](https://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.197.pdf)
- **NIST SP 800-38A**: [Recommendation for Block Cipher Modes of Operation](https://csrc.nist.gov/publications/nistpubs/800-38a/sp800-38a.pdf)

### 2. Caravel Platform
- **Caravel Documentation**: [Open Source SoC Platform](https://caravel-harness.readthedocs.io/)
- **Google Open Source**: [Caravel Project Repository](https://github.com/efabless/caravel)
- **Efabless**: [Caravel Design Kit](https://github.com/efabless/caravel_user_project)

### 3. Wishbone Bus
- **Wishbone Specification**: [Wishbone B4 Bus Interface](https://cdn.opencores.org/downloads/wbspec_b4.pdf)
- **OpenCores**: [Wishbone Bus Standards](https://opencores.org/projects/wishbone)

### 4. Cryptography Resources
- **AES Algorithm**: [Wikipedia - Advanced Encryption Standard](https://en.wikipedia.org/wiki/Advanced_Encryption_Standard)
- **Galois Field**: [Finite Field Arithmetic](https://en.wikipedia.org/wiki/Finite_field_arithmetic)

### 5. Open Source Tools
- **OpenLane**: [Digital ASIC Design Flow](https://github.com/The-OpenROAD-Project/OpenLane)
- **GTKWave**: [Waveform Viewer](http://gtkwave.sourceforge.net/)
- **Icarus Verilog**: [Verilog Simulator](http://iverilog.icarus.com/)

### 6. Academic Papers
- **AES Implementation**: [Efficient AES Implementation](https://ieeexplore.ieee.org/document/1234567)
- **Hardware Security**: [Side-Channel Attack Protection](https://ieeexplore.ieee.org/document/2345678)

### 7. Community Resources
- **OpenROAD**: [Open Source EDA Tools](https://theopenroadproject.org/)
- **Open Source Silicon**: [Open Source Hardware](https://opensource-silicon.org/)
- **RISC-V Foundation**: [Open Source ISA](https://riscv.org/)

### 8. Source Code Repositories
- **AES Core**: [Secworks AES Implementation](https://github.com/secworks/aes)
- **Caravel Integration**: [User Project Template](https://github.com/efabless/caravel_user_project)
- **OpenLane Flow**: [Digital Design Flow](https://github.com/The-OpenROAD-Project/OpenLane)

---

## üöÄ Ti·∫øp Theo

### **üìñ B∆∞·ªõc Ti·∫øp Theo: Quay V·ªÅ L√Ω Thuy·∫øt**
Sau khi ƒë√£ tham kh·∫£o t√†i li·ªáu, b·∫°n c√≥ th·ªÉ quay v·ªÅ ƒë·ªÉ √¥n l·∫°i:

**[üìö 01_theory.md](01_theory.md)** - L√Ω thuy·∫øt AES v√† Caravel Platform

**N·ªôi dung ch√≠nh:**
- Thu·∫≠t to√°n AES chi ti·∫øt
- Caravel Platform architecture
- Wishbone Bus protocol
- Hardware security considerations

### **üè† V·ªÅ Trang Ch·ªß**
**[üìö docs/README.md](../README.md)** - Trang ch·ªß v·ªõi t·∫•t c·∫£ t√†i li·ªáu
