verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_143.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_34.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_36.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_35.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_33.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_37.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_entry_level_8.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timer_easy_7.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/timeKeeper_9.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/singlePause_32.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_5_6.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_4_5.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_3_4.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_2_3.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/lightup_1_2.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_10.v"
verilog work "F:/Personal/Term4/ComputationStructures/1d/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
