-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 222 10/21/2009)
-- Created on Mon May 08 11:13:08 2017

COMPONENT mem
	PORT
	(
		ADDRESS		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		cmd_inc		:	 IN STD_LOGIC;
		clk		:	 IN STD_LOGIC;
		cmd_clk		:	 IN STD_LOGIC;
		JMP		:	 IN STD_LOGIC;
		DATA		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		READ		:	 IN STD_LOGIC;
		WRITE		:	 IN STD_LOGIC;
		OPC		:	 IN STD_LOGIC;
		OPERAND1		:	 IN STD_LOGIC;
		OPERAND2		:	 IN STD_LOGIC;
		fromMem		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		fromROM		:	 OUT STD_LOGIC_VECTOR(23 DOWNTO 0)
	);
END COMPONENT;