vendor_name = ModelSim
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/processador_tb.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/ula.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/mips_pkg.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/c_ula.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/bregula.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/breg.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/mux_two_to_one.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/controle.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/pc.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/memoria_instrucoes.qip
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/memoria_instrucoes.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/fetch.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/mux_two_to_one_5.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/memoria_dados.qip
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/memoria_dados.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/mem_final.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/Somador.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/processador.vhd
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/db/Processador_mips.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/db/altsyncram_7a81.tdf
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/instrucoes.mif
source_file = 1, C:/Users/Khalil/Documents/Quartus projetos/Processador_mips/db/altsyncram_tsa1.tdf
design_name = processador
instance = comp, \clock~I\, clock, processador, 1
instance = comp, \clock_mem~I\, clock_mem, processador, 1
