# Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model interface_primitive_example_design_6
.inputs clk in[0] in[1] rst oddr_en ibuf_oe1 ibuf_oe2 ibuf_oe3 ibuf_oe4 dffre_out
.outputs q_p q_n oddr_out rst_i_buf_out
.names $false
.names $true
1
.names $undef
.subckt I_BUF EN=ibuf_oe1 I=clk O=clk_buf_out
.subckt I_BUF EN=ibuf_oe2 I=in[0] O=i_buf_out[0]
.subckt I_BUF EN=ibuf_oe3 I=in[1] O=i_buf_out[1]
.subckt I_BUF EN=ibuf_oe4 I=rst O=rst_i_buf_out
.subckt O_DDR C=clk_buf_out D[0]=i_buf_out[0] D[1]=i_buf_out[1] E=oddr_en Q=oddr_out R=rst
.subckt O_BUFT_DS I=in[0] O_N=q_n O_P=q_p T=dffre_out
.end

.model wrapper_primitive_example_design_6
.inputs clk in[0] in[1] rst oddr_en ibuf_oe1 ibuf_oe2 ibuf_oe3 ibuf_oe4
.outputs q_p q_n
.names $false
.names $true
1
.names $undef
.subckt primitive_example_design_6 dffre_out=dffre_out oddr_out=oddr_out rst_i_buf_out=rst_i_buf_out
.subckt interface_primitive_example_design_6 clk=clk dffre_out=dffre_out ibuf_oe1=ibuf_oe1 ibuf_oe2=ibuf_oe2 ibuf_oe3=ibuf_oe3 ibuf_oe4=ibuf_oe4 in[0]=in[0] in[1]=in[1] oddr_en=oddr_en oddr_out=oddr_out q_n=q_n q_p=q_p rst=rst rst_i_buf_out=rst_i_buf_out
.end
