// Seed: 723300315
module module_0;
  assign id_1 = 1;
  tri   id_2;
  uwire id_3;
  reg   id_4;
  wire  id_5;
  localparam id_6 = id_2 - id_3;
  always_ff id_2 = 1;
  assign id_4 = 1;
  id_7 :
  assert property (@(id_7) id_1 + id_4) #1 id_4 <= 1;
  wire id_8;
  assign id_4 = id_2 + 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    id_18,
    output supply0 id_10,
    input tri0 id_11,
    output wand id_12,
    output wire id_13,
    input wire id_14,
    input tri0 id_15,
    input tri1 id_16
);
  uwire id_19 = -1;
  module_0 modCall_1 ();
endmodule
