
ModuleCPU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00004efe  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000da  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  00004f00  2**0
                  ALLOC
  3 .noinit       00000226  00800102  00800102  00004f00  2**2
                  ALLOC
  4 .comment      0000002f  00000000  00000000  00004efe  2**0
                  CONTENTS, READONLY
  5 .stack.descriptors.hdr 00000142  00000000  00000000  00004f2d  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000508  00000000  00000000  0000506f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00008dff  00000000  00000000  00005577  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001aa4  00000000  00000000  0000e376  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000378d  00000000  00000000  0000fe1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001250  00000000  00000000  000135a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000700  00000000  00000000  000147f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000045f9  00000000  00000000  00014ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004d0  00000000  00000000  000194f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .text         00000004  00004e3a  00004e3a  00004eee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000199c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .text.__vector_27 000000bc  0000318a  0000318a  0000323e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.ADCSetPowerOn 0000000c  00004df4  00004df4  00004ea8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.ADCStartConversion 0000002a  00004782  00004782  00004836  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .progmemx.data 0000000b  00000341  00000341  000003f5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 20 .text.ADCInit 0000013c  000022d8  000022d8  0000238c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .progmemx.data.sg_sMuxSelectList 0000000f  0000031a  0000031a  000003ce  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 22 .bss.sg_eCurrentType 00000001  0080094b  0080094b  00004f00  2**0
                  ALLOC
 23 .bss.sg_eState 00000001  0080095e  0080095e  00004f00  2**0
                  ALLOC
 24 .text.CANLookupCommand 00000062  00003e4e  00003e4e  00003f02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .progmemx.data 0000000b  0000034c  0000034c  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 26 .text.CANMOBSet 00000212  00001a98  00001a98  00001b4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.CANSendMessageInternal 00000178  00001ffa  00001ffa  000020ae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.CANMOBInterrupt 00000192  00001e68  00001e68  00001f1c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__vector_18 00000118  00002548  00002548  000025fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.CANSendMessage 00000016  00004c8c  00004c8c  00004d40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.CANSetRXCallback 0000000a  00004e0c  00004e0c  00004ec0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.CANInit 0000009c  000034ec  000034ec  000035a0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .progmemx.data.sg_sRXCommandList 00000021  000002d5  000002d5  00000389  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 34 .progmemx.data.sg_sMOBModuleRequestTime 00000008  00000357  00000357  0000040b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 35 .progmemx.data.sg_sMOBModuleHardwareDetail 00000008  0000035f  0000035f  00000413  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 36 .progmemx.data.sg_sMOBModuleCellDetail 00000008  00000367  00000367  0000041b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 37 .progmemx.data.sg_sMOBModuleCellCommStat2 00000008  0000036f  0000036f  00000423  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 38 .progmemx.data.sg_sMOBModuleCellCommStat1 00000008  00000377  00000377  0000042b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 39 .progmemx.data.sg_sMOBModuleStatus3 00000008  0000037f  0000037f  00000433  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 40 .progmemx.data.sg_sMOBModuleStatus2 00000008  00000387  00000387  0000043b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 41 .progmemx.data.sg_sMOBModuleStatus1 00000008  0000038f  0000038f  00000443  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 42 .progmemx.data.sg_sMOBModuleAnnouncement 00000008  00000397  00000397  0000044b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 43 .progmemx.data.sg_sMOBGenericReceive 00000008  0000039f  0000039f  00000453  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 44 .progmemx.data.sg_sMOBDisabled 00000008  000003a7  000003a7  0000045b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 45 .bss.sg_bInRetransmit 00000001  0080095f  0080095f  00004f00  2**0
                  ALLOC
 46 .bss.sg_u8LastTXDataLen 00000001  00800960  00800960  00004f00  2**0
                  ALLOC
 47 .bss.sg_u8LastTXData 00000008  00800939  00800939  00004f00  2**0
                  ALLOC
 48 .bss.sg_eLastTXType 00000001  00800961  00800961  00004f00  2**0
                  ALLOC
 49 .bss.sg_u8TransmitAttempts 00000001  00800962  00800962  00004f00  2**0
                  ALLOC
 50 .bss.sg_pfRXCallback 00000002  00800949  00800949  00004f00  2**0
                  ALLOC
 51 .bss.sg_bBusy 00000001  00800963  00800963  00004f00  2**0
                  ALLOC
 52 .text.DebugOut 0000000e  00004dbc  00004dbc  00004e70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.EEPROMRead 00000012  00004d22  00004d22  00004dd6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.I2CBitDelay 0000000e  00004dca  00004dca  00004e7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.I2CStart 0000002c  000046d2  000046d2  00004786  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.I2CStop 00000026  00004874  00004874  00004928  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.I2CUnstick 0000003c  00004422  00004422  000044d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.I2CTxByte 0000006a  00003d14  00003d14  00003dc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.I2CRxByte 0000007a  00003b3a  00003b3a  00003bee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.I2CSetup 0000002c  000046fe  000046fe  000047b2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.I2CStartTransaction 00000028  000047ac  000047ac  00004860  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.CellCountExpectedSet 000000c4  00003004  00003004  000030b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.SendModuleControllerStatus 00000010  00004d7c  00004d7c  00004e30  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ModuleControllerStateSet 0000000a  00004e16  00004e16  00004eca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.ModuleControllerStateSetMax 00000016  00004ca2  00004ca2  00004d56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.Check5VLoss 00000018  00004c44  00004c44  00004cf8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.CellDataConvertVoltage 00000062  00003eb0  00003eb0  00003f64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.CellDataConvertTemperature 0000007a  00003bb4  00003bb4  00003c68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.CellDataConvert 00000028  000047d4  000047d4  00004888  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.ModuleCurrentConvertReadings 00000104  00002660  00002660  00002714  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.__vector_1 00000024  000048c0  000048c0  00004974  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.__vector_2 00000024  000048e4  000048e4  00004998  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.__vector_3 00000024  00004908  00004908  000049bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.__vector_4 00000024  0000492c  0000492c  000049e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.__vector_5 00000024  00004950  00004950  00004a04  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.__vector_6 00000024  00004974  00004974  00004a28  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.__vector_22 00000024  00004998  00004998  00004a4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.__vector_9 00000024  000049bc  000049bc  00004a70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.__vector_11 00000024  000049e0  000049e0  00004a94  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.__vector_13 00000024  00004a04  00004a04  00004ab8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__vector_14 00000024  00004a28  00004a28  00004adc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.__vector_17 00000024  00004a4c  00004a4c  00004b00  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.__vector_19 00000024  00004a70  00004a70  00004b24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.__vector_21 00000024  00004a94  00004a94  00004b48  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.__vector_25 00000024  00004ab8  00004ab8  00004b6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.__vector_26 00000024  00004adc  00004adc  00004b90  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.__vector_29 00000024  00004b00  00004b00  00004bb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.__vector_30 00000024  00004b24  00004b24  00004bd8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.CurrentThresholdsGet 00000094  00003588  00003588  0000363c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .progmemx.data 000001a1  000000da  000000da  0000018e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 91 .text.CANReceiveCallback 000002b0  00000bf8  00000bf8  00000cac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ControllerStatusMessagesSend 000003e8  00000810  00000810  000008c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.CellStringProcess 000002aa  00001158  00001158  0000120c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.Delay   00000052  000041ce  000041ce  00004282  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.PlatformAssert 0000002c  0000472a  0000472a  000047de  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.ModuleControllerStateHandle 0000021e  0000187a  0000187a  0000192e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.PlatformGetRegistrationID 00000006  00004e34  00004e34  00004ee8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.SetSysclock 0000000c  00004e00  00004e00  00004eb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.ModuleControllerGetUniqueID 0000007e  00003946  00003946  000039fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.TimerInit 00000052  00004220  00004220  000042d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.__vector_12 000000ba  00003246  00003246  000032fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.WatchdogReset 00000002  00004e42  00004e42  00004ef6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.WatchdogOff 0000001a  00004c2a  00004c2a  00004cde  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.__vector_28 00000052  00004272  00004272  00004326  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.__vector_23 0000008a  0000361c  0000361c  000036d0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.__vector_24 0000004c  000042c4  000042c4  00004378  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.vUARTRXStart 00000016  00004cb8  00004cb8  00004d6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.vUARTRXEnd 00000024  00004b48  00004b48  00004bfc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.vUARTRXData 0000007a  00003c2e  00003c2e  00003ce2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.PlatformGetSendData 00000028  000047fc  000047fc  000048b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ADCCallback 00000026  0000489a  0000489a  0000494e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.FrameInit 000000ca  00002daa  00002daa  00002e5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.CellStringPowerStateMachine 00000088  00003730  00003730  000037e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.main    000002b0  00000ea8  00000ea8  00000f5c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .bss.sg_u8PCMSK1 00000001  00800964  00800964  00004f00  2**0
                  ALLOC
116 .bss.sg_u8PCMSK0 00000001  00800965  00800965  00004f00  2**0
                  ALLOC
117 .bss.sg_u8UnhandledInterruptVector 00000001  00800966  00800966  00004f00  2**0
                  ALLOC
118 .bss.sg_u8Reason 00000001  00800967  00800967  00004f00  2**0
                  ALLOC
119 .progmemx.data.sg_u8FractionalLookup 00000010  0000030a  0000030a  000003be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
120 .bss.sg_eStringPowerState 00000001  00800968  00800968  00004f00  2**0
                  ALLOC
121 .bss.sg_u8ControllerStatusMsgCount 00000001  00800969  00800969  00004f00  2**0
                  ALLOC
122 .bss.sg_u8CellReports 00000001  0080096a  0080096a  00004f00  2**0
                  ALLOC
123 .bss.sg_u16BytesReceived 00000002  00800958  00800958  00004f00  2**0
                  ALLOC
124 .bss.sg_u8CellBufferTemp 00000004  0080094c  0080094c  00004f00  2**2
                  ALLOC
125 .bss.sg_u8CellBufferRX 00000001  0080096b  0080096b  00004f00  2**0
                  ALLOC
126 .bss.sg_u8CellIndex 00000001  0080096c  0080096c  00004f00  2**0
                  ALLOC
127 .bss.sg_u8TicksSinceLastPackControllerMessage 00000001  0080096d  0080096d  00004f00  2**0
                  ALLOC
128 .bss.sg_u8CellStringPowerTimer 00000001  0080096e  0080096e  00004f00  2**0
                  ALLOC
129 .bss.sg_bFrameStart 00000001  0080096f  0080096f  00004f00  2**0
                  ALLOC
130 .bss.sg_u8CellFrameTimer 00000001  00800970  00800970  00004f00  2**0
                  ALLOC
131 .bss.sg_bIgnoreStatusRequests 00000001  00800971  00800971  00004f00  2**0
                  ALLOC
132 .bss.sg_u8AnnouncementDelayTicks 00000001  00800972  00800972  00004f00  2**0
                  ALLOC
133 .bss.sg_bAnnouncementPending 00000001  00800973  00800973  00004f00  2**0
                  ALLOC
134 .bss.sg_u8CurrentBufferIndex 00000001  00800974  00800974  00004f00  2**0
                  ALLOC
135 .bss.sg_sCurrenBuffer 00000010  00800919  00800919  00004f00  2**0
                  ALLOC
136 .text.IsLeapYear 00000034  00004542  00004542  000045f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.RTCStartTransaction 00000044  0000435c  0000435c  00004410  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.StructTMToHW 00000054  00004126  00004126  000041da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.HWToStructTM 0000007c  00003a42  00003a42  00003af6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.__vector_10 00000086  000037b8  000037b8  0000386c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .progmemx.data 00000014  000002f6  000002f6  000003aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
142 .text.RTCReadRegisters 0000007e  000039c4  000039c4  00003a78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.RTCReadHW 000000e2  0000295a  0000295a  00002a0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.RTCWriteRegisters 0000006a  00003d7e  00003d7e  00003e32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.RTCWriteHW 000000fe  00002764  00002764  00002818  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.RTCSetTime 000000c6  00002f3e  00002f3e  00002ff2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.RTCInit 00000222  00001658  00001658  0000170c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .progmemx.data.sg_u8DaysInMonths 0000000c  00000329  00000329  000003dd  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
149 .bss.sg_u64Time 00000008  00800941  00800941  00004f00  2**0
                  ALLOC
150 .text.SDSetCS 00000014  00004cfa  00004cfa  00004dae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.SDPowerup 0000003a  0000449a  0000449a  0000454e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.SDCommand 000000aa  00003300  00003300  000033b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.SDGoIdle 00000022  00004b90  00004b90  00004c44  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.SDSendOpCondition 00000034  00004576  00004576  0000462a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.SDSendOpConditionArg 00000056  00004024  00004024  000040d8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.SDWaitResponse7 0000000e  00004dd8  00004dd8  00004e8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.SDSendInterfaceCondition 00000034  000045aa  000045aa  0000465e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.SDReadOCR 00000032  000045de  000045de  00004692  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.SDReadCSD 0000007c  00003abe  00003abe  00003b72  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.SDReceiveDataBlock 0000008a  000036a6  000036a6  0000375a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.SDTransmitDataBlock 000000c2  000030c8  000030c8  0000317c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.SDInit  00000166  00002172  00002172  00002226  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.SDRead  000000d8  00002cd2  00002cd2  00002d86  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.SDWrite 000000dc  00002b1a  00002b1a  00002bce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .bss.sg_u8CSD 00000010  00800929  00800929  00004f00  2**0
                  ALLOC
166 .bss.sg_u16BlockSize 00000002  0080095a  0080095a  00004f00  2**0
                  ALLOC
167 .bss.sg_u32SDSectorCount 00000004  00800950  00800950  00004f00  2**0
                  ALLOC
168 .text.SPITransaction 00000058  00003f74  00003f74  00004028  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.SPISetBaudRate 000000ca  00002e74  00002e74  00002f28  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.SPIInit 0000002c  00004756  00004756  0000480a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .progmemx.data.sg_sSPIBaudRates 0000002a  000002ab  000002ab  0000035f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
172 .text.readGlobalState 0000003e  000043e4  000043e4  00004498  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.writeGlobalState 00000032  00004610  00004610  000046c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.updateSessionMap 000000dc  00002bf6  00002bf6  00002caa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.STORE_Init 00000082  000038c4  000038c4  00003978  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.STORE_WriteFrame 000000f8  00002862  00002862  00002916  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.STORE_StartNewSession 00000054  0000417a  0000417a  0000422e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.STORE_EndSession 00000058  00003fcc  00003fcc  00004080  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .bss.frameBuffer 00000400  00800328  00800328  00004f00  2**2
                  ALLOC
180 .bss.currentSector 00000004  00800954  00800954  00004f00  2**0
                  ALLOC
181 .bss.gState   000001d8  00800728  00800728  00004f00  2**2
                  ALLOC
182 .text.vUARTtxDataAvailable 00000024  00004b6c  00004b6c  00004c20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.vUARTtxDataGet 0000004c  00004310  00004310  000043c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.vUARTRXReset 0000000a  00004e20  00004e20  00004ed4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.vUARTStarttx 00000056  0000407a  0000407a  0000412e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.__vector_8 00000066  00003de8  00003de8  00003e9c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.__vector_16 000000de  00002a3c  00002a3c  00002af0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.__vector_15 00000134  00002414  00002414  000024c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.vUARTInit 00000030  00004674  00004674  00004728  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.vUARTInitReceive 00000014  00004d0e  00004d0e  00004dc2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .bss.sg_bState 00000001  00800975  00800975  00004f00  2**0
                  ALLOC
192 .bss.sg_u8SendData 00000002  0080095c  0080095c  00004f00  2**0
                  ALLOC
193 .bss.sg_u8SendIndex 00000001  00800976  00800976  00004f00  2**0
                  ALLOC
194 .bss.sg_bMCTxNextBit 00000001  00800977  00800977  00004f00  2**0
                  ALLOC
195 .bss.sg_bCellReportsReuested 00000001  00800978  00800978  00004f00  2**0
                  ALLOC
196 .bss.sg_etxState 00000001  00800979  00800979  00004f00  2**0
                  ALLOC
197 .bss.sg_btxMoreAvailable 00000001  0080097a  0080097a  00004f00  2**0
                  ALLOC
198 .bss.sg_u8txDataByte 00000001  0080097b  0080097b  00004f00  2**0
                  ALLOC
199 .bss.sg_u8txBitCount 00000001  0080097c  0080097c  00004f00  2**0
                  ALLOC
200 .bss.sg_bCell_mc_rxMoreData 00000001  0080097d  0080097d  00004f00  2**0
                  ALLOC
201 .bss.sg_bCell_mc_rxPriorState 00000001  0080097e  0080097e  00004f00  2**0
                  ALLOC
202 .bss.sg_eCell_mc_rxState 00000001  0080097f  0080097f  00004f00  2**0
                  ALLOC
203 .bss.sg_u8rxDataByte 00000001  00800980  00800980  00004f00  2**0
                  ALLOC
204 .bss.sg_u8Cell_mc_rxBitCount 00000001  00800981  00800981  00004f00  2**0
                  ALLOC
205 .text.libgcc.div 00000028  00004824  00004824  000048d8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.libgcc.div 00000044  000043a0  000043a0  00004454  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.libgcc.div 0000002e  000046a4  000046a4  00004758  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.libgcc.div 00000010  00004d8c  00004d8c  00004e40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.libgcc.mul 0000001e  00004bd2  00004bd2  00004c86  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.libgcc.mul 0000000e  00004de6  00004de6  00004e9a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.libgcc.mul 00000016  00004cce  00004cce  00004d82  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.libgcc.mul 00000010  00004d9c  00004d9c  00004e50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.libgcc  00000010  00004dac  00004dac  00004e60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.libgcc  00000018  00004c5c  00004c5c  00004d10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.libgcc  00000018  00004c74  00004c74  00004d28  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.__dummy_fini 00000002  00004e44  00004e44  00004ef8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.__dummy_funcs_on_exit 00000002  00004e46  00004e46  00004efa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.__dummy_simulator_exit 00000002  00004e48  00004e48  00004efc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.exit    00000016  00004ce4  00004ce4  00004d98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.memcpy  00000032  00004642  00004642  000046f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .text.memset  00000012  00004d34  00004d34  00004de8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
222 .text.gmtime  0000000a  00004e2a  00004e2a  00004ede  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
223 .bss.tm.1240  00000019  00800900  00800900  00004f00  2**0
                  ALLOC
224 .progmemx.data 00000004  000003af  000003af  00000463  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
225 .text.__gmtime_r 0000006c  00003ca8  00003ca8  00003d5c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
226 .progmemx.data 00000004  000003b3  000003b3  00000467  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
227 .text.mktime  00000086  0000383e  0000383e  000038f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
228 .text._Exit   00000004  00004e3e  00004e3e  00004ef2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
229 .text.__tm_to_secs 000001be  00001caa  00001caa  00001d5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
230 .text.__year_to_secs 00000256  00001402  00001402  000014b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
231 .text.__month_to_secs 0000003c  0000445e  0000445e  00004512  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
232 .progmemx.data.secs_through_month.1090 00000030  0000027b  0000027b  0000032f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
233 .text.__secs_to_tm 00000458  000003b8  000003b8  0000046c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
234 .progmemx.data.days_in_month.1250 0000000c  00000335  00000335  000003e9  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
235 .text.libgcc.div 00000028  0000484c  0000484c  00004900  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
236 .text.libgcc.mul 000000a0  0000344c  0000344c  00003500  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
237 .text.libgcc.mul 00000012  00004d46  00004d46  00004dfa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
238 .text.libgcc.mul 0000001e  00004bf0  00004bf0  00004ca4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
239 .text.libgcc.mul 00000056  000040d0  000040d0  00004184  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
240 .text.libgcc.div 00000062  00003f12  00003f12  00003fc6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
241 .text.libgcc.div 0000001c  00004c0e  00004c0e  00004cc2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
242 .text.libgcc.div 000000a2  000033aa  000033aa  0000345e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
243 .text.libgcc  00000020  00004bb2  00004bb2  00004c66  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
244 .text.libgcc.prologue 00000038  000044d4  000044d4  00004588  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
245 .text.libgcc.prologue 00000036  0000450c  0000450c  000045c0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
246 .text.libgcc  00000012  00004d58  00004d58  00004e0c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
247 .text.libgcc  00000012  00004d6a  00004d6a  00004e1e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 43 00 	jmp	0x86	; 0x86 <__ctors_end>
   4:	0c 94 60 24 	jmp	0x48c0	; 0x48c0 <__vector_1>
   8:	0c 94 72 24 	jmp	0x48e4	; 0x48e4 <__vector_2>
   c:	0c 94 84 24 	jmp	0x4908	; 0x4908 <__vector_3>
  10:	0c 94 96 24 	jmp	0x492c	; 0x492c <__vector_4>
  14:	0c 94 a8 24 	jmp	0x4950	; 0x4950 <__vector_5>
  18:	0c 94 ba 24 	jmp	0x4974	; 0x4974 <__vector_6>
  1c:	0c 94 1d 27 	jmp	0x4e3a	; 0x4e3a <__bad_interrupt>
  20:	0c 94 f4 1e 	jmp	0x3de8	; 0x3de8 <__vector_8>
  24:	0c 94 de 24 	jmp	0x49bc	; 0x49bc <__vector_9>
  28:	0c 94 dc 1b 	jmp	0x37b8	; 0x37b8 <__vector_10>
  2c:	0c 94 f0 24 	jmp	0x49e0	; 0x49e0 <__vector_11>
  30:	0c 94 23 19 	jmp	0x3246	; 0x3246 <__vector_12>
  34:	0c 94 02 25 	jmp	0x4a04	; 0x4a04 <__vector_13>
  38:	0c 94 14 25 	jmp	0x4a28	; 0x4a28 <__vector_14>
  3c:	0c 94 0a 12 	jmp	0x2414	; 0x2414 <__vector_15>
  40:	0c 94 1e 15 	jmp	0x2a3c	; 0x2a3c <__vector_16>
  44:	0c 94 26 25 	jmp	0x4a4c	; 0x4a4c <__vector_17>
  48:	0c 94 a4 12 	jmp	0x2548	; 0x2548 <__vector_18>
  4c:	0c 94 38 25 	jmp	0x4a70	; 0x4a70 <__vector_19>
  50:	0c 94 1d 27 	jmp	0x4e3a	; 0x4e3a <__bad_interrupt>
  54:	0c 94 4a 25 	jmp	0x4a94	; 0x4a94 <__vector_21>
  58:	0c 94 cc 24 	jmp	0x4998	; 0x4998 <__vector_22>
  5c:	0c 94 0e 1b 	jmp	0x361c	; 0x361c <__vector_23>
  60:	0c 94 62 21 	jmp	0x42c4	; 0x42c4 <__vector_24>
  64:	0c 94 5c 25 	jmp	0x4ab8	; 0x4ab8 <__vector_25>
  68:	0c 94 6e 25 	jmp	0x4adc	; 0x4adc <__vector_26>
  6c:	0c 94 c5 18 	jmp	0x318a	; 0x318a <__vector_27>
  70:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__vector_28>
  74:	0c 94 80 25 	jmp	0x4b00	; 0x4b00 <__vector_29>
  78:	0c 94 92 25 	jmp	0x4b24	; 0x4b24 <__vector_30>

0000007c <.dinit>:
  7c:	01 00       	.word	0x0001	; ????
  7e:	01 02       	muls	r16, r17
  80:	80 01       	movw	r16, r0
  82:	04 09       	sbc	r16, r4
  84:	82 80       	ldd	r8, Z+2	; 0x02

00000086 <__ctors_end>:
  86:	11 24       	eor	r1, r1
  88:	1f be       	out	0x3f, r1	; 63
  8a:	cf ef       	ldi	r28, 0xFF	; 255
  8c:	d0 e1       	ldi	r29, 0x10	; 16
  8e:	de bf       	out	0x3e, r29	; 62
  90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_copy_data>:
  92:	ec e7       	ldi	r30, 0x7C	; 124
  94:	f0 e0       	ldi	r31, 0x00	; 0
  96:	40 e0       	ldi	r20, 0x00	; 0
  98:	17 c0       	rjmp	.+46     	; 0xc8 <__do_clear_bss+0x8>
  9a:	b5 91       	lpm	r27, Z+
  9c:	a5 91       	lpm	r26, Z+
  9e:	35 91       	lpm	r19, Z+
  a0:	25 91       	lpm	r18, Z+
  a2:	05 91       	lpm	r16, Z+
  a4:	07 fd       	sbrc	r16, 7
  a6:	0c c0       	rjmp	.+24     	; 0xc0 <__do_clear_bss>
  a8:	95 91       	lpm	r25, Z+
  aa:	85 91       	lpm	r24, Z+
  ac:	ef 01       	movw	r28, r30
  ae:	f9 2f       	mov	r31, r25
  b0:	e8 2f       	mov	r30, r24
  b2:	05 90       	lpm	r0, Z+
  b4:	0d 92       	st	X+, r0
  b6:	a2 17       	cp	r26, r18
  b8:	b3 07       	cpc	r27, r19
  ba:	d9 f7       	brne	.-10     	; 0xb2 <__do_copy_data+0x20>
  bc:	fe 01       	movw	r30, r28
  be:	04 c0       	rjmp	.+8      	; 0xc8 <__do_clear_bss+0x8>

000000c0 <__do_clear_bss>:
  c0:	1d 92       	st	X+, r1
  c2:	a2 17       	cp	r26, r18
  c4:	b3 07       	cpc	r27, r19
  c6:	e1 f7       	brne	.-8      	; 0xc0 <__do_clear_bss>
  c8:	e6 38       	cpi	r30, 0x86	; 134
  ca:	f4 07       	cpc	r31, r20
  cc:	31 f7       	brne	.-52     	; 0x9a <__do_copy_data+0x8>
  ce:	0e 94 54 07 	call	0xea8	; 0xea8 <main>
  d2:	0c 94 72 26 	jmp	0x4ce4	; 0x4ce4 <exit>

000000d6 <_exit>:
  d6:	f8 94       	cli

000000d8 <__stop_program>:
  d8:	ff cf       	rjmp	.-2      	; 0xd8 <__stop_program>

Disassembly of section .text:

00004e3a <__bad_interrupt>:
    4e3a:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.__vector_27:

0000318a <__vector_27>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    318a:	78 94       	sei
    318c:	1f 92       	push	r1
    318e:	0f 92       	push	r0
    3190:	0f b6       	in	r0, 0x3f	; 63
    3192:	0f 92       	push	r0
    3194:	11 24       	eor	r1, r1
    3196:	2f 93       	push	r18
    3198:	3f 93       	push	r19
    319a:	4f 93       	push	r20
    319c:	5f 93       	push	r21
    319e:	6f 93       	push	r22
    31a0:	7f 93       	push	r23
    31a2:	8f 93       	push	r24
    31a4:	9f 93       	push	r25
    31a6:	af 93       	push	r26
    31a8:	bf 93       	push	r27
    31aa:	ef 93       	push	r30
    31ac:	ff 93       	push	r31
    31ae:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f0078>
    31b2:	70 91 79 00 	lds	r23, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f0079>
    31b6:	80 91 4b 09 	lds	r24, 0x094B	; 0x80094b <sg_eCurrentType>
    31ba:	91 e0       	ldi	r25, 0x01	; 1
    31bc:	98 0f       	add	r25, r24
    31be:	90 93 4b 09 	sts	0x094B, r25	; 0x80094b <sg_eCurrentType>
    31c2:	95 30       	cpi	r25, 0x05	; 5
    31c4:	10 f0       	brcs	.+4      	; 0x31ca <__vector_27+0x40>
    31c6:	10 92 4b 09 	sts	0x094B, r1	; 0x80094b <sg_eCurrentType>
    31ca:	ac e7       	ldi	r26, 0x7C	; 124
    31cc:	b0 e0       	ldi	r27, 0x00	; 0
    31ce:	5c 91       	ld	r21, X
    31d0:	20 91 4b 09 	lds	r18, 0x094B	; 0x80094b <sg_eCurrentType>
    31d4:	30 e0       	ldi	r19, 0x00	; 0
    31d6:	f9 01       	movw	r30, r18
    31d8:	ee 0f       	add	r30, r30
    31da:	ff 1f       	adc	r31, r31
    31dc:	2e 0f       	add	r18, r30
    31de:	3f 1f       	adc	r19, r31
    31e0:	03 2e       	mov	r0, r19
    31e2:	00 0c       	add	r0, r0
    31e4:	44 0b       	sbc	r20, r20
    31e6:	26 5e       	subi	r18, 0xE6	; 230
    31e8:	3c 4f       	sbci	r19, 0xFC	; 252
    31ea:	4f 4f       	sbci	r20, 0xFF	; 255
    31ec:	f9 01       	movw	r30, r18
    31ee:	94 91       	lpm	r25, Z
    31f0:	47 fd       	sbrc	r20, 7
    31f2:	90 81       	ld	r25, Z
    31f4:	50 7e       	andi	r21, 0xE0	; 224
    31f6:	95 2b       	or	r25, r21
    31f8:	90 6c       	ori	r25, 0xC0	; 192
    31fa:	9c 93       	st	X, r25
    31fc:	0e 94 4d 24 	call	0x489a	; 0x489a <ADCCallback>
    3200:	80 91 4b 09 	lds	r24, 0x094B	; 0x80094b <sg_eCurrentType>
    3204:	81 11       	cpse	r24, r1
    3206:	09 c0       	rjmp	.+18     	; 0x321a <__vector_27+0x90>
    3208:	ea e7       	ldi	r30, 0x7A	; 122
    320a:	f0 e0       	ldi	r31, 0x00	; 0
    320c:	80 81       	ld	r24, Z
    320e:	87 7f       	andi	r24, 0xF7	; 247
    3210:	80 83       	st	Z, r24
    3212:	81 e0       	ldi	r24, 0x01	; 1
    3214:	80 93 5e 09 	sts	0x095E, r24	; 0x80095e <sg_eState>
    3218:	05 c0       	rjmp	.+10     	; 0x3224 <__vector_27+0x9a>
    321a:	ea e7       	ldi	r30, 0x7A	; 122
    321c:	f0 e0       	ldi	r31, 0x00	; 0
    321e:	80 81       	ld	r24, Z
    3220:	88 64       	ori	r24, 0x48	; 72
    3222:	80 83       	st	Z, r24
    3224:	ff 91       	pop	r31
    3226:	ef 91       	pop	r30
    3228:	bf 91       	pop	r27
    322a:	af 91       	pop	r26
    322c:	9f 91       	pop	r25
    322e:	8f 91       	pop	r24
    3230:	7f 91       	pop	r23
    3232:	6f 91       	pop	r22
    3234:	5f 91       	pop	r21
    3236:	4f 91       	pop	r20
    3238:	3f 91       	pop	r19
    323a:	2f 91       	pop	r18
    323c:	0f 90       	pop	r0
    323e:	0f be       	out	0x3f, r0	; 63
    3240:	0f 90       	pop	r0
    3242:	1f 90       	pop	r1
    3244:	18 95       	reti

Disassembly of section .text.ADCSetPowerOn:

00004df4 <ADCSetPowerOn>:
}

// Enable ADC
void ADCSetPowerOn( void )
{
	ADCSRA |= (1 << ADEN);
    4df4:	ea e7       	ldi	r30, 0x7A	; 122
    4df6:	f0 e0       	ldi	r31, 0x00	; 0
    4df8:	80 81       	ld	r24, Z
    4dfa:	80 68       	ori	r24, 0x80	; 128
    4dfc:	80 83       	st	Z, r24
    4dfe:	08 95       	ret

Disassembly of section .text.ADCStartConversion:

00004782 <ADCStartConversion>:
}

void ADCStartConversion(void)
{
	// Don't start anything if we're not idle
	if (EADCSTATE_IDLE != sg_eState)
    4782:	80 91 5e 09 	lds	r24, 0x095E	; 0x80095e <sg_eState>
    4786:	81 30       	cpi	r24, 0x01	; 1
    4788:	81 f4       	brne	.+32     	; 0x47aa <ADCStartConversion+0x28>
	{
		return;
	}
	
	// Set back to the first channel
	sg_eCurrentType = EADCTYPE_FIRST;
    478a:	10 92 4b 09 	sts	0x094B, r1	; 0x80094b <sg_eCurrentType>
	
	// Set the MUX
	ADMUX = (ADMUX & MUX_MASK) | (sg_sMuxSelectList[sg_eCurrentType].u8MuxSelect) | MUX_AREF;
    478e:	ec e7       	ldi	r30, 0x7C	; 124
    4790:	f0 e0       	ldi	r31, 0x00	; 0
    4792:	80 81       	ld	r24, Z
    4794:	80 7e       	andi	r24, 0xE0	; 224
    4796:	89 6c       	ori	r24, 0xC9	; 201
    4798:	80 83       	st	Z, r24
		
	sg_eState = EADCSTATE_READING;
    479a:	82 e0       	ldi	r24, 0x02	; 2
    479c:	80 93 5e 09 	sts	0x095E, r24	; 0x80095e <sg_eState>
	
	// Start a single conversion  - *dp run one at a time for now instead of continuous
	ADCSRA |= (1 << ADSC) | (1 << ADIE) | (1 << ADEN);  // turn power on if it isn't
    47a0:	ea e7       	ldi	r30, 0x7A	; 122
    47a2:	f0 e0       	ldi	r31, 0x00	; 0
    47a4:	80 81       	ld	r24, Z
    47a6:	88 6c       	ori	r24, 0xC8	; 200
    47a8:	80 83       	st	Z, r24
    47aa:	08 95       	ret

Disassembly of section .text.ADCInit:

000022d8 <ADCInit>:

	// Disable the conversion complete interrupt
	ADCSRA &= (uint8_t)~(1 << ADIE);

	// Clear any pending interrupt	
	ADCSRA |= (1 << ADIF);
    22d8:	cf 93       	push	r28
    22da:	82 e0       	ldi	r24, 0x02	; 2
    22dc:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f007a>
    22e0:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f007c>
    22e4:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7f0094>
    22e8:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7f0095>
    22ec:	10 92 96 00 	sts	0x0096, r1	; 0x800096 <__TEXT_REGION_LENGTH__+0x7f0096>
    22f0:	10 92 97 00 	sts	0x0097, r1	; 0x800097 <__TEXT_REGION_LENGTH__+0x7f0097>
    22f4:	80 ea       	ldi	r24, 0xA0	; 160
    22f6:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7f007b>
    22fa:	c0 e0       	ldi	r28, 0x00	; 0
    22fc:	83 c0       	rjmp	.+262    	; 0x2404 <ADCInit+0x12c>
    22fe:	2c 2f       	mov	r18, r28
    2300:	30 e0       	ldi	r19, 0x00	; 0
    2302:	c9 01       	movw	r24, r18
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
    2308:	82 0f       	add	r24, r18
    230a:	93 1f       	adc	r25, r19
    230c:	01 96       	adiw	r24, 0x01	; 1
    230e:	09 2e       	mov	r0, r25
    2310:	00 0c       	add	r0, r0
    2312:	aa 0b       	sbc	r26, r26
    2314:	86 5e       	subi	r24, 0xE6	; 230
    2316:	9c 4f       	sbci	r25, 0xFC	; 252
    2318:	af 4f       	sbci	r26, 0xFF	; 255
    231a:	fc 01       	movw	r30, r24
    231c:	84 91       	lpm	r24, Z
    231e:	a7 fd       	sbrc	r26, 7
    2320:	80 81       	ld	r24, Z
    2322:	81 30       	cpi	r24, 0x01	; 1
    2324:	41 f0       	breq	.+16     	; 0x2336 <ADCInit+0x5e>
    2326:	08 f4       	brcc	.+2      	; 0x232a <ADCInit+0x52>
    2328:	6c c0       	rjmp	.+216    	; 0x2402 <ADCInit+0x12a>
    232a:	82 30       	cpi	r24, 0x02	; 2
    232c:	21 f1       	breq	.+72     	; 0x2376 <ADCInit+0x9e>
    232e:	83 30       	cpi	r24, 0x03	; 3
    2330:	09 f4       	brne	.+2      	; 0x2334 <ADCInit+0x5c>
    2332:	41 c0       	rjmp	.+130    	; 0x23b6 <ADCInit+0xde>
    2334:	5f c0       	rjmp	.+190    	; 0x23f4 <ADCInit+0x11c>
    2336:	54 b1       	in	r21, 0x04	; 4
    2338:	c9 01       	movw	r24, r18
    233a:	88 0f       	add	r24, r24
    233c:	99 1f       	adc	r25, r25
    233e:	28 0f       	add	r18, r24
    2340:	39 1f       	adc	r19, r25
    2342:	2e 5f       	subi	r18, 0xFE	; 254
    2344:	3f 4f       	sbci	r19, 0xFF	; 255
    2346:	03 2e       	mov	r0, r19
    2348:	00 0c       	add	r0, r0
    234a:	44 0b       	sbc	r20, r20
    234c:	26 5e       	subi	r18, 0xE6	; 230
    234e:	3c 4f       	sbci	r19, 0xFC	; 252
    2350:	4f 4f       	sbci	r20, 0xFF	; 255
    2352:	f9 01       	movw	r30, r18
    2354:	24 91       	lpm	r18, Z
    2356:	47 fd       	sbrc	r20, 7
    2358:	20 81       	ld	r18, Z
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	02 c0       	rjmp	.+4      	; 0x2364 <ADCInit+0x8c>
    2360:	88 0f       	add	r24, r24
    2362:	99 1f       	adc	r25, r25
    2364:	2a 95       	dec	r18
    2366:	e2 f7       	brpl	.-8      	; 0x2360 <ADCInit+0x88>
    2368:	80 95       	com	r24
    236a:	58 23       	and	r21, r24
    236c:	54 b9       	out	0x04, r21	; 4
    236e:	95 b1       	in	r25, 0x05	; 5
    2370:	89 23       	and	r24, r25
    2372:	85 b9       	out	0x05, r24	; 5
    2374:	46 c0       	rjmp	.+140    	; 0x2402 <ADCInit+0x12a>
    2376:	57 b1       	in	r21, 0x07	; 7
    2378:	c9 01       	movw	r24, r18
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	28 0f       	add	r18, r24
    2380:	39 1f       	adc	r19, r25
    2382:	2e 5f       	subi	r18, 0xFE	; 254
    2384:	3f 4f       	sbci	r19, 0xFF	; 255
    2386:	03 2e       	mov	r0, r19
    2388:	00 0c       	add	r0, r0
    238a:	44 0b       	sbc	r20, r20
    238c:	26 5e       	subi	r18, 0xE6	; 230
    238e:	3c 4f       	sbci	r19, 0xFC	; 252
    2390:	4f 4f       	sbci	r20, 0xFF	; 255
    2392:	f9 01       	movw	r30, r18
    2394:	24 91       	lpm	r18, Z
    2396:	47 fd       	sbrc	r20, 7
    2398:	20 81       	ld	r18, Z
    239a:	81 e0       	ldi	r24, 0x01	; 1
    239c:	90 e0       	ldi	r25, 0x00	; 0
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <ADCInit+0xcc>
    23a0:	88 0f       	add	r24, r24
    23a2:	99 1f       	adc	r25, r25
    23a4:	2a 95       	dec	r18
    23a6:	e2 f7       	brpl	.-8      	; 0x23a0 <ADCInit+0xc8>
    23a8:	80 95       	com	r24
    23aa:	58 23       	and	r21, r24
    23ac:	57 b9       	out	0x07, r21	; 7
    23ae:	98 b1       	in	r25, 0x08	; 8
    23b0:	89 23       	and	r24, r25
    23b2:	88 b9       	out	0x08, r24	; 8
    23b4:	26 c0       	rjmp	.+76     	; 0x2402 <ADCInit+0x12a>
    23b6:	4a b1       	in	r20, 0x0a	; 10
    23b8:	c9 01       	movw	r24, r18
    23ba:	88 0f       	add	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	82 0f       	add	r24, r18
    23c0:	93 1f       	adc	r25, r19
    23c2:	02 96       	adiw	r24, 0x02	; 2
    23c4:	09 2e       	mov	r0, r25
    23c6:	00 0c       	add	r0, r0
    23c8:	aa 0b       	sbc	r26, r26
    23ca:	86 5e       	subi	r24, 0xE6	; 230
    23cc:	9c 4f       	sbci	r25, 0xFC	; 252
    23ce:	af 4f       	sbci	r26, 0xFF	; 255
    23d0:	fc 01       	movw	r30, r24
    23d2:	24 91       	lpm	r18, Z
    23d4:	a7 fd       	sbrc	r26, 7
    23d6:	20 81       	ld	r18, Z
    23d8:	81 e0       	ldi	r24, 0x01	; 1
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	02 c0       	rjmp	.+4      	; 0x23e2 <ADCInit+0x10a>
    23de:	88 0f       	add	r24, r24
    23e0:	99 1f       	adc	r25, r25
    23e2:	2a 95       	dec	r18
    23e4:	e2 f7       	brpl	.-8      	; 0x23de <ADCInit+0x106>
    23e6:	80 95       	com	r24
    23e8:	48 23       	and	r20, r24
    23ea:	4a b9       	out	0x0a, r20	; 10
    23ec:	9b b1       	in	r25, 0x0b	; 11
    23ee:	89 23       	and	r24, r25
    23f0:	8b b9       	out	0x0b, r24	; 11
    23f2:	07 c0       	rjmp	.+14     	; 0x2402 <ADCInit+0x12a>
    23f4:	45 eb       	ldi	r20, 0xB5	; 181
    23f6:	50 e0       	ldi	r21, 0x00	; 0
    23f8:	61 e4       	ldi	r22, 0x41	; 65
    23fa:	73 e0       	ldi	r23, 0x03	; 3
    23fc:	80 e0       	ldi	r24, 0x00	; 0
    23fe:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
    2402:	cf 5f       	subi	r28, 0xFF	; 255
    2404:	c5 30       	cpi	r28, 0x05	; 5
    2406:	08 f4       	brcc	.+2      	; 0x240a <ADCInit+0x132>
    2408:	7a cf       	rjmp	.-268    	; 0x22fe <ADCInit+0x26>
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	80 93 5e 09 	sts	0x095E, r24	; 0x80095e <sg_eState>
    2410:	cf 91       	pop	r28
    2412:	08 95       	ret

Disassembly of section .text.CANLookupCommand:

00003e4e <CANLookupCommand>:
	{PKT_MODULE_SET_TIME,		ECANMessageType_SetTime},
	{PKT_MODULE_MAX_STATE,		ECANMessageType_MaxState}
};

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
    3e4e:	cf 93       	push	r28
    3e50:	df 93       	push	r29
    3e52:	ec 01       	movw	r28, r24
	uint8_t u8Index = 0;
    3e54:	90 e0       	ldi	r25, 0x00	; 0
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3e56:	26 c0       	rjmp	.+76     	; 0x3ea4 <CANLookupCommand+0x56>
	{
		if( sg_sRXCommandList[u8Index].u16ID == u16ID )
    3e58:	a9 2f       	mov	r26, r25
    3e5a:	b0 e0       	ldi	r27, 0x00	; 0
    3e5c:	9d 01       	movw	r18, r26
    3e5e:	22 0f       	add	r18, r18
    3e60:	33 1f       	adc	r19, r19
    3e62:	2a 0f       	add	r18, r26
    3e64:	3b 1f       	adc	r19, r27
    3e66:	03 2e       	mov	r0, r19
    3e68:	00 0c       	add	r0, r0
    3e6a:	44 0b       	sbc	r20, r20
    3e6c:	2b 52       	subi	r18, 0x2B	; 43
    3e6e:	3d 4f       	sbci	r19, 0xFD	; 253
    3e70:	4f 4f       	sbci	r20, 0xFF	; 255
    3e72:	f9 01       	movw	r30, r18
    3e74:	54 2f       	mov	r21, r20
    3e76:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    3e7a:	6c 17       	cp	r22, r28
    3e7c:	7d 07       	cpc	r23, r29
    3e7e:	89 f4       	brne	.+34     	; 0x3ea2 <CANLookupCommand+0x54>
		{
			return( sg_sRXCommandList[u8Index].eType );
    3e80:	cd 01       	movw	r24, r26
    3e82:	88 0f       	add	r24, r24
    3e84:	99 1f       	adc	r25, r25
    3e86:	8a 0f       	add	r24, r26
    3e88:	9b 1f       	adc	r25, r27
    3e8a:	02 96       	adiw	r24, 0x02	; 2
    3e8c:	09 2e       	mov	r0, r25
    3e8e:	00 0c       	add	r0, r0
    3e90:	aa 0b       	sbc	r26, r26
    3e92:	8b 52       	subi	r24, 0x2B	; 43
    3e94:	9d 4f       	sbci	r25, 0xFD	; 253
    3e96:	af 4f       	sbci	r26, 0xFF	; 255
    3e98:	fc 01       	movw	r30, r24
    3e9a:	84 91       	lpm	r24, Z
    3e9c:	a7 fd       	sbrc	r26, 7
    3e9e:	80 81       	ld	r24, Z
    3ea0:	04 c0       	rjmp	.+8      	; 0x3eaa <CANLookupCommand+0x5c>
		}
		
		u8Index++;
    3ea2:	9f 5f       	subi	r25, 0xFF	; 255

static ECANMessageType CANLookupCommand( uint16_t u16ID )
{
	uint8_t u8Index = 0;
	
	while( u8Index < (sizeof(sg_sRXCommandList)/sizeof(sg_sRXCommandList[0])) )
    3ea4:	9b 30       	cpi	r25, 0x0B	; 11
    3ea6:	c0 f2       	brcs	.-80     	; 0x3e58 <CANLookupCommand+0xa>
		}
		
		u8Index++;
	}
	
	return( ECANMessageType_MAX );
    3ea8:	83 e1       	ldi	r24, 0x13	; 19
}
    3eaa:	df 91       	pop	r29
    3eac:	cf 91       	pop	r28
    3eae:	08 95       	ret

Disassembly of section .text.CANMOBSet:

00001a98 <CANMOBSet>:

static void CANMOBSet( uint8_t u8MOBIndex,
					   const SMOBDef* psDef,
					   uint8_t* pu8Data,
					   uint8_t u8DataLen )
{
    1a98:	6f 92       	push	r6
    1a9a:	7f 92       	push	r7
    1a9c:	8f 92       	push	r8
    1a9e:	9f 92       	push	r9
    1aa0:	bf 92       	push	r11
    1aa2:	cf 92       	push	r12
    1aa4:	df 92       	push	r13
    1aa6:	ef 92       	push	r14
    1aa8:	ff 92       	push	r15
    1aaa:	0f 93       	push	r16
    1aac:	1f 93       	push	r17
    1aae:	cf 93       	push	r28
    1ab0:	df 93       	push	r29
    1ab2:	f8 2e       	mov	r15, r24
    1ab4:	6a 01       	movw	r12, r20
    1ab6:	e6 2e       	mov	r14, r22
    1ab8:	e9 01       	movw	r28, r18
	uint8_t u8CANCDMOBValue;
	uint32_t u32MessageID;
	uint8_t savedCANGIE;
	
	MBASSERT( u8MOBIndex <= 5 );
    1aba:	0f 2e       	mov	r0, r31
    1abc:	f5 e0       	ldi	r31, 0x05	; 5
    1abe:	6f 2e       	mov	r6, r31
    1ac0:	f0 2d       	mov	r31, r0
    1ac2:	68 16       	cp	r6, r24
    1ac4:	38 f4       	brcc	.+14     	; 0x1ad4 <CANMOBSet+0x3c>
    1ac6:	40 ed       	ldi	r20, 0xD0	; 208
    1ac8:	50 e0       	ldi	r21, 0x00	; 0
    1aca:	6c e4       	ldi	r22, 0x4C	; 76
    1acc:	73 e0       	ldi	r23, 0x03	; 3
    1ace:	80 e0       	ldi	r24, 0x00	; 0
    1ad0:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
	MBASSERT( u8DataLen <= 8 );
    1ad4:	09 30       	cpi	r16, 0x09	; 9
    1ad6:	38 f0       	brcs	.+14     	; 0x1ae6 <CANMOBSet+0x4e>
    1ad8:	41 ed       	ldi	r20, 0xD1	; 209
    1ada:	50 e0       	ldi	r21, 0x00	; 0
    1adc:	6c e4       	ldi	r22, 0x4C	; 76
    1ade:	73 e0       	ldi	r23, 0x03	; 3
    1ae0:	80 e0       	ldi	r24, 0x00	; 0
    1ae2:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
	
	// Disable CAN interrupts during MOB configuration to prevent corruption
	savedCANGIE = CANGIE;
    1ae6:	eb ed       	ldi	r30, 0xDB	; 219
    1ae8:	f0 e0       	ldi	r31, 0x00	; 0
    1aea:	b0 80       	ld	r11, Z
	CANGIE &= ~(1 << ENIT);
    1aec:	80 81       	ld	r24, Z
    1aee:	8f 77       	andi	r24, 0x7F	; 127
    1af0:	80 83       	st	Z, r24
	
	// Set the MOB page, auto increment, and data index 0
	CANPAGE = u8MOBIndex << 4;
    1af2:	8f 2d       	mov	r24, r15
    1af4:	82 95       	swap	r24
    1af6:	80 7f       	andi	r24, 0xF0	; 240
    1af8:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Clear the MOB status
	CANSTMOB = 0;
    1afc:	10 92 ee 00 	sts	0x00EE, r1	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
	
	// Set the MOB registers for this page
	u8CANCDMOBValue = u8DataLen;
	u8CANCDMOBValue |= (psDef->u8Mode << CONMOB0);
    1b00:	f6 01       	movw	r30, r12
    1b02:	84 91       	lpm	r24, Z
    1b04:	e7 fc       	sbrc	r14, 7
    1b06:	80 81       	ld	r24, Z
    1b08:	20 e4       	ldi	r18, 0x40	; 64
    1b0a:	82 9f       	mul	r24, r18
    1b0c:	c0 01       	movw	r24, r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	10 2f       	mov	r17, r16
    1b12:	18 2b       	or	r17, r24
	if( psDef->bReplyValid )
    1b14:	ae 2d       	mov	r26, r14
    1b16:	c6 01       	movw	r24, r12
    1b18:	01 96       	adiw	r24, 0x01	; 1
    1b1a:	a1 1d       	adc	r26, r1
    1b1c:	fc 01       	movw	r30, r24
    1b1e:	84 91       	lpm	r24, Z
    1b20:	a7 fd       	sbrc	r26, 7
    1b22:	80 81       	ld	r24, Z
    1b24:	81 11       	cpse	r24, r1
	{
		u8CANCDMOBValue |= (1 << RPLV);
    1b26:	10 62       	ori	r17, 0x20	; 32
	}
	u8CANCDMOBValue |= (1 << IDE);
    1b28:	10 61       	ori	r17, 0x10	; 16
	// Extended frame address format
	//	Bits 0-7: Pack / Module registration ID of sender (if assigned, zero otherwise)
	//	Bits 8-17: Reserved, set to zero.
	//	Bits 18-28: Static message ID (eg. 0x500)
	
	u32MessageID = (uint32_t)PlatformGetRegistrationID();
    1b2a:	0e 94 1a 27 	call	0x4e34	; 0x4e34 <PlatformGetRegistrationID>
	u32MessageID |= (((uint32_t)psDef->u16ID) & 0x7ff) << 18;
    1b2e:	4e 2d       	mov	r20, r14
    1b30:	96 01       	movw	r18, r12
    1b32:	2e 5f       	subi	r18, 0xFE	; 254
    1b34:	3f 4f       	sbci	r19, 0xFF	; 255
    1b36:	4f 4f       	sbci	r20, 0xFF	; 255
    1b38:	f9 01       	movw	r30, r18
    1b3a:	54 2f       	mov	r21, r20
    1b3c:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1b40:	ab 01       	movw	r20, r22
    1b42:	57 70       	andi	r21, 0x07	; 7
    1b44:	60 e0       	ldi	r22, 0x00	; 0
    1b46:	70 e0       	ldi	r23, 0x00	; 0
    1b48:	03 2e       	mov	r0, r19
    1b4a:	32 e1       	ldi	r19, 0x12	; 18
    1b4c:	44 0f       	add	r20, r20
    1b4e:	55 1f       	adc	r21, r21
    1b50:	66 1f       	adc	r22, r22
    1b52:	77 1f       	adc	r23, r23
    1b54:	3a 95       	dec	r19
    1b56:	d1 f7       	brne	.-12     	; 0x1b4c <CANMOBSet+0xb4>
    1b58:	30 2d       	mov	r19, r0
    1b5a:	3a 01       	movw	r6, r20
    1b5c:	4b 01       	movw	r8, r22
    1b5e:	68 2a       	or	r6, r24
    1b60:	d4 01       	movw	r26, r8
    1b62:	c3 01       	movw	r24, r6
	
	CANIDT4 = psDef->bRTRTag?(1 << RTRTAG):0;
    1b64:	4e 2d       	mov	r20, r14
    1b66:	96 01       	movw	r18, r12
    1b68:	2a 5f       	subi	r18, 0xFA	; 250
    1b6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b6c:	4f 4f       	sbci	r20, 0xFF	; 255
    1b6e:	f9 01       	movw	r30, r18
    1b70:	24 91       	lpm	r18, Z
    1b72:	47 fd       	sbrc	r20, 7
    1b74:	20 81       	ld	r18, Z
    1b76:	22 23       	and	r18, r18
    1b78:	11 f0       	breq	.+4      	; 0x1b7e <CANMOBSet+0xe6>
    1b7a:	24 e0       	ldi	r18, 0x04	; 4
    1b7c:	01 c0       	rjmp	.+2      	; 0x1b80 <CANMOBSet+0xe8>
    1b7e:	20 e0       	ldi	r18, 0x00	; 0
    1b80:	e0 ef       	ldi	r30, 0xF0	; 240
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	20 83       	st	Z, r18
	CANIDT4 |= u32MessageID << 3;
    1b86:	20 81       	ld	r18, Z
    1b88:	38 2f       	mov	r19, r24
    1b8a:	33 0f       	add	r19, r19
    1b8c:	33 0f       	add	r19, r19
    1b8e:	33 0f       	add	r19, r19
    1b90:	23 2b       	or	r18, r19
    1b92:	20 83       	st	Z, r18
	CANIDT3 = u32MessageID >> 5;
    1b94:	ac 01       	movw	r20, r24
    1b96:	bd 01       	movw	r22, r26
    1b98:	68 94       	set
    1b9a:	14 f8       	bld	r1, 4
    1b9c:	76 95       	lsr	r23
    1b9e:	67 95       	ror	r22
    1ba0:	57 95       	ror	r21
    1ba2:	47 95       	ror	r20
    1ba4:	16 94       	lsr	r1
    1ba6:	d1 f7       	brne	.-12     	; 0x1b9c <CANMOBSet+0x104>
    1ba8:	40 93 f1 00 	sts	0x00F1, r20	; 0x8000f1 <__TEXT_REGION_LENGTH__+0x7f00f1>
	CANIDT2 = u32MessageID >> 13;
    1bac:	ac 01       	movw	r20, r24
    1bae:	bd 01       	movw	r22, r26
    1bb0:	03 2e       	mov	r0, r19
    1bb2:	3d e0       	ldi	r19, 0x0D	; 13
    1bb4:	76 95       	lsr	r23
    1bb6:	67 95       	ror	r22
    1bb8:	57 95       	ror	r21
    1bba:	47 95       	ror	r20
    1bbc:	3a 95       	dec	r19
    1bbe:	d1 f7       	brne	.-12     	; 0x1bb4 <CANMOBSet+0x11c>
    1bc0:	30 2d       	mov	r19, r0
    1bc2:	40 93 f2 00 	sts	0x00F2, r20	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
	CANIDT1 = u32MessageID >> 21;
    1bc6:	07 2e       	mov	r0, r23
    1bc8:	75 e1       	ldi	r23, 0x15	; 21
    1bca:	b6 95       	lsr	r27
    1bcc:	a7 95       	ror	r26
    1bce:	97 95       	ror	r25
    1bd0:	87 95       	ror	r24
    1bd2:	7a 95       	dec	r23
    1bd4:	d1 f7       	brne	.-12     	; 0x1bca <CANMOBSet+0x132>
    1bd6:	70 2d       	mov	r23, r0
    1bd8:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
	
	// Setup mask for the cmd (require matching ID extention bit)
	CANIDM4 = psDef->bRTRMask?(1 << RTRTAG):0;
    1bdc:	ae 2d       	mov	r26, r14
    1bde:	c6 01       	movw	r24, r12
    1be0:	07 96       	adiw	r24, 0x07	; 7
    1be2:	a1 1d       	adc	r26, r1
    1be4:	fc 01       	movw	r30, r24
    1be6:	84 91       	lpm	r24, Z
    1be8:	a7 fd       	sbrc	r26, 7
    1bea:	80 81       	ld	r24, Z
    1bec:	88 23       	and	r24, r24
    1bee:	11 f0       	breq	.+4      	; 0x1bf4 <CANMOBSet+0x15c>
    1bf0:	84 e0       	ldi	r24, 0x04	; 4
    1bf2:	01 c0       	rjmp	.+2      	; 0x1bf6 <CANMOBSet+0x15e>
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
    1bf6:	e4 ef       	ldi	r30, 0xF4	; 244
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 83       	st	Z, r24
	CANIDM4 |= (1 << IDEMSK);
    1bfc:	80 81       	ld	r24, Z
    1bfe:	81 60       	ori	r24, 0x01	; 1
    1c00:	80 83       	st	Z, r24
	CANIDM3 = 0;
    1c02:	10 92 f5 00 	sts	0x00F5, r1	; 0x8000f5 <__TEXT_REGION_LENGTH__+0x7f00f5>
	CANIDM2 = psDef->u16IDMask << 5;
    1c06:	ae 2d       	mov	r26, r14
    1c08:	c6 01       	movw	r24, r12
    1c0a:	04 96       	adiw	r24, 0x04	; 4
    1c0c:	a1 1d       	adc	r26, r1
    1c0e:	fc 01       	movw	r30, r24
    1c10:	5a 2f       	mov	r21, r26
    1c12:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1c16:	62 95       	swap	r22
    1c18:	66 0f       	add	r22, r22
    1c1a:	60 7e       	andi	r22, 0xE0	; 224
    1c1c:	60 93 f6 00 	sts	0x00F6, r22	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7f00f6>
	CANIDM1 = psDef->u16IDMask >> 3;
    1c20:	fc 01       	movw	r30, r24
    1c22:	5a 2f       	mov	r21, r26
    1c24:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1c28:	76 95       	lsr	r23
    1c2a:	67 95       	ror	r22
    1c2c:	76 95       	lsr	r23
    1c2e:	67 95       	ror	r22
    1c30:	76 95       	lsr	r23
    1c32:	67 95       	ror	r22
    1c34:	60 93 f7 00 	sts	0x00F7, r22	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7f00f7>
	
	// Set the data into the FIFO
	while( u8DataLen )
    1c38:	04 c0       	rjmp	.+8      	; 0x1c42 <CANMOBSet+0x1aa>
	{
		CANMSG = *pu8Data;
    1c3a:	89 91       	ld	r24, Y+
    1c3c:	80 93 fa 00 	sts	0x00FA, r24	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
		
		pu8Data++;
		u8DataLen--;
    1c40:	01 50       	subi	r16, 0x01	; 1
	CANIDM3 = 0;
	CANIDM2 = psDef->u16IDMask << 5;
	CANIDM1 = psDef->u16IDMask >> 3;
	
	// Set the data into the FIFO
	while( u8DataLen )
    1c42:	01 11       	cpse	r16, r1
    1c44:	fa cf       	rjmp	.-12     	; 0x1c3a <CANMOBSet+0x1a2>
		pu8Data++;
		u8DataLen--;
	}
	
	// Send it now
	CANCDMOB = u8CANCDMOBValue;
    1c46:	10 93 ef 00 	sts	0x00EF, r17	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
	
	// Enable (activates the MOB) or disable the MOB interrupt
	if( psDef->u8Mode != CAN_DISABLED )
    1c4a:	f6 01       	movw	r30, r12
    1c4c:	84 91       	lpm	r24, Z
    1c4e:	e7 fc       	sbrc	r14, 7
    1c50:	80 81       	ld	r24, Z
    1c52:	88 23       	and	r24, r24
    1c54:	69 f0       	breq	.+26     	; 0x1c70 <CANMOBSet+0x1d8>
	{
		CANIE2 |= (1 << u8MOBIndex);
    1c56:	ee ed       	ldi	r30, 0xDE	; 222
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	20 81       	ld	r18, Z
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	90 e0       	ldi	r25, 0x00	; 0
    1c60:	02 c0       	rjmp	.+4      	; 0x1c66 <CANMOBSet+0x1ce>
    1c62:	88 0f       	add	r24, r24
    1c64:	99 1f       	adc	r25, r25
    1c66:	fa 94       	dec	r15
    1c68:	e2 f7       	brpl	.-8      	; 0x1c62 <CANMOBSet+0x1ca>
    1c6a:	82 2b       	or	r24, r18
    1c6c:	80 83       	st	Z, r24
    1c6e:	0d c0       	rjmp	.+26     	; 0x1c8a <CANMOBSet+0x1f2>
	}
	else
	{
		CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1c70:	ee ed       	ldi	r30, 0xDE	; 222
    1c72:	f0 e0       	ldi	r31, 0x00	; 0
    1c74:	20 81       	ld	r18, Z
    1c76:	81 e0       	ldi	r24, 0x01	; 1
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	02 c0       	rjmp	.+4      	; 0x1c80 <CANMOBSet+0x1e8>
    1c7c:	88 0f       	add	r24, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	fa 94       	dec	r15
    1c82:	e2 f7       	brpl	.-8      	; 0x1c7c <CANMOBSet+0x1e4>
    1c84:	80 95       	com	r24
    1c86:	82 23       	and	r24, r18
    1c88:	80 83       	st	Z, r24
	}
	
	// Restore CAN interrupts
	CANGIE = savedCANGIE;
    1c8a:	b0 92 db 00 	sts	0x00DB, r11	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    1c8e:	df 91       	pop	r29
    1c90:	cf 91       	pop	r28
    1c92:	1f 91       	pop	r17
    1c94:	0f 91       	pop	r16
    1c96:	ff 90       	pop	r15
    1c98:	ef 90       	pop	r14
    1c9a:	df 90       	pop	r13
    1c9c:	cf 90       	pop	r12
    1c9e:	bf 90       	pop	r11
    1ca0:	9f 90       	pop	r9
    1ca2:	8f 90       	pop	r8
    1ca4:	7f 90       	pop	r7
    1ca6:	6f 90       	pop	r6
    1ca8:	08 95       	ret

Disassembly of section .text.CANSendMessageInternal:

00001ffa <CANSendMessageInternal>:

static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
    1ffa:	6f 92       	push	r6
    1ffc:	7f 92       	push	r7
    1ffe:	8f 92       	push	r8
    2000:	ef 92       	push	r14
    2002:	ff 92       	push	r15
    2004:	0f 93       	push	r16
    2006:	cf 93       	push	r28
    2008:	df 93       	push	r29
    200a:	c8 2f       	mov	r28, r24
    200c:	7b 01       	movw	r14, r22
    200e:	04 2f       	mov	r16, r20
    2010:	d2 2f       	mov	r29, r18
	const SMOBDef* psDef = NULL;
	
	if( ECANMessageType_ModuleAnnouncement == eType )
    2012:	88 23       	and	r24, r24
    2014:	f9 f0       	breq	.+62     	; 0x2054 <CANSendMessageInternal+0x5a>
	{
		psDef = &sg_sMOBModuleAnnouncement;
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
    2016:	81 30       	cpi	r24, 0x01	; 1
    2018:	31 f1       	breq	.+76     	; 0x2066 <CANSendMessageInternal+0x6c>
	{
		psDef = &sg_sMOBModuleStatus1;
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
    201a:	82 30       	cpi	r24, 0x02	; 2
    201c:	69 f1       	breq	.+90     	; 0x2078 <CANSendMessageInternal+0x7e>
	{
		psDef = &sg_sMOBModuleStatus2;
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
    201e:	83 30       	cpi	r24, 0x03	; 3
    2020:	a1 f1       	breq	.+104    	; 0x208a <CANSendMessageInternal+0x90>
	{
		psDef = &sg_sMOBModuleStatus3;
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
    2022:	86 30       	cpi	r24, 0x06	; 6
    2024:	d9 f1       	breq	.+118    	; 0x209c <CANSendMessageInternal+0xa2>
	{
		psDef = &sg_sMOBModuleCellCommStat1;
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
    2026:	87 30       	cpi	r24, 0x07	; 7
    2028:	09 f4       	brne	.+2      	; 0x202c <CANSendMessageInternal+0x32>
    202a:	41 c0       	rjmp	.+130    	; 0x20ae <CANSendMessageInternal+0xb4>
	{
		psDef = &sg_sMOBModuleCellCommStat2;
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
    202c:	85 30       	cpi	r24, 0x05	; 5
    202e:	09 f4       	brne	.+2      	; 0x2032 <CANSendMessageInternal+0x38>
    2030:	47 c0       	rjmp	.+142    	; 0x20c0 <CANSendMessageInternal+0xc6>
	{
		psDef = &sg_sMOBModuleHardwareDetail;
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
    2032:	84 30       	cpi	r24, 0x04	; 4
    2034:	09 f4       	brne	.+2      	; 0x2038 <CANSendMessageInternal+0x3e>
    2036:	4d c0       	rjmp	.+154    	; 0x20d2 <CANSendMessageInternal+0xd8>
	{
		psDef = &sg_sMOBModuleCellDetail;
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
    2038:	88 30       	cpi	r24, 0x08	; 8
    203a:	09 f4       	brne	.+2      	; 0x203e <CANSendMessageInternal+0x44>
    203c:	53 c0       	rjmp	.+166    	; 0x20e4 <CANSendMessageInternal+0xea>
		psDef = &sg_sMOBModuleRequestTime;
	}
	else
	{
		// Invalid message type
		MBASSERT(0);
    203e:	43 e4       	ldi	r20, 0x43	; 67
    2040:	51 e0       	ldi	r21, 0x01	; 1
    2042:	6c e4       	ldi	r22, 0x4C	; 76
    2044:	73 e0       	ldi	r23, 0x03	; 3
    2046:	80 e0       	ldi	r24, 0x00	; 0
    2048:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
static void CANSendMessageInternal( ECANMessageType eType,
									uint8_t* pu8Data,
									uint8_t u8DataLen,	
									bool bRetransmit )
{
	const SMOBDef* psDef = NULL;
    204c:	61 2c       	mov	r6, r1
    204e:	71 2c       	mov	r7, r1
    2050:	81 2c       	mov	r8, r1
    2052:	50 c0       	rjmp	.+160    	; 0x20f4 <CANSendMessageInternal+0xfa>
	
	if( ECANMessageType_ModuleAnnouncement == eType )
	{
		psDef = &sg_sMOBModuleAnnouncement;
    2054:	0f 2e       	mov	r0, r31
    2056:	f7 e9       	ldi	r31, 0x97	; 151
    2058:	6f 2e       	mov	r6, r31
    205a:	f3 e0       	ldi	r31, 0x03	; 3
    205c:	7f 2e       	mov	r7, r31
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	8f 2e       	mov	r8, r31
    2062:	f0 2d       	mov	r31, r0
    2064:	47 c0       	rjmp	.+142    	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus1 == eType )
	{
		psDef = &sg_sMOBModuleStatus1;
    2066:	0f 2e       	mov	r0, r31
    2068:	ff e8       	ldi	r31, 0x8F	; 143
    206a:	6f 2e       	mov	r6, r31
    206c:	f3 e0       	ldi	r31, 0x03	; 3
    206e:	7f 2e       	mov	r7, r31
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	8f 2e       	mov	r8, r31
    2074:	f0 2d       	mov	r31, r0
    2076:	3e c0       	rjmp	.+124    	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus2 == eType )
	{
		psDef = &sg_sMOBModuleStatus2;
    2078:	0f 2e       	mov	r0, r31
    207a:	f7 e8       	ldi	r31, 0x87	; 135
    207c:	6f 2e       	mov	r6, r31
    207e:	f3 e0       	ldi	r31, 0x03	; 3
    2080:	7f 2e       	mov	r7, r31
    2082:	f0 e0       	ldi	r31, 0x00	; 0
    2084:	8f 2e       	mov	r8, r31
    2086:	f0 2d       	mov	r31, r0
    2088:	35 c0       	rjmp	.+106    	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleStatus3 == eType )
	{
		psDef = &sg_sMOBModuleStatus3;
    208a:	0f 2e       	mov	r0, r31
    208c:	ff e7       	ldi	r31, 0x7F	; 127
    208e:	6f 2e       	mov	r6, r31
    2090:	f3 e0       	ldi	r31, 0x03	; 3
    2092:	7f 2e       	mov	r7, r31
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	8f 2e       	mov	r8, r31
    2098:	f0 2d       	mov	r31, r0
    209a:	2c c0       	rjmp	.+88     	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat1 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat1;
    209c:	0f 2e       	mov	r0, r31
    209e:	f7 e7       	ldi	r31, 0x77	; 119
    20a0:	6f 2e       	mov	r6, r31
    20a2:	f3 e0       	ldi	r31, 0x03	; 3
    20a4:	7f 2e       	mov	r7, r31
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	8f 2e       	mov	r8, r31
    20aa:	f0 2d       	mov	r31, r0
    20ac:	23 c0       	rjmp	.+70     	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellCommStat2 == eType )
	{
		psDef = &sg_sMOBModuleCellCommStat2;
    20ae:	0f 2e       	mov	r0, r31
    20b0:	ff e6       	ldi	r31, 0x6F	; 111
    20b2:	6f 2e       	mov	r6, r31
    20b4:	f3 e0       	ldi	r31, 0x03	; 3
    20b6:	7f 2e       	mov	r7, r31
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	8f 2e       	mov	r8, r31
    20bc:	f0 2d       	mov	r31, r0
    20be:	1a c0       	rjmp	.+52     	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleHardwareDetail == eType )
	{
		psDef = &sg_sMOBModuleHardwareDetail;
    20c0:	0f 2e       	mov	r0, r31
    20c2:	ff e5       	ldi	r31, 0x5F	; 95
    20c4:	6f 2e       	mov	r6, r31
    20c6:	f3 e0       	ldi	r31, 0x03	; 3
    20c8:	7f 2e       	mov	r7, r31
    20ca:	f0 e0       	ldi	r31, 0x00	; 0
    20cc:	8f 2e       	mov	r8, r31
    20ce:	f0 2d       	mov	r31, r0
    20d0:	11 c0       	rjmp	.+34     	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleCellDetail == eType )
	{
		psDef = &sg_sMOBModuleCellDetail;
    20d2:	0f 2e       	mov	r0, r31
    20d4:	f7 e6       	ldi	r31, 0x67	; 103
    20d6:	6f 2e       	mov	r6, r31
    20d8:	f3 e0       	ldi	r31, 0x03	; 3
    20da:	7f 2e       	mov	r7, r31
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	8f 2e       	mov	r8, r31
    20e0:	f0 2d       	mov	r31, r0
    20e2:	08 c0       	rjmp	.+16     	; 0x20f4 <CANSendMessageInternal+0xfa>
	}
	else if( ECANMessageType_ModuleRequestTime == eType )
	{
		psDef = &sg_sMOBModuleRequestTime;
    20e4:	0f 2e       	mov	r0, r31
    20e6:	f7 e5       	ldi	r31, 0x57	; 87
    20e8:	6f 2e       	mov	r6, r31
    20ea:	f3 e0       	ldi	r31, 0x03	; 3
    20ec:	7f 2e       	mov	r7, r31
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	8f 2e       	mov	r8, r31
    20f2:	f0 2d       	mov	r31, r0
	{
		// Invalid message type
		MBASSERT(0);
	}
	
	if(bRetransmit && sg_bInRetransmit) {
    20f4:	dd 23       	and	r29, r29
    20f6:	21 f0       	breq	.+8      	; 0x2100 <CANSendMessageInternal+0x106>
    20f8:	80 91 5f 09 	lds	r24, 0x095F	; 0x80095f <sg_bInRetransmit>
    20fc:	81 11       	cpse	r24, r1
    20fe:	30 c0       	rjmp	.+96     	; 0x2160 <CANSendMessageInternal+0x166>
		// Already in a retransmit, don't allow nested retries
		return;
	}
	if( bRetransmit || (false == sg_bBusy) )
    2100:	d1 11       	cpse	r29, r1
    2102:	04 c0       	rjmp	.+8      	; 0x210c <CANSendMessageInternal+0x112>
    2104:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <sg_bBusy>
    2108:	81 11       	cpse	r24, r1
    210a:	2a c0       	rjmp	.+84     	; 0x2160 <CANSendMessageInternal+0x166>
	{
		sg_bBusy = true;
    210c:	81 e0       	ldi	r24, 0x01	; 1
    210e:	80 93 63 09 	sts	0x0963, r24	; 0x800963 <sg_bBusy>
		
		// Save this message info for retransmit later if needed
		if( false == bRetransmit )
    2112:	d1 11       	cpse	r29, r1
    2114:	1a c0       	rjmp	.+52     	; 0x214a <CANSendMessageInternal+0x150>
		{
			sg_u8TransmitAttempts = 0;
    2116:	10 92 62 09 	sts	0x0962, r1	; 0x800962 <sg_u8TransmitAttempts>
			sg_eLastTXType = eType;
    211a:	c0 93 61 09 	sts	0x0961, r28	; 0x800961 <sg_eLastTXType>
			MBASSERT(u8DataLen <= CAN_MAX_MSG_SIZE);
    211e:	09 30       	cpi	r16, 0x09	; 9
    2120:	38 f0       	brcs	.+14     	; 0x2130 <CANSendMessageInternal+0x136>
    2122:	43 e5       	ldi	r20, 0x53	; 83
    2124:	51 e0       	ldi	r21, 0x01	; 1
    2126:	6c e4       	ldi	r22, 0x4C	; 76
    2128:	73 e0       	ldi	r23, 0x03	; 3
    212a:	80 e0       	ldi	r24, 0x00	; 0
    212c:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
			memcpy(sg_u8LastTXData, pu8Data, u8DataLen);
    2130:	20 2f       	mov	r18, r16
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	c7 01       	movw	r24, r14
    2136:	a0 e8       	ldi	r26, 0x80	; 128
    2138:	ac 01       	movw	r20, r24
    213a:	6a 2f       	mov	r22, r26
    213c:	89 e3       	ldi	r24, 0x39	; 57
    213e:	99 e0       	ldi	r25, 0x09	; 9
    2140:	0e 94 21 23 	call	0x4642	; 0x4642 <memcpy>
			sg_u8LastTXDataLen = u8DataLen;
    2144:	00 93 60 09 	sts	0x0960, r16	; 0x800960 <sg_u8LastTXDataLen>
    2148:	05 c0       	rjmp	.+10     	; 0x2154 <CANSendMessageInternal+0x15a>
		}
		else
		{
			sg_u8TransmitAttempts++;
    214a:	80 91 62 09 	lds	r24, 0x0962	; 0x800962 <sg_u8TransmitAttempts>
    214e:	8f 5f       	subi	r24, 0xFF	; 255
    2150:	80 93 62 09 	sts	0x0962, r24	; 0x800962 <sg_u8TransmitAttempts>
		}
		
		// Send it now
		CANMOBSet( CANMOB_TX_IDX, psDef, pu8Data, u8DataLen );
    2154:	97 01       	movw	r18, r14
    2156:	68 2d       	mov	r22, r8
    2158:	a3 01       	movw	r20, r6
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	}
}
    2160:	df 91       	pop	r29
    2162:	cf 91       	pop	r28
    2164:	0f 91       	pop	r16
    2166:	ff 90       	pop	r15
    2168:	ef 90       	pop	r14
    216a:	8f 90       	pop	r8
    216c:	7f 90       	pop	r7
    216e:	6f 90       	pop	r6
    2170:	08 95       	ret

Disassembly of section .text.CANMOBInterrupt:

00001e68 <CANMOBInterrupt>:

void CANMOBInterrupt( uint8_t u8MOBIndex )
{
    1e68:	cf 92       	push	r12
    1e6a:	df 92       	push	r13
    1e6c:	ff 92       	push	r15
    1e6e:	0f 93       	push	r16
    1e70:	1f 93       	push	r17
    1e72:	cf 93       	push	r28
    1e74:	df 93       	push	r29
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
    1e7a:	28 97       	sbiw	r28, 0x08	; 8
    1e7c:	0f b6       	in	r0, 0x3f	; 63
    1e7e:	f8 94       	cli
    1e80:	de bf       	out	0x3e, r29	; 62
    1e82:	0f be       	out	0x3f, r0	; 63
    1e84:	cd bf       	out	0x3d, r28	; 61
	// Set the MOB page first (and zero the data index)
	CANPAGE = u8MOBIndex << 4;
    1e86:	98 2f       	mov	r25, r24
    1e88:	92 95       	swap	r25
    1e8a:	90 7f       	andi	r25, 0xF0	; 240
    1e8c:	90 93 ed 00 	sts	0x00ED, r25	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7f00ed>
	
	// Temporarily disable the MOB to examine and modify the registers
	CANIE2 &= (uint8_t)~(1 << u8MOBIndex);
    1e90:	ee ed       	ldi	r30, 0xDE	; 222
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	20 81       	ld	r18, Z
    1e96:	01 e0       	ldi	r16, 0x01	; 1
    1e98:	10 e0       	ldi	r17, 0x00	; 0
    1e9a:	08 2e       	mov	r0, r24
    1e9c:	02 c0       	rjmp	.+4      	; 0x1ea2 <CANMOBInterrupt+0x3a>
    1e9e:	00 0f       	add	r16, r16
    1ea0:	11 1f       	adc	r17, r17
    1ea2:	0a 94       	dec	r0
    1ea4:	e2 f7       	brpl	.-8      	; 0x1e9e <CANMOBInterrupt+0x36>
    1ea6:	90 2f       	mov	r25, r16
    1ea8:	90 95       	com	r25
    1eaa:	92 23       	and	r25, r18
    1eac:	90 83       	st	Z, r25
	CANCDMOB &= (uint8_t)~((1 << CONMOB0) | (1 << CONMOB1));
    1eae:	ef ee       	ldi	r30, 0xEF	; 239
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	90 81       	ld	r25, Z
    1eb4:	9f 73       	andi	r25, 0x3F	; 63
    1eb6:	90 83       	st	Z, r25
	
	if( CANMOB_RX_IDX == u8MOBIndex )
    1eb8:	81 11       	cpse	r24, r1
    1eba:	5d c0       	rjmp	.+186    	; 0x1f76 <CANMOBInterrupt+0x10e>
	{
		// TX success?  Just clear it since this is the RX context
		if( CANSTMOB & (1 << TXOK) )
    1ebc:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1ec0:	86 ff       	sbrs	r24, 6
    1ec2:	09 c0       	rjmp	.+18     	; 0x1ed6 <CANMOBInterrupt+0x6e>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1ec4:	ee ee       	ldi	r30, 0xEE	; 238
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	80 81       	ld	r24, Z
    1eca:	8f 7b       	andi	r24, 0xBF	; 191
    1ecc:	80 83       	st	Z, r24
            sg_bBusy = false;
    1ece:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bBusy>
            sg_bInRetransmit = false;  // Clear flag on success	
    1ed2:	10 92 5f 09 	sts	0x095F, r1	; 0x80095f <sg_bInRetransmit>
		}
		// RX success?
		if( CANSTMOB & (1 << RXOK) )
    1ed6:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1eda:	85 ff       	sbrs	r24, 5
    1edc:	38 c0       	rjmp	.+112    	; 0x1f4e <CANMOBInterrupt+0xe6>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1ede:	ee ee       	ldi	r30, 0xEE	; 238
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	80 81       	ld	r24, Z
    1ee4:	8f 7d       	andi	r24, 0xDF	; 223
    1ee6:	80 83       	st	Z, r24
		
			if( sg_pfRXCallback )
    1ee8:	c0 90 49 09 	lds	r12, 0x0949	; 0x800949 <sg_pfRXCallback>
    1eec:	d0 90 4a 09 	lds	r13, 0x094A	; 0x80094a <sg_pfRXCallback+0x1>
    1ef0:	c1 14       	cp	r12, r1
    1ef2:	d1 04       	cpc	r13, r1
    1ef4:	61 f1       	breq	.+88     	; 0x1f4e <CANMOBInterrupt+0xe6>
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
    1ef6:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7f00ef>
    1efa:	8f 70       	andi	r24, 0x0F	; 15
    1efc:	f8 2e       	mov	r15, r24
				uint8_t u8Index = 0;
			
				// Grab the messageID from the identifier registers
				u16ID = ((uint16_t)CANIDT1) << 3;
    1efe:	40 91 f3 00 	lds	r20, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7f00f3>
    1f02:	50 e0       	ldi	r21, 0x00	; 0
    1f04:	44 0f       	add	r20, r20
    1f06:	55 1f       	adc	r21, r21
    1f08:	44 0f       	add	r20, r20
    1f0a:	55 1f       	adc	r21, r21
    1f0c:	44 0f       	add	r20, r20
    1f0e:	55 1f       	adc	r21, r21
				u16ID |= CANIDT2 >> 5;
    1f10:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7f00f2>
    1f14:	82 95       	swap	r24
    1f16:	86 95       	lsr	r24
    1f18:	87 70       	andi	r24, 0x07	; 7
    1f1a:	48 2b       	or	r20, r24
			{
				ECANMessageType eType;
				uint16_t u16ID = 0;
				uint8_t u8Data[8];
				uint8_t u8DataLen = CANCDMOB & 0x0f;
				uint8_t u8Index = 0;
    1f1c:	90 e0       	ldi	r25, 0x00	; 0
				// Grab the messageID from the identifier registers
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f1e:	0a c0       	rjmp	.+20     	; 0x1f34 <CANMOBInterrupt+0xcc>
				{
					u8Data[u8Index] = CANMSG;
    1f20:	20 91 fa 00 	lds	r18, 0x00FA	; 0x8000fa <__TEXT_REGION_LENGTH__+0x7f00fa>
    1f24:	e1 e0       	ldi	r30, 0x01	; 1
    1f26:	f0 e0       	ldi	r31, 0x00	; 0
    1f28:	ec 0f       	add	r30, r28
    1f2a:	fd 1f       	adc	r31, r29
    1f2c:	e9 0f       	add	r30, r25
    1f2e:	f1 1d       	adc	r31, r1
    1f30:	20 83       	st	Z, r18
					u8Index++;
    1f32:	9f 5f       	subi	r25, 0xFF	; 255
				// Grab the messageID from the identifier registers
				u16ID = ((uint16_t)CANIDT1) << 3;
				u16ID |= CANIDT2 >> 5;
			
				// Pull the data out into a temp buffer
				while( u8Index < u8DataLen )
    1f34:	9f 15       	cp	r25, r15
    1f36:	a0 f3       	brcs	.-24     	; 0x1f20 <CANMOBInterrupt+0xb8>
					u8Data[u8Index] = CANMSG;
					u8Index++;
				}
			
				// Lookup ID to see if it matches one of ours
				eType = CANLookupCommand( u16ID );
    1f38:	ca 01       	movw	r24, r20
    1f3a:	0e 94 27 1f 	call	0x3e4e	; 0x3e4e <CANLookupCommand>
			
				if( eType != ECANMessageType_MAX )
    1f3e:	83 31       	cpi	r24, 0x13	; 19
    1f40:	31 f0       	breq	.+12     	; 0x1f4e <CANMOBInterrupt+0xe6>
				{
					// Call comamnd handler
					sg_pfRXCallback( eType, u8Data, u8DataLen );
    1f42:	4f 2d       	mov	r20, r15
    1f44:	be 01       	movw	r22, r28
    1f46:	6f 5f       	subi	r22, 0xFF	; 255
    1f48:	7f 4f       	sbci	r23, 0xFF	; 255
    1f4a:	f6 01       	movw	r30, r12
    1f4c:	09 95       	icall
				}
			}
		}
	
		// If receive error, clear the bits
		if( CANSTMOB & ((1 << SERR) | (1 << CERR) | (1 << FERR)) )
    1f4e:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f52:	8e 70       	andi	r24, 0x0E	; 14
    1f54:	29 f0       	breq	.+10     	; 0x1f60 <CANMOBInterrupt+0xf8>
		{
			// Clear it.  Just ignore
			CANSTMOB &= ~((1 << SERR) | (1 << CERR) | (1 << FERR));
    1f56:	ee ee       	ldi	r30, 0xEE	; 238
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	81 7f       	andi	r24, 0xF1	; 241
    1f5e:	80 83       	st	Z, r24
		}
	
		// Re-enable RX now
		CANIE2 |= (1 << u8MOBIndex);
    1f60:	ee ed       	ldi	r30, 0xDE	; 222
    1f62:	f0 e0       	ldi	r31, 0x00	; 0
    1f64:	80 81       	ld	r24, Z
    1f66:	08 2b       	or	r16, r24
    1f68:	00 83       	st	Z, r16
		CANCDMOB |= (1 << CONMOB1);
    1f6a:	ef ee       	ldi	r30, 0xEF	; 239
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	80 81       	ld	r24, Z
    1f70:	80 68       	ori	r24, 0x80	; 128
    1f72:	80 83       	st	Z, r24
    1f74:	34 c0       	rjmp	.+104    	; 0x1fde <CANMOBInterrupt+0x176>
	}
	else if( CANMOB_TX_IDX == u8MOBIndex )
    1f76:	81 30       	cpi	r24, 0x01	; 1
    1f78:	91 f5       	brne	.+100    	; 0x1fde <CANMOBInterrupt+0x176>
	{
		if( CANSTMOB & (1 << TXOK) )
    1f7a:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f7e:	86 ff       	sbrs	r24, 6
    1f80:	07 c0       	rjmp	.+14     	; 0x1f90 <CANMOBInterrupt+0x128>
		{
			// Clear it
			CANSTMOB &= ~(1 << TXOK);
    1f82:	ee ee       	ldi	r30, 0xEE	; 238
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	80 81       	ld	r24, Z
    1f88:	8f 7b       	andi	r24, 0xBF	; 191
    1f8a:	80 83       	st	Z, r24
		
			sg_bBusy = false;
    1f8c:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bBusy>
		}
		
		// RX success, just clear it since this is the TX context
		if( CANSTMOB & (1 << RXOK) )
    1f90:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1f94:	85 ff       	sbrs	r24, 5
    1f96:	05 c0       	rjmp	.+10     	; 0x1fa2 <CANMOBInterrupt+0x13a>
		{
			// Clear it
			CANSTMOB &= ~(1 << RXOK);
    1f98:	ee ee       	ldi	r30, 0xEE	; 238
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	80 81       	ld	r24, Z
    1f9e:	8f 7d       	andi	r24, 0xDF	; 223
    1fa0:	80 83       	st	Z, r24
		}

		// If TX Error on transmit (collision with another device)
		// -or- ACK error (nobody listening),
		// retry send
		if( CANSTMOB & ((1 << BERR) | (1 << AERR) | (1 << SERR)) )
    1fa2:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <__TEXT_REGION_LENGTH__+0x7f00ee>
    1fa6:	89 71       	andi	r24, 0x19	; 25
    1fa8:	d1 f0       	breq	.+52     	; 0x1fde <CANMOBInterrupt+0x176>
		{
			// Clear it
			CANSTMOB &= ~((1 << BERR) | (1 << AERR) | (1 << SERR));
    1faa:	ee ee       	ldi	r30, 0xEE	; 238
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	80 81       	ld	r24, Z
    1fb0:	86 7e       	andi	r24, 0xE6	; 230
    1fb2:	80 83       	st	Z, r24

			if( sg_u8TransmitAttempts < 20 )
    1fb4:	80 91 62 09 	lds	r24, 0x0962	; 0x800962 <sg_u8TransmitAttempts>
    1fb8:	84 31       	cpi	r24, 0x14	; 20
    1fba:	68 f4       	brcc	.+26     	; 0x1fd6 <CANMOBInterrupt+0x16e>
			{
				// Retransmit now
               sg_bInRetransmit = true;  // Set flag before retry
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	80 93 5f 09 	sts	0x095F, r24	; 0x80095f <sg_bInRetransmit>
               CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    1fc2:	21 e0       	ldi	r18, 0x01	; 1
    1fc4:	40 91 60 09 	lds	r20, 0x0960	; 0x800960 <sg_u8LastTXDataLen>
    1fc8:	69 e3       	ldi	r22, 0x39	; 57
    1fca:	79 e0       	ldi	r23, 0x09	; 9
    1fcc:	80 91 61 09 	lds	r24, 0x0961	; 0x800961 <sg_eLastTXType>
    1fd0:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <CANSendMessageInternal>
    1fd4:	04 c0       	rjmp	.+8      	; 0x1fde <CANMOBInterrupt+0x176>
			}
			else
			{
				// Retries exhausted.  Give up
				sg_bBusy = false;
    1fd6:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bBusy>
                sg_bInRetransmit = false;
    1fda:	10 92 5f 09 	sts	0x095F, r1	; 0x80095f <sg_bInRetransmit>
			}
		}
	}
}
    1fde:	28 96       	adiw	r28, 0x08	; 8
    1fe0:	0f b6       	in	r0, 0x3f	; 63
    1fe2:	f8 94       	cli
    1fe4:	de bf       	out	0x3e, r29	; 62
    1fe6:	0f be       	out	0x3f, r0	; 63
    1fe8:	cd bf       	out	0x3d, r28	; 61
    1fea:	df 91       	pop	r29
    1fec:	cf 91       	pop	r28
    1fee:	1f 91       	pop	r17
    1ff0:	0f 91       	pop	r16
    1ff2:	ff 90       	pop	r15
    1ff4:	df 90       	pop	r13
    1ff6:	cf 90       	pop	r12
    1ff8:	08 95       	ret

Disassembly of section .text.__vector_18:

00002548 <__vector_18>:

// Generic CAN interrupt handler
// Check interrrupt sources and clear them (by servicing or explicit clearing)
ISR(CAN_INT_vect, ISR_BLOCK)
{
    2548:	1f 92       	push	r1
    254a:	0f 92       	push	r0
    254c:	0f b6       	in	r0, 0x3f	; 63
    254e:	0f 92       	push	r0
    2550:	11 24       	eor	r1, r1
    2552:	0f 93       	push	r16
    2554:	1f 93       	push	r17
    2556:	2f 93       	push	r18
    2558:	3f 93       	push	r19
    255a:	4f 93       	push	r20
    255c:	5f 93       	push	r21
    255e:	6f 93       	push	r22
    2560:	7f 93       	push	r23
    2562:	8f 93       	push	r24
    2564:	9f 93       	push	r25
    2566:	af 93       	push	r26
    2568:	bf 93       	push	r27
    256a:	cf 93       	push	r28
    256c:	df 93       	push	r29
    256e:	ef 93       	push	r30
    2570:	ff 93       	push	r31
	// Save state we'll need to restore
	uint8_t saved_cangie = CANGIE;
    2572:	eb ed       	ldi	r30, 0xDB	; 219
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	d0 81       	ld	r29, Z
	uint8_t saved_canie2 = CANIE2;	// Temporarily disable CAN interrupts to prevent reentry
    2578:	10 91 de 00 	lds	r17, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
	CANGIE &= (uint8_t)~(1 << ENIT);
    257c:	80 81       	ld	r24, Z
    257e:	8f 77       	andi	r24, 0x7F	; 127
    2580:	80 83       	st	Z, r24

	// Do NOT re-enable global interrupts - this causes race conditions!
	
	 uint8_t sit = CANSIT2;
    2582:	c0 91 e0 00 	lds	r28, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7f00e0>
	 
	 // Most common interrupts first  *claude
	 if(sit & (1 << CANMOB_RX_IDX)) {
    2586:	c0 ff       	sbrs	r28, 0
    2588:	0c c0       	rjmp	.+24     	; 0x25a2 <__vector_18+0x5a>
		 CANMOBInterrupt(CANMOB_RX_IDX);
    258a:	80 e0       	ldi	r24, 0x00	; 0
    258c:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <CANMOBInterrupt>
		 CANMOBSet(CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0);
    2590:	00 e0       	ldi	r16, 0x00	; 0
    2592:	20 e0       	ldi	r18, 0x00	; 0
    2594:	30 e0       	ldi	r19, 0x00	; 0
    2596:	4f e9       	ldi	r20, 0x9F	; 159
    2598:	53 e0       	ldi	r21, 0x03	; 3
    259a:	60 e0       	ldi	r22, 0x00	; 0
    259c:	80 e0       	ldi	r24, 0x00	; 0
    259e:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	 }
	 
	
	// Check TX MOB
	if( sit & (1 << CANMOB_TX_IDX) )
    25a2:	c1 ff       	sbrs	r28, 1
    25a4:	03 c0       	rjmp	.+6      	; 0x25ac <__vector_18+0x64>
	{
		CANMOBInterrupt( CANMOB_TX_IDX );
    25a6:	81 e0       	ldi	r24, 0x01	; 1
    25a8:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <CANMOBInterrupt>
	}
	
	// Now the generic, non-MOB interrupts (some of which may have already been handled by the MOB handler)
	
	// Bus Off interrupt
	if( CANGIT & (1 << BOFFIT) )
    25ac:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25b0:	86 ff       	sbrs	r24, 6
    25b2:	03 c0       	rjmp	.+6      	; 0x25ba <__vector_18+0x72>
	{
		// Just clear it for now
		CANGIT = (1 << BOFFIT);
    25b4:	80 e4       	ldi	r24, 0x40	; 64
    25b6:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Frame buffer receive (burst receive interrupt)
	// This should not be used
	if( CANGIT & (1 << BXOK) )
    25ba:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25be:	84 ff       	sbrs	r24, 4
    25c0:	0a c0       	rjmp	.+20     	; 0x25d6 <__vector_18+0x8e>
	{
		MBASSERT(0);
    25c2:	43 ef       	ldi	r20, 0xF3	; 243
    25c4:	51 e0       	ldi	r21, 0x01	; 1
    25c6:	6c e4       	ldi	r22, 0x4C	; 76
    25c8:	73 e0       	ldi	r23, 0x03	; 3
    25ca:	80 e0       	ldi	r24, 0x00	; 0
    25cc:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
		
		// TODO: Must write the CONMOB fields of the MOB that interrupted first?
		// Just clear it for now
		CANGIT = (1 << BXOK);
    25d0:	80 e1       	ldi	r24, 0x10	; 16
    25d2:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Bit stuffing error on receive
	if( CANGIT & (1 << SERG) )
    25d6:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25da:	83 ff       	sbrs	r24, 3
    25dc:	03 c0       	rjmp	.+6      	; 0x25e4 <__vector_18+0x9c>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << SERG);
    25de:	88 e0       	ldi	r24, 0x08	; 8
    25e0:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// CRC error on receive
	if( CANGIT & (1 << CERG) )
    25e4:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25e8:	82 ff       	sbrs	r24, 2
    25ea:	03 c0       	rjmp	.+6      	; 0x25f2 <__vector_18+0xaa>
	{
		// Just clear it for now.  Ignored.
		CANGIT = (1 << CERG);
    25ec:	84 e0       	ldi	r24, 0x04	; 4
    25ee:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// Form error
	if( CANGIT & (1 << FERG) )
    25f2:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    25f6:	81 ff       	sbrs	r24, 1
    25f8:	03 c0       	rjmp	.+6      	; 0x2600 <__vector_18+0xb8>
	{
		// If detected form error on transmit, could be duplicate to MOB error interrupt (see 16.8.2 - Interrupt Behavior)
		// Ignore this one
		
		// Just clear it for now.  Ignored.
		CANGIT = (1 << FERG);
    25fa:	82 e0       	ldi	r24, 0x02	; 2
    25fc:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
	}
	
	// ACK missing on transmit (nobody's listening! (or failure on transmit???))
	if( CANGIT & (1 << AERG) )
    2600:	80 91 da 00 	lds	r24, 0x00DA	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
    2604:	80 ff       	sbrs	r24, 0
    2606:	13 c0       	rjmp	.+38     	; 0x262e <__vector_18+0xe6>
	{
		// Clear the interrupt
		CANGIT = (1 << AERG);
    2608:	81 e0       	ldi	r24, 0x01	; 1
    260a:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7f00da>
		
		if( sg_u8TransmitAttempts < 20 )
    260e:	80 91 62 09 	lds	r24, 0x0962	; 0x800962 <sg_u8TransmitAttempts>
    2612:	84 31       	cpi	r24, 0x14	; 20
    2614:	50 f4       	brcc	.+20     	; 0x262a <__vector_18+0xe2>
		{
			// Retransmit now
			CANSendMessageInternal( sg_eLastTXType, sg_u8LastTXData, sg_u8LastTXDataLen, true );
    2616:	21 e0       	ldi	r18, 0x01	; 1
    2618:	40 91 60 09 	lds	r20, 0x0960	; 0x800960 <sg_u8LastTXDataLen>
    261c:	69 e3       	ldi	r22, 0x39	; 57
    261e:	79 e0       	ldi	r23, 0x09	; 9
    2620:	80 91 61 09 	lds	r24, 0x0961	; 0x800961 <sg_eLastTXType>
    2624:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <CANSendMessageInternal>
    2628:	02 c0       	rjmp	.+4      	; 0x262e <__vector_18+0xe6>
		}
		else
		{
			// Retries exhausted.  Give up
			sg_bBusy = false;
    262a:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bBusy>
		}
	}

	// Reenable CAN general interrupt	
//	CANGIE |= (1 << ENIT);
    CANIE2 = saved_canie2;
    262e:	10 93 de 00 	sts	0x00DE, r17	; 0x8000de <__TEXT_REGION_LENGTH__+0x7f00de>
    CANGIE = saved_cangie;
    2632:	d0 93 db 00 	sts	0x00DB, r29	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>
}
    2636:	ff 91       	pop	r31
    2638:	ef 91       	pop	r30
    263a:	df 91       	pop	r29
    263c:	cf 91       	pop	r28
    263e:	bf 91       	pop	r27
    2640:	af 91       	pop	r26
    2642:	9f 91       	pop	r25
    2644:	8f 91       	pop	r24
    2646:	7f 91       	pop	r23
    2648:	6f 91       	pop	r22
    264a:	5f 91       	pop	r21
    264c:	4f 91       	pop	r20
    264e:	3f 91       	pop	r19
    2650:	2f 91       	pop	r18
    2652:	1f 91       	pop	r17
    2654:	0f 91       	pop	r16
    2656:	0f 90       	pop	r0
    2658:	0f be       	out	0x3f, r0	; 63
    265a:	0f 90       	pop	r0
    265c:	1f 90       	pop	r1
    265e:	18 95       	reti

Disassembly of section .text.CANSendMessage:

00004c8c <CANSendMessage>:
					 uint8_t* pu8Data,
					 uint8_t u8DataLen )
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
    4c8c:	90 91 63 09 	lds	r25, 0x0963	; 0x800963 <sg_bBusy>
    4c90:	91 11       	cpse	r25, r1
    4c92:	05 c0       	rjmp	.+10     	; 0x4c9e <CANSendMessage+0x12>
	{
		return(false);
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
    4c94:	20 e0       	ldi	r18, 0x00	; 0
    4c96:	0e 94 fd 0f 	call	0x1ffa	; 0x1ffa <CANSendMessageInternal>
	return( true );
    4c9a:	81 e0       	ldi	r24, 0x01	; 1
    4c9c:	08 95       	ret
{
	// If we're busy, kick it back so we're cooperatively multitasking
	// rather than spin locking
	if (sg_bBusy)
	{
		return(false);
    4c9e:	80 e0       	ldi	r24, 0x00	; 0
	}

	CANSendMessageInternal( eType, pu8Data, u8DataLen, false );
	return( true );
}
    4ca0:	08 95       	ret

Disassembly of section .text.CANSetRXCallback:

00004e0c <CANSetRXCallback>:

void CANSetRXCallback( void (*pfCallback)(ECANMessageType eType, uint8_t* pu8Data, uint8_t u8DataLen) )
{
	sg_pfRXCallback = pfCallback;
    4e0c:	90 93 4a 09 	sts	0x094A, r25	; 0x80094a <sg_pfRXCallback+0x1>
    4e10:	80 93 49 09 	sts	0x0949, r24	; 0x800949 <sg_pfRXCallback>
    4e14:	08 95       	ret

Disassembly of section .text.CANInit:

000034ec <CANInit>:
}

void CANInit( void )
{
    34ec:	0f 93       	push	r16
    34ee:	cf 93       	push	r28
	// Init clock
	// See datasheet table 16-2.
	// For 8Mhz, set CAN rate to 500 Kbps
	CANBT1 = 0x02;
    34f0:	c2 e0       	ldi	r28, 0x02	; 2
    34f2:	c0 93 e2 00 	sts	0x00E2, r28	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7f00e2>
	CANBT2 = 0x04;
    34f6:	84 e0       	ldi	r24, 0x04	; 4
    34f8:	80 93 e3 00 	sts	0x00E3, r24	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7f00e3>
	CANBT3 = 0x12;
    34fc:	82 e1       	ldi	r24, 0x12	; 18
    34fe:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7f00e4>
	
	// Init message objects (MOBs) since there are no defaults at reset
	CANMOBSet( 0, &sg_sMOBDisabled, NULL, 0 );
    3502:	00 e0       	ldi	r16, 0x00	; 0
    3504:	20 e0       	ldi	r18, 0x00	; 0
    3506:	30 e0       	ldi	r19, 0x00	; 0
    3508:	47 ea       	ldi	r20, 0xA7	; 167
    350a:	53 e0       	ldi	r21, 0x03	; 3
    350c:	60 e0       	ldi	r22, 0x00	; 0
    350e:	80 e0       	ldi	r24, 0x00	; 0
    3510:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	CANMOBSet( 1, &sg_sMOBDisabled, NULL, 0 );
    3514:	20 e0       	ldi	r18, 0x00	; 0
    3516:	30 e0       	ldi	r19, 0x00	; 0
    3518:	47 ea       	ldi	r20, 0xA7	; 167
    351a:	53 e0       	ldi	r21, 0x03	; 3
    351c:	60 e0       	ldi	r22, 0x00	; 0
    351e:	81 e0       	ldi	r24, 0x01	; 1
    3520:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	CANMOBSet( 2, &sg_sMOBDisabled, NULL, 0 );
    3524:	20 e0       	ldi	r18, 0x00	; 0
    3526:	30 e0       	ldi	r19, 0x00	; 0
    3528:	47 ea       	ldi	r20, 0xA7	; 167
    352a:	53 e0       	ldi	r21, 0x03	; 3
    352c:	60 e0       	ldi	r22, 0x00	; 0
    352e:	82 e0       	ldi	r24, 0x02	; 2
    3530:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	CANMOBSet( 3, &sg_sMOBDisabled, NULL, 0 );
    3534:	20 e0       	ldi	r18, 0x00	; 0
    3536:	30 e0       	ldi	r19, 0x00	; 0
    3538:	47 ea       	ldi	r20, 0xA7	; 167
    353a:	53 e0       	ldi	r21, 0x03	; 3
    353c:	60 e0       	ldi	r22, 0x00	; 0
    353e:	83 e0       	ldi	r24, 0x03	; 3
    3540:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	CANMOBSet( 4, &sg_sMOBDisabled, NULL, 0 );
    3544:	20 e0       	ldi	r18, 0x00	; 0
    3546:	30 e0       	ldi	r19, 0x00	; 0
    3548:	47 ea       	ldi	r20, 0xA7	; 167
    354a:	53 e0       	ldi	r21, 0x03	; 3
    354c:	60 e0       	ldi	r22, 0x00	; 0
    354e:	84 e0       	ldi	r24, 0x04	; 4
    3550:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	CANMOBSet( 5, &sg_sMOBDisabled, NULL, 0 );
    3554:	20 e0       	ldi	r18, 0x00	; 0
    3556:	30 e0       	ldi	r19, 0x00	; 0
    3558:	47 ea       	ldi	r20, 0xA7	; 167
    355a:	53 e0       	ldi	r21, 0x03	; 3
    355c:	60 e0       	ldi	r22, 0x00	; 0
    355e:	85 e0       	ldi	r24, 0x05	; 5
    3560:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	
	// Setup generic RX
	CANMOBSet( CANMOB_RX_IDX, &sg_sMOBGenericReceive, NULL, 0 );
    3564:	20 e0       	ldi	r18, 0x00	; 0
    3566:	30 e0       	ldi	r19, 0x00	; 0
    3568:	4f e9       	ldi	r20, 0x9F	; 159
    356a:	53 e0       	ldi	r21, 0x03	; 3
    356c:	60 e0       	ldi	r22, 0x00	; 0
    356e:	80 e0       	ldi	r24, 0x00	; 0
    3570:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <CANMOBSet>
	
	// Enable general CAN interrupts
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX) | (1 << ENERR) | (1 << ENBX) | (1 << ENERG);
    3574:	8e eb       	ldi	r24, 0xBE	; 190
    3576:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7f00db>

//	CANGIE &= ~(1 << ENOVRT);  // Disable CAN timer overflow interrupt

	// Enable the bus
	CANGCON = (1 << ENASTB);
    357a:	c0 93 d8 00 	sts	0x00D8, r28	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7f00d8>
	sg_bBusy = false;
    357e:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <sg_bBusy>
}
    3582:	cf 91       	pop	r28
    3584:	0f 91       	pop	r16
    3586:	08 95       	ret

Disassembly of section .text.DebugOut:

00004dbc <DebugOut>:
}

#endif

void DebugOut( const char* peFormat, ... )
{
    4dbc:	cf 93       	push	r28
    4dbe:	df 93       	push	r29
    4dc0:	cd b7       	in	r28, 0x3d	; 61
    4dc2:	de b7       	in	r29, 0x3e	; 62
	
	va_end( args );	 */
	
	//DebugSerialSend( (uint8_t*)u8Buffer, strlen(u8Buffer) );
#endif
}
    4dc4:	df 91       	pop	r29
    4dc6:	cf 91       	pop	r28
    4dc8:	08 95       	ret

Disassembly of section .text.EEPROMRead:

00004d22 <EEPROMRead>:
}

uint8_t EEPROMRead(uint16_t u16Address)
{
	// Wait for any completion of writes, etc..
	while (EECR & (1 << EEWE));
    4d22:	f9 99       	sbic	0x1f, 1	; 31
    4d24:	fe cf       	rjmp	.-4      	; 0x4d22 <EEPROMRead>

	// Set address	
	EEAR = u16Address;
    4d26:	92 bd       	out	0x22, r25	; 34
    4d28:	81 bd       	out	0x21, r24	; 33
	
	// Start EEPROM read
	EECR |= (1 << EERE);
    4d2a:	8f b3       	in	r24, 0x1f	; 31
    4d2c:	81 60       	ori	r24, 0x01	; 1
    4d2e:	8f bb       	out	0x1f, r24	; 31
	
	// Return the data
	return(EEDR);
    4d30:	80 b5       	in	r24, 0x20	; 32
    4d32:	08 95       	ret

Disassembly of section .text.I2CBitDelay:

00004dca <I2CBitDelay>:
#define SDA_SET_INPUT()			(I2C_PORT_DDR &= ((uint8_t) ~(1 << I2C_SDA_PIN))); SDA_HIGH()

// Delays for one I2C bit's worth of time
static void I2CBitDelay(void)
{
	Delay(10);
    4dca:	6a e0       	ldi	r22, 0x0A	; 10
    4dcc:	70 e0       	ldi	r23, 0x00	; 0
    4dce:	80 e0       	ldi	r24, 0x00	; 0
    4dd0:	90 e0       	ldi	r25, 0x00	; 0
    4dd2:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    4dd6:	08 95       	ret

Disassembly of section .text.I2CStart:

000046d2 <I2CStart>:

// Send an I2C start sequence and quantize foreground code to the overflow
// timer
void I2CStart(void)
{
	SDA_SET_OUTPUT();
    46d2:	8a b1       	in	r24, 0x0a	; 10
    46d4:	82 60       	ori	r24, 0x02	; 2
    46d6:	8a b9       	out	0x0a, r24	; 10
	SDA_HIGH();
    46d8:	8b b1       	in	r24, 0x0b	; 11
    46da:	82 60       	ori	r24, 0x02	; 2
    46dc:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    46de:	8b b1       	in	r24, 0x0b	; 11
    46e0:	81 60       	ori	r24, 0x01	; 1
    46e2:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    46e4:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SDA_LOW();
    46e8:	8b b1       	in	r24, 0x0b	; 11
    46ea:	8d 7f       	andi	r24, 0xFD	; 253
    46ec:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    46ee:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SCL_LOW();
    46f2:	8b b1       	in	r24, 0x0b	; 11
    46f4:	8e 7f       	andi	r24, 0xFE	; 254
    46f6:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    46f8:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
    46fc:	08 95       	ret

Disassembly of section .text.I2CStop:

00004874 <I2CStop>:
}

// Send an I2C stop sequence
void I2CStop(void)
{
	SDA_LOW();
    4874:	8b b1       	in	r24, 0x0b	; 11
    4876:	8d 7f       	andi	r24, 0xFD	; 253
    4878:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    487a:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SCL_HIGH();
    487e:	8b b1       	in	r24, 0x0b	; 11
    4880:	81 60       	ori	r24, 0x01	; 1
    4882:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    4884:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SDA_SET_INPUT();
    4888:	8a b1       	in	r24, 0x0a	; 10
    488a:	8d 7f       	andi	r24, 0xFD	; 253
    488c:	8a b9       	out	0x0a, r24	; 10
    488e:	8b b1       	in	r24, 0x0b	; 11
    4890:	82 60       	ori	r24, 0x02	; 2
    4892:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    4894:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
    4898:	08 95       	ret

Disassembly of section .text.I2CUnstick:

00004422 <I2CUnstick>:
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
    4422:	cf 93       	push	r28
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
    4424:	8a b1       	in	r24, 0x0a	; 10
    4426:	81 60       	ori	r24, 0x01	; 1
    4428:	8a b9       	out	0x0a, r24	; 10
	SDA_SET_OUTPUT();
    442a:	8a b1       	in	r24, 0x0a	; 10
    442c:	82 60       	ori	r24, 0x02	; 2
    442e:	8a b9       	out	0x0a, r24	; 10
}

// Unsticks an I2C bus
void I2CUnstick(void)
{
	uint8_t u8UnstickBits = 64;
    4430:	c0 e4       	ldi	r28, 0x40	; 64

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    4432:	11 c0       	rjmp	.+34     	; 0x4456 <I2CUnstick+0x34>
	{
		SCL_LOW();
    4434:	8b b1       	in	r24, 0x0b	; 11
    4436:	8e 7f       	andi	r24, 0xFE	; 254
    4438:	8b b9       	out	0x0b, r24	; 11
		SDA_LOW();
    443a:	8b b1       	in	r24, 0x0b	; 11
    443c:	8d 7f       	andi	r24, 0xFD	; 253
    443e:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    4440:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
		SCL_HIGH();
    4444:	8b b1       	in	r24, 0x0b	; 11
    4446:	81 60       	ori	r24, 0x01	; 1
    4448:	8b b9       	out	0x0b, r24	; 11
		SDA_HIGH();
    444a:	8b b1       	in	r24, 0x0b	; 11
    444c:	82 60       	ori	r24, 0x02	; 2
    444e:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    4450:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
		u8UnstickBits--;
    4454:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8UnstickBits = 64;

	SCL_SET_OUTPUT();
	SDA_SET_OUTPUT();
	
	while (u8UnstickBits)
    4456:	c1 11       	cpse	r28, r1
    4458:	ed cf       	rjmp	.-38     	; 0x4434 <I2CUnstick+0x12>
		SCL_HIGH();
		SDA_HIGH();
		I2CBitDelay();
		u8UnstickBits--;
	}
}
    445a:	cf 91       	pop	r28
    445c:	08 95       	ret

Disassembly of section .text.I2CTxByte:

00003d14 <I2CTxByte>:

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
    3d14:	cf 93       	push	r28
    3d16:	df 93       	push	r29
    3d18:	d8 2f       	mov	r29, r24
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();
    3d1a:	8a b1       	in	r24, 0x0a	; 10
    3d1c:	82 60       	ori	r24, 0x02	; 2
    3d1e:	8a b9       	out	0x0a, r24	; 10
}

// Sends a single I2C byte. Returns false if the byte is not acked, or true if it is.
bool I2CTxByte(uint8_t u8Byte)
{
	uint8_t u8Length = 8;			// 8 Bits to send
    3d20:	c8 e0       	ldi	r28, 0x08	; 8
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3d22:	15 c0       	rjmp	.+42     	; 0x3d4e <I2CTxByte+0x3a>
	{
		if (u8Byte & 0x80)
    3d24:	dd 23       	and	r29, r29
    3d26:	24 f4       	brge	.+8      	; 0x3d30 <I2CTxByte+0x1c>
		{
			SDA_HIGH();
    3d28:	8b b1       	in	r24, 0x0b	; 11
    3d2a:	82 60       	ori	r24, 0x02	; 2
    3d2c:	8b b9       	out	0x0b, r24	; 11
    3d2e:	03 c0       	rjmp	.+6      	; 0x3d36 <I2CTxByte+0x22>
		}
		else
		{
			SDA_LOW();
    3d30:	8b b1       	in	r24, 0x0b	; 11
    3d32:	8d 7f       	andi	r24, 0xFD	; 253
    3d34:	8b b9       	out	0x0b, r24	; 11
		}
		
		// Drive SCL high
		SCL_HIGH();
    3d36:	8b b1       	in	r24, 0x0b	; 11
    3d38:	81 60       	ori	r24, 0x01	; 1
    3d3a:	8b b9       	out	0x0b, r24	; 11
		
		I2CBitDelay();
    3d3c:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
		
		// Ensure SCL is low
		SCL_LOW();
    3d40:	8b b1       	in	r24, 0x0b	; 11
    3d42:	8e 7f       	andi	r24, 0xFE	; 254
    3d44:	8b b9       	out	0x0b, r24	; 11
	
		// SDA Is now set. Delay.
		I2CBitDelay();
    3d46:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
		
		// Next bit
		u8Byte <<= 1;	
    3d4a:	dd 0f       	add	r29, r29
		u8Length--;
    3d4c:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Length = 8;			// 8 Bits to send
	bool bAck = false;

	SDA_SET_OUTPUT();

	while (u8Length)
    3d4e:	c1 11       	cpse	r28, r1
    3d50:	e9 cf       	rjmp	.-46     	; 0x3d24 <I2CTxByte+0x10>
		// Next bit
		u8Byte <<= 1;	
		u8Length--;
	}
	
	SDA_SET_INPUT();
    3d52:	8a b1       	in	r24, 0x0a	; 10
    3d54:	8d 7f       	andi	r24, 0xFD	; 253
    3d56:	8a b9       	out	0x0a, r24	; 10
    3d58:	8b b1       	in	r24, 0x0b	; 11
    3d5a:	82 60       	ori	r24, 0x02	; 2
    3d5c:	8b b9       	out	0x0b, r24	; 11
	SCL_HIGH();
    3d5e:	8b b1       	in	r24, 0x0b	; 11
    3d60:	81 60       	ori	r24, 0x01	; 1
    3d62:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3d64:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	
	// See if the byte was acknowledged
	if (SDA_READ())
    3d68:	49 9b       	sbis	0x09, 1	; 9
	{
		bAck = false;
	}
	else
	{
		bAck = true;
    3d6a:	c1 e0       	ldi	r28, 0x01	; 1
	}
	
	SCL_LOW();
    3d6c:	8b b1       	in	r24, 0x0b	; 11
    3d6e:	8e 7f       	andi	r24, 0xFE	; 254
    3d70:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3d72:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	return(bAck);
}
    3d76:	8c 2f       	mov	r24, r28
    3d78:	df 91       	pop	r29
    3d7a:	cf 91       	pop	r28
    3d7c:	08 95       	ret

Disassembly of section .text.I2CRxByte:

00003b3a <I2CRxByte>:

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
    3b3a:	1f 93       	push	r17
    3b3c:	cf 93       	push	r28
    3b3e:	df 93       	push	r29
    3b40:	18 2f       	mov	r17, r24
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
    3b42:	8a b1       	in	r24, 0x0a	; 10
    3b44:	8d 7f       	andi	r24, 0xFD	; 253
    3b46:	8a b9       	out	0x0a, r24	; 10
    3b48:	8b b1       	in	r24, 0x0b	; 11
    3b4a:	82 60       	ori	r24, 0x02	; 2
    3b4c:	8b b9       	out	0x0b, r24	; 11

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
	uint8_t u8Count = 8;
    3b4e:	c8 e0       	ldi	r28, 0x08	; 8
}

// Receives a single I2C byte and will optionally generate an ack at the end
uint8_t I2CRxByte(bool bAck)
{
	uint8_t u8Data = 0;
    3b50:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3b52:	0e c0       	rjmp	.+28     	; 0x3b70 <I2CRxByte+0x36>
	{
		u8Data <<= 1;
    3b54:	dd 0f       	add	r29, r29

		SCL_HIGH();
    3b56:	8b b1       	in	r24, 0x0b	; 11
    3b58:	81 60       	ori	r24, 0x01	; 1
    3b5a:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3b5c:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
			
		if (SDA_READ())
    3b60:	49 99       	sbic	0x09, 1	; 9
		{
			u8Data |= 1;
    3b62:	d1 60       	ori	r29, 0x01	; 1
		}
		
		SCL_LOW();
    3b64:	8b b1       	in	r24, 0x0b	; 11
    3b66:	8e 7f       	andi	r24, 0xFE	; 254
    3b68:	8b b9       	out	0x0b, r24	; 11
		I2CBitDelay();
    3b6a:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
		u8Count--;
    3b6e:	c1 50       	subi	r28, 0x01	; 1
	uint8_t u8Count = 8;
	
	SDA_SET_INPUT();
	
	// Consume all 8 data bits
	while (u8Count)
    3b70:	c1 11       	cpse	r28, r1
    3b72:	f0 cf       	rjmp	.-32     	; 0x3b54 <I2CRxByte+0x1a>
		I2CBitDelay();
		u8Count--;
	}

	// See if we acknowledge this
	SDA_SET_OUTPUT();
    3b74:	8a b1       	in	r24, 0x0a	; 10
    3b76:	82 60       	ori	r24, 0x02	; 2
    3b78:	8a b9       	out	0x0a, r24	; 10
	if (bAck)
    3b7a:	11 23       	and	r17, r17
    3b7c:	21 f0       	breq	.+8      	; 0x3b86 <I2CRxByte+0x4c>
	{
		SDA_LOW();
    3b7e:	8b b1       	in	r24, 0x0b	; 11
    3b80:	8d 7f       	andi	r24, 0xFD	; 253
    3b82:	8b b9       	out	0x0b, r24	; 11
    3b84:	03 c0       	rjmp	.+6      	; 0x3b8c <I2CRxByte+0x52>
	}
	else
	{
		SDA_HIGH();
    3b86:	8b b1       	in	r24, 0x0b	; 11
    3b88:	82 60       	ori	r24, 0x02	; 2
    3b8a:	8b b9       	out	0x0b, r24	; 11
	}
	
	I2CBitDelay();
    3b8c:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SCL_HIGH();
    3b90:	8b b1       	in	r24, 0x0b	; 11
    3b92:	81 60       	ori	r24, 0x01	; 1
    3b94:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3b96:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SCL_LOW();
    3b9a:	8b b1       	in	r24, 0x0b	; 11
    3b9c:	8e 7f       	andi	r24, 0xFE	; 254
    3b9e:	8b b9       	out	0x0b, r24	; 11
	I2CBitDelay();
    3ba0:	0e 94 e5 26 	call	0x4dca	; 0x4dca <I2CBitDelay>
	SDA_LOW();
    3ba4:	8b b1       	in	r24, 0x0b	; 11
    3ba6:	8d 7f       	andi	r24, 0xFD	; 253
    3ba8:	8b b9       	out	0x0b, r24	; 11

	return(u8Data);	
}
    3baa:	8d 2f       	mov	r24, r29
    3bac:	df 91       	pop	r29
    3bae:	cf 91       	pop	r28
    3bb0:	1f 91       	pop	r17
    3bb2:	08 95       	ret

Disassembly of section .text.I2CSetup:

000046fe <I2CSetup>:
// Prepares the SCL/SDA pins for I2C operation and returns when the CPU is
// quantized to the timer (for consistent bit alignment)
void I2CSetup(void)
{
	// Deassert SCL and SDA
	SCL_HIGH();
    46fe:	8b b1       	in	r24, 0x0b	; 11
    4700:	81 60       	ori	r24, 0x01	; 1
    4702:	8b b9       	out	0x0b, r24	; 11
	SDA_HIGH();
    4704:	8b b1       	in	r24, 0x0b	; 11
    4706:	82 60       	ori	r24, 0x02	; 2
    4708:	8b b9       	out	0x0b, r24	; 11

	// Set SCL and SDA lines as push/pull output drives
	SCL_SET_OUTPUT();
    470a:	8a b1       	in	r24, 0x0a	; 10
    470c:	81 60       	ori	r24, 0x01	; 1
    470e:	8a b9       	out	0x0a, r24	; 10
	
	// Turn on SDA, set as an input
	SDA_SET_INPUT();
    4710:	8a b1       	in	r24, 0x0a	; 10
    4712:	8d 7f       	andi	r24, 0xFD	; 253
    4714:	8a b9       	out	0x0a, r24	; 10
    4716:	8b b1       	in	r24, 0x0b	; 11
    4718:	82 60       	ori	r24, 0x02	; 2
    471a:	8b b9       	out	0x0b, r24	; 11
	
	Delay(20);
    471c:	64 e1       	ldi	r22, 0x14	; 20
    471e:	70 e0       	ldi	r23, 0x00	; 0
    4720:	80 e0       	ldi	r24, 0x00	; 0
    4722:	90 e0       	ldi	r25, 0x00	; 0
    4724:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    4728:	08 95       	ret

Disassembly of section .text.I2CStartTransaction:

000047ac <I2CStartTransaction>:

// Sets up the I2C pins, sends slave address/read/write byte, and waits for acknowledgment.
// Returns false if no device is responding.
bool I2CStartTransaction(uint8_t u8SlaveAddress,
						 bool bRead)
{
    47ac:	cf 93       	push	r28
    47ae:	df 93       	push	r29
    47b0:	c8 2f       	mov	r28, r24
    47b2:	d6 2f       	mov	r29, r22
	// Set up the pins for I2C operation
	I2CSetup();
    47b4:	0e 94 7f 23 	call	0x46fe	; 0x46fe <I2CSetup>
	
	// I2C Start condition
	I2CStart();
    47b8:	0e 94 69 23 	call	0x46d2	; 0x46d2 <I2CStart>

	// If it's a read operation, clear the lower bit
	if (bRead)
    47bc:	dd 23       	and	r29, r29
    47be:	19 f0       	breq	.+6      	; 0x47c6 <I2CStartTransaction+0x1a>
	{
		u8SlaveAddress |= 1;
    47c0:	8c 2f       	mov	r24, r28
    47c2:	81 60       	ori	r24, 0x01	; 1
    47c4:	02 c0       	rjmp	.+4      	; 0x47ca <I2CStartTransaction+0x1e>
	}
	else
	{
		// Otherwise set it
		u8SlaveAddress &= (uint8_t) (~1);
    47c6:	8c 2f       	mov	r24, r28
    47c8:	8e 7f       	andi	r24, 0xFE	; 254
	}
	
	// Now send out the slave address + the read/write bit
	return(I2CTxByte(u8SlaveAddress));
    47ca:	0e 94 8a 1e 	call	0x3d14	; 0x3d14 <I2CTxByte>
}
    47ce:	df 91       	pop	r29
    47d0:	cf 91       	pop	r28
    47d2:	08 95       	ret

Disassembly of section .text.CellCountExpectedSet:

00003004 <CellCountExpectedSet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3004:	cf 92       	push	r12
    3006:	df 92       	push	r13
    3008:	ef 92       	push	r14
    300a:	ff 92       	push	r15
    300c:	8f 35       	cpi	r24, 0x5F	; 95
    300e:	08 f0       	brcs	.+2      	; 0x3012 <CellCountExpectedSet+0xe>
    3010:	8e e5       	ldi	r24, 0x5E	; 94
    3012:	ec e0       	ldi	r30, 0x0C	; 12
    3014:	f1 e0       	ldi	r31, 0x01	; 1
    3016:	85 8b       	std	Z+21, r24	; 0x15
    3018:	c8 2e       	mov	r12, r24
    301a:	d1 2c       	mov	r13, r1
    301c:	e1 2c       	mov	r14, r1
    301e:	f1 2c       	mov	r15, r1
    3020:	aa ec       	ldi	r26, 0xCA	; 202
    3022:	b8 e0       	ldi	r27, 0x08	; 8
    3024:	a7 01       	movw	r20, r14
    3026:	96 01       	movw	r18, r12
    3028:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
    302c:	65 8f       	std	Z+29, r22	; 0x1d
    302e:	76 8f       	std	Z+30, r23	; 0x1e
    3030:	87 8f       	std	Z+31, r24	; 0x1f
    3032:	90 a3       	std	Z+32, r25	; 0x20
    3034:	a4 e9       	ldi	r26, 0x94	; 148
    3036:	b1 e1       	ldi	r27, 0x11	; 17
    3038:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
    303c:	61 a3       	std	Z+33, r22	; 0x21
    303e:	72 a3       	std	Z+34, r23	; 0x22
    3040:	83 a3       	std	Z+35, r24	; 0x23
    3042:	94 a3       	std	Z+36, r25	; 0x24
    3044:	81 a1       	ldd	r24, Z+33	; 0x21
    3046:	92 a1       	ldd	r25, Z+34	; 0x22
    3048:	a3 a1       	ldd	r26, Z+35	; 0x23
    304a:	b4 a1       	ldd	r27, Z+36	; 0x24
    304c:	45 8d       	ldd	r20, Z+29	; 0x1d
    304e:	56 8d       	ldd	r21, Z+30	; 0x1e
    3050:	67 8d       	ldd	r22, Z+31	; 0x1f
    3052:	70 a1       	ldd	r23, Z+32	; 0x20
    3054:	84 1b       	sub	r24, r20
    3056:	95 0b       	sbc	r25, r21
    3058:	a6 0b       	sbc	r26, r22
    305a:	b7 0b       	sbc	r27, r23
    305c:	88 0f       	add	r24, r24
    305e:	99 1f       	adc	r25, r25
    3060:	aa 1f       	adc	r26, r26
    3062:	bb 1f       	adc	r27, r27
    3064:	88 0f       	add	r24, r24
    3066:	99 1f       	adc	r25, r25
    3068:	aa 1f       	adc	r26, r26
    306a:	bb 1f       	adc	r27, r27
    306c:	88 0f       	add	r24, r24
    306e:	99 1f       	adc	r25, r25
    3070:	aa 1f       	adc	r26, r26
    3072:	bb 1f       	adc	r27, r27
    3074:	88 0f       	add	r24, r24
    3076:	99 1f       	adc	r25, r25
    3078:	aa 1f       	adc	r26, r26
    307a:	bb 1f       	adc	r27, r27
    307c:	88 0f       	add	r24, r24
    307e:	99 1f       	adc	r25, r25
    3080:	aa 1f       	adc	r26, r26
    3082:	bb 1f       	adc	r27, r27
    3084:	88 0f       	add	r24, r24
    3086:	99 1f       	adc	r25, r25
    3088:	aa 1f       	adc	r26, r26
    308a:	bb 1f       	adc	r27, r27
    308c:	88 0f       	add	r24, r24
    308e:	99 1f       	adc	r25, r25
    3090:	aa 1f       	adc	r26, r26
    3092:	bb 1f       	adc	r27, r27
    3094:	ac 01       	movw	r20, r24
    3096:	bd 01       	movw	r22, r26
    3098:	bb 23       	and	r27, r27
    309a:	24 f4       	brge	.+8      	; 0x30a4 <CellCountExpectedSet+0xa0>
    309c:	41 50       	subi	r20, 0x01	; 1
    309e:	5c 4f       	sbci	r21, 0xFC	; 252
    30a0:	6f 4f       	sbci	r22, 0xFF	; 255
    30a2:	7f 4f       	sbci	r23, 0xFF	; 255
    30a4:	03 2e       	mov	r0, r19
    30a6:	3a e0       	ldi	r19, 0x0A	; 10
    30a8:	75 95       	asr	r23
    30aa:	67 95       	ror	r22
    30ac:	57 95       	ror	r21
    30ae:	47 95       	ror	r20
    30b0:	3a 95       	dec	r19
    30b2:	d1 f7       	brne	.-12     	; 0x30a8 <CellCountExpectedSet+0xa4>
    30b4:	30 2d       	mov	r19, r0
    30b6:	50 93 32 01 	sts	0x0132, r21	; 0x800132 <sg_sFrame+0x26>
    30ba:	40 93 31 01 	sts	0x0131, r20	; 0x800131 <sg_sFrame+0x25>
    30be:	ff 90       	pop	r15
    30c0:	ef 90       	pop	r14
    30c2:	df 90       	pop	r13
    30c4:	cf 90       	pop	r12
    30c6:	08 95       	ret

Disassembly of section .text.SendModuleControllerStatus:

00004d7c <SendModuleControllerStatus>:

static uint8_t sg_u8ControllerStatusMsgCount = 0;

static void SendModuleControllerStatus(void)
{
	sg_bSendModuleControllerStatus = true;
    4d7c:	81 e0       	ldi	r24, 0x01	; 1
    4d7e:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <sg_bSendModuleControllerStatus>
	sg_u8ControllerStatusMsgCount = 0;
    4d82:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_u8ControllerStatusMsgCount>
	sg_bIgnoreStatusRequests = true;  // Start ignoring new requests
    4d86:	80 93 71 09 	sts	0x0971, r24	; 0x800971 <sg_bIgnoreStatusRequests>
    4d8a:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSet:

00004e16 <ModuleControllerStateSet>:
	MBASSERT(0);
}

static void ModuleControllerStateSet( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4e16:	84 30       	cpi	r24, 0x04	; 4
    4e18:	10 f4       	brcc	.+4      	; 0x4e1e <ModuleControllerStateSet+0x8>
	{
		sg_eModuleControllerStateTarget = eNext;
    4e1a:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <sg_eModuleControllerStateTarget>
    4e1e:	08 95       	ret

Disassembly of section .text.ModuleControllerStateSetMax:

00004ca2 <ModuleControllerStateSetMax>:



static void ModuleControllerStateSetMax( EModuleControllerState eNext )
{
	if(eNext < EMODSTATE_COUNT)
    4ca2:	84 30       	cpi	r24, 0x04	; 4
    4ca4:	40 f4       	brcc	.+16     	; 0x4cb6 <ModuleControllerStateSetMax+0x14>
	{
		sg_eModuleControllerStateMax = eNext;
    4ca6:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <sg_eModuleControllerStateMax>
		if (sg_eModuleControllerStateCurrent > eNext) // we are in a higher state than allowed
    4caa:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    4cae:	89 17       	cp	r24, r25
    4cb0:	10 f4       	brcc	.+4      	; 0x4cb6 <ModuleControllerStateSetMax+0x14>
		{
			sg_eModuleControllerStateTarget = eNext;
    4cb2:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <sg_eModuleControllerStateTarget>
    4cb6:	08 95       	ret

Disassembly of section .text.Check5VLoss:

00004c44 <Check5VLoss>:
}

// Checks for 5V loss
static void Check5VLoss(uint8_t u8NewState)
{
	if( u8NewState & (1 << PIN_5V_DET) )
    4c44:	86 fd       	sbrc	r24, 6
    4c46:	09 c0       	rjmp	.+18     	; 0x4c5a <Check5VLoss+0x16>
		// Not asserted
	}
	else
	{
		// 5V detect is low
		FET_EN_DEASSERT();
    4c48:	88 b1       	in	r24, 0x08	; 8
    4c4a:	8f 7e       	andi	r24, 0xEF	; 239
    4c4c:	88 b9       	out	0x08, r24	; 8
		RELAY_EN_DEASSERT();
    4c4e:	8e b1       	in	r24, 0x0e	; 14
    4c50:	8d 7f       	andi	r24, 0xFD	; 253
    4c52:	8e b9       	out	0x0e, r24	; 14
		ModuleControllerStateSet( EMODSTATE_OFF );
    4c54:	80 e0       	ldi	r24, 0x00	; 0
    4c56:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
    4c5a:	08 95       	ret

Disassembly of section .text.CellDataConvertVoltage:

00003eb0 <CellDataConvertVoltage>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3eb0:	fb 01       	movw	r30, r22
    3eb2:	93 70       	andi	r25, 0x03	; 3
    3eb4:	9c 01       	movw	r18, r24
    3eb6:	20 5f       	subi	r18, 0xF0	; 240
    3eb8:	31 40       	sbci	r19, 0x01	; 1
    3eba:	21 31       	cpi	r18, 0x11	; 17
    3ebc:	32 40       	sbci	r19, 0x02	; 2
    3ebe:	00 f5       	brcc	.+64     	; 0x3f00 <CellDataConvertVoltage+0x50>
    3ec0:	dc 01       	movw	r26, r24
    3ec2:	2b ed       	ldi	r18, 0xDB	; 219
    3ec4:	36 ea       	ldi	r19, 0xA6	; 166
    3ec6:	43 e2       	ldi	r20, 0x23	; 35
    3ec8:	50 e0       	ldi	r21, 0x00	; 0
    3eca:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
    3ece:	dc 01       	movw	r26, r24
    3ed0:	cb 01       	movw	r24, r22
    3ed2:	07 2e       	mov	r0, r23
    3ed4:	7a e0       	ldi	r23, 0x0A	; 10
    3ed6:	b6 95       	lsr	r27
    3ed8:	a7 95       	ror	r26
    3eda:	97 95       	ror	r25
    3edc:	87 95       	ror	r24
    3ede:	7a 95       	dec	r23
    3ee0:	d1 f7       	brne	.-12     	; 0x3ed6 <CellDataConvertVoltage+0x26>
    3ee2:	70 2d       	mov	r23, r0
    3ee4:	9f 5f       	subi	r25, 0xFF	; 255
    3ee6:	af 4f       	sbci	r26, 0xFF	; 255
    3ee8:	bf 4f       	sbci	r27, 0xFF	; 255
    3eea:	07 2e       	mov	r0, r23
    3eec:	79 e0       	ldi	r23, 0x09	; 9
    3eee:	b6 95       	lsr	r27
    3ef0:	a7 95       	ror	r26
    3ef2:	97 95       	ror	r25
    3ef4:	87 95       	ror	r24
    3ef6:	7a 95       	dec	r23
    3ef8:	d1 f7       	brne	.-12     	; 0x3eee <CellDataConvertVoltage+0x3e>
    3efa:	70 2d       	mov	r23, r0
    3efc:	21 e0       	ldi	r18, 0x01	; 1
    3efe:	03 c0       	rjmp	.+6      	; 0x3f06 <CellDataConvertVoltage+0x56>
    3f00:	20 e0       	ldi	r18, 0x00	; 0
    3f02:	80 e0       	ldi	r24, 0x00	; 0
    3f04:	90 e0       	ldi	r25, 0x00	; 0
    3f06:	30 97       	sbiw	r30, 0x00	; 0
    3f08:	11 f0       	breq	.+4      	; 0x3f0e <CellDataConvertVoltage+0x5e>
    3f0a:	91 83       	std	Z+1, r25	; 0x01
    3f0c:	80 83       	st	Z, r24
    3f0e:	82 2f       	mov	r24, r18
    3f10:	08 95       	ret

Disassembly of section .text.CellDataConvertTemperature:

00003bb4 <CellDataConvertTemperature>:
    3bb4:	8f 3f       	cpi	r24, 0xFF	; 255
    3bb6:	2f ef       	ldi	r18, 0xFF	; 255
    3bb8:	92 07       	cpc	r25, r18
    3bba:	61 f1       	breq	.+88     	; 0x3c14 <CellDataConvertTemperature+0x60>
    3bbc:	28 2f       	mov	r18, r24
    3bbe:	2f 70       	andi	r18, 0x0F	; 15
    3bc0:	94 ff       	sbrs	r25, 4
    3bc2:	02 c0       	rjmp	.+4      	; 0x3bc8 <CellDataConvertTemperature+0x14>
    3bc4:	90 6f       	ori	r25, 0xF0	; 240
    3bc6:	01 c0       	rjmp	.+2      	; 0x3bca <CellDataConvertTemperature+0x16>
    3bc8:	9f 77       	andi	r25, 0x7F	; 127
    3bca:	95 95       	asr	r25
    3bcc:	87 95       	ror	r24
    3bce:	95 95       	asr	r25
    3bd0:	87 95       	ror	r24
    3bd2:	95 95       	asr	r25
    3bd4:	87 95       	ror	r24
    3bd6:	95 95       	asr	r25
    3bd8:	87 95       	ror	r24
    3bda:	ac 01       	movw	r20, r24
    3bdc:	4c 5e       	subi	r20, 0xEC	; 236
    3bde:	5f 4f       	sbci	r21, 0xFF	; 255
    3be0:	4d 38       	cpi	r20, 0x8D	; 141
    3be2:	51 05       	cpc	r21, r1
    3be4:	c8 f4       	brcc	.+50     	; 0x3c18 <CellDataConvertTemperature+0x64>
    3be6:	34 e6       	ldi	r19, 0x64	; 100
    3be8:	38 9f       	mul	r19, r24
    3bea:	d0 01       	movw	r26, r0
    3bec:	39 9f       	mul	r19, r25
    3bee:	b0 0d       	add	r27, r0
    3bf0:	11 24       	eor	r1, r1
    3bf2:	30 e0       	ldi	r19, 0x00	; 0
    3bf4:	40 e0       	ldi	r20, 0x00	; 0
    3bf6:	26 5f       	subi	r18, 0xF6	; 246
    3bf8:	3c 4f       	sbci	r19, 0xFC	; 252
    3bfa:	4f 4f       	sbci	r20, 0xFF	; 255
    3bfc:	f9 01       	movw	r30, r18
    3bfe:	84 91       	lpm	r24, Z
    3c00:	47 fd       	sbrc	r20, 7
    3c02:	80 81       	ld	r24, Z
    3c04:	fd 01       	movw	r30, r26
    3c06:	e8 0f       	add	r30, r24
    3c08:	f1 1d       	adc	r31, r1
    3c0a:	cf 01       	movw	r24, r30
    3c0c:	81 56       	subi	r24, 0x61	; 97
    3c0e:	9a 4e       	sbci	r25, 0xEA	; 234
    3c10:	21 e0       	ldi	r18, 0x01	; 1
    3c12:	05 c0       	rjmp	.+10     	; 0x3c1e <CellDataConvertTemperature+0x6a>
    3c14:	20 e0       	ldi	r18, 0x00	; 0
    3c16:	03 c0       	rjmp	.+6      	; 0x3c1e <CellDataConvertTemperature+0x6a>
    3c18:	8f ef       	ldi	r24, 0xFF	; 255
    3c1a:	9f ef       	ldi	r25, 0xFF	; 255
    3c1c:	20 e0       	ldi	r18, 0x00	; 0
    3c1e:	61 15       	cp	r22, r1
    3c20:	71 05       	cpc	r23, r1
    3c22:	19 f0       	breq	.+6      	; 0x3c2a <CellDataConvertTemperature+0x76>
    3c24:	fb 01       	movw	r30, r22
    3c26:	91 83       	std	Z+1, r25	; 0x01
    3c28:	80 83       	st	Z, r24
    3c2a:	82 2f       	mov	r24, r18
    3c2c:	08 95       	ret

Disassembly of section .text.CellDataConvert:

000047d4 <CellDataConvert>:

static void CellDataConvert( CellData* pCellData,
							uint16_t* pu16Voltage,
							int16_t* ps16Temperature
							)
{
    47d4:	0f 93       	push	r16
    47d6:	1f 93       	push	r17
    47d8:	cf 93       	push	r28
    47da:	df 93       	push	r29
    47dc:	ec 01       	movw	r28, r24
    47de:	8a 01       	movw	r16, r20
	if (!CellDataConvertVoltage((*pCellData).voltage, pu16Voltage))
    47e0:	88 81       	ld	r24, Y
    47e2:	99 81       	ldd	r25, Y+1	; 0x01
    47e4:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <CellDataConvertVoltage>
	{
		// add error handling here if needed
	}
	if (!CellDataConvertTemperature((*pCellData).temperature, ps16Temperature))
    47e8:	b8 01       	movw	r22, r16
    47ea:	8a 81       	ldd	r24, Y+2	; 0x02
    47ec:	9b 81       	ldd	r25, Y+3	; 0x03
    47ee:	0e 94 da 1d 	call	0x3bb4	; 0x3bb4 <CellDataConvertTemperature>
	{
		// add error handling here if needed
	}
	
}
    47f2:	df 91       	pop	r29
    47f4:	cf 91       	pop	r28
    47f6:	1f 91       	pop	r17
    47f8:	0f 91       	pop	r16
    47fa:	08 95       	ret

Disassembly of section .text.ModuleCurrentConvertReadings:

00002660 <ModuleCurrentConvertReadings>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    2660:	a0 91 55 01 	lds	r26, 0x0155	; 0x800155 <sg_sFrame+0x49>
    2664:	b0 91 56 01 	lds	r27, 0x0156	; 0x800156 <sg_sFrame+0x4a>
    2668:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sg_sFrame+0x4c>
    266c:	90 91 59 01 	lds	r25, 0x0159	; 0x800159 <sg_sFrame+0x4d>
    2670:	e0 91 74 09 	lds	r30, 0x0974	; 0x800974 <sg_u8CurrentBufferIndex>
    2674:	ef 3f       	cpi	r30, 0xFF	; 255
    2676:	81 f4       	brne	.+32     	; 0x2698 <ModuleCurrentConvertReadings+0x38>
    2678:	07 c0       	rjmp	.+14     	; 0x2688 <ModuleCurrentConvertReadings+0x28>
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	ee 0f       	add	r30, r30
    267e:	ff 1f       	adc	r31, r31
    2680:	e7 5e       	subi	r30, 0xE7	; 231
    2682:	f6 4f       	sbci	r31, 0xF6	; 246
    2684:	91 83       	std	Z+1, r25	; 0x01
    2686:	80 83       	st	Z, r24
    2688:	e0 91 74 09 	lds	r30, 0x0974	; 0x800974 <sg_u8CurrentBufferIndex>
    268c:	ef 5f       	subi	r30, 0xFF	; 255
    268e:	e0 93 74 09 	sts	0x0974, r30	; 0x800974 <sg_u8CurrentBufferIndex>
    2692:	e8 30       	cpi	r30, 0x08	; 8
    2694:	90 f3       	brcs	.-28     	; 0x267a <ModuleCurrentConvertReadings+0x1a>
    2696:	0f c0       	rjmp	.+30     	; 0x26b6 <ModuleCurrentConvertReadings+0x56>
    2698:	21 e0       	ldi	r18, 0x01	; 1
    269a:	2e 0f       	add	r18, r30
    269c:	20 93 74 09 	sts	0x0974, r18	; 0x800974 <sg_u8CurrentBufferIndex>
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	ee 0f       	add	r30, r30
    26a4:	ff 1f       	adc	r31, r31
    26a6:	e7 5e       	subi	r30, 0xE7	; 231
    26a8:	f6 4f       	sbci	r31, 0xF6	; 246
    26aa:	91 83       	std	Z+1, r25	; 0x01
    26ac:	80 83       	st	Z, r24
    26ae:	28 30       	cpi	r18, 0x08	; 8
    26b0:	10 f0       	brcs	.+4      	; 0x26b6 <ModuleCurrentConvertReadings+0x56>
    26b2:	10 92 74 09 	sts	0x0974, r1	; 0x800974 <sg_u8CurrentBufferIndex>
    26b6:	80 e0       	ldi	r24, 0x00	; 0
    26b8:	20 e0       	ldi	r18, 0x00	; 0
    26ba:	30 e0       	ldi	r19, 0x00	; 0
    26bc:	0b c0       	rjmp	.+22     	; 0x26d4 <ModuleCurrentConvertReadings+0x74>
    26be:	e8 2f       	mov	r30, r24
    26c0:	f0 e0       	ldi	r31, 0x00	; 0
    26c2:	ee 0f       	add	r30, r30
    26c4:	ff 1f       	adc	r31, r31
    26c6:	e7 5e       	subi	r30, 0xE7	; 231
    26c8:	f6 4f       	sbci	r31, 0xF6	; 246
    26ca:	40 81       	ld	r20, Z
    26cc:	51 81       	ldd	r21, Z+1	; 0x01
    26ce:	24 0f       	add	r18, r20
    26d0:	35 1f       	adc	r19, r21
    26d2:	8f 5f       	subi	r24, 0xFF	; 255
    26d4:	88 30       	cpi	r24, 0x08	; 8
    26d6:	98 f3       	brcs	.-26     	; 0x26be <ModuleCurrentConvertReadings+0x5e>
    26d8:	c9 01       	movw	r24, r18
    26da:	99 23       	and	r25, r25
    26dc:	0c f4       	brge	.+2      	; 0x26e0 <ModuleCurrentConvertReadings+0x80>
    26de:	07 96       	adiw	r24, 0x07	; 7
    26e0:	95 95       	asr	r25
    26e2:	87 95       	ror	r24
    26e4:	95 95       	asr	r25
    26e6:	87 95       	ror	r24
    26e8:	95 95       	asr	r25
    26ea:	87 95       	ror	r24
    26ec:	a8 1b       	sub	r26, r24
    26ee:	b9 0b       	sbc	r27, r25
    26f0:	20 e8       	ldi	r18, 0x80	; 128
    26f2:	3c e0       	ldi	r19, 0x0C	; 12
    26f4:	0e 94 f3 26 	call	0x4de6	; 0x4de6 <__usmulhisi3>
    26f8:	ab 01       	movw	r20, r22
    26fa:	bc 01       	movw	r22, r24
    26fc:	5f 5f       	subi	r21, 0xFF	; 255
    26fe:	6f 4f       	sbci	r22, 0xFF	; 255
    2700:	7f 4f       	sbci	r23, 0xFF	; 255
    2702:	db 01       	movw	r26, r22
    2704:	ca 01       	movw	r24, r20
    2706:	77 23       	and	r23, r23
    2708:	24 f4       	brge	.+8      	; 0x2712 <ModuleCurrentConvertReadings+0xb2>
    270a:	81 50       	subi	r24, 0x01	; 1
    270c:	9e 4f       	sbci	r25, 0xFE	; 254
    270e:	af 4f       	sbci	r26, 0xFF	; 255
    2710:	bf 4f       	sbci	r27, 0xFF	; 255
    2712:	07 2e       	mov	r0, r23
    2714:	79 e0       	ldi	r23, 0x09	; 9
    2716:	b5 95       	asr	r27
    2718:	a7 95       	ror	r26
    271a:	97 95       	ror	r25
    271c:	87 95       	ror	r24
    271e:	7a 95       	dec	r23
    2720:	d1 f7       	brne	.-12     	; 0x2716 <ModuleCurrentConvertReadings+0xb6>
    2722:	70 2d       	mov	r23, r0
    2724:	90 58       	subi	r25, 0x80	; 128
    2726:	af 4f       	sbci	r26, 0xFF	; 255
    2728:	bf 4f       	sbci	r27, 0xFF	; 255
    272a:	ec e0       	ldi	r30, 0x0C	; 12
    272c:	f1 e0       	ldi	r31, 0x01	; 1
    272e:	90 ab       	std	Z+48, r25	; 0x30
    2730:	87 a7       	std	Z+47, r24	; 0x2f
    2732:	27 a5       	ldd	r18, Z+47	; 0x2f
    2734:	30 a9       	ldd	r19, Z+48	; 0x30
    2736:	86 89       	ldd	r24, Z+22	; 0x16
    2738:	97 89       	ldd	r25, Z+23	; 0x17
    273a:	82 17       	cp	r24, r18
    273c:	93 07       	cpc	r25, r19
    273e:	20 f4       	brcc	.+8      	; 0x2748 <ModuleCurrentConvertReadings+0xe8>
    2740:	87 a5       	ldd	r24, Z+47	; 0x2f
    2742:	90 a9       	ldd	r25, Z+48	; 0x30
    2744:	97 8b       	std	Z+23, r25	; 0x17
    2746:	86 8b       	std	Z+22, r24	; 0x16
    2748:	ec e0       	ldi	r30, 0x0C	; 12
    274a:	f1 e0       	ldi	r31, 0x01	; 1
    274c:	27 a5       	ldd	r18, Z+47	; 0x2f
    274e:	30 a9       	ldd	r19, Z+48	; 0x30
    2750:	80 8d       	ldd	r24, Z+24	; 0x18
    2752:	91 8d       	ldd	r25, Z+25	; 0x19
    2754:	28 17       	cp	r18, r24
    2756:	39 07       	cpc	r19, r25
    2758:	20 f4       	brcc	.+8      	; 0x2762 <ModuleCurrentConvertReadings+0x102>
    275a:	87 a5       	ldd	r24, Z+47	; 0x2f
    275c:	90 a9       	ldd	r25, Z+48	; 0x30
    275e:	91 8f       	std	Z+25, r25	; 0x19
    2760:	80 8f       	std	Z+24, r24	; 0x18
    2762:	08 95       	ret

Disassembly of section .text.__vector_1:

000048c0 <__vector_1>:

// NOTE: If you're getting unexpected AVR resets, uncomment these unused handlers to see
// if another interrupt is being taken that doesn't have a handler. AVR Defaults to jumping
// to 0 when not vector is programmed.
ISR(ANACOMP0_vect, ISR_BLOCK)
{
    48c0:	1f 92       	push	r1
    48c2:	0f 92       	push	r0
    48c4:	0f b6       	in	r0, 0x3f	; 63
    48c6:	0f 92       	push	r0
    48c8:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP0_vect;
    48ca:	80 e6       	ldi	r24, 0x60	; 96
    48cc:	94 e2       	ldi	r25, 0x24	; 36
    48ce:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    48d2:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    48d6:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    48da:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    48de:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    48e2:	ff cf       	rjmp	.-2      	; 0x48e2 <__vector_1+0x22>

Disassembly of section .text.__vector_2:

000048e4 <__vector_2>:
	while (1);
}

ISR(ANACOMP1_vect, ISR_BLOCK)
{
    48e4:	1f 92       	push	r1
    48e6:	0f 92       	push	r0
    48e8:	0f b6       	in	r0, 0x3f	; 63
    48ea:	0f 92       	push	r0
    48ec:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP1_vect;
    48ee:	82 e7       	ldi	r24, 0x72	; 114
    48f0:	94 e2       	ldi	r25, 0x24	; 36
    48f2:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    48f6:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    48fa:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    48fe:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4902:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4906:	ff cf       	rjmp	.-2      	; 0x4906 <__vector_2+0x22>

Disassembly of section .text.__vector_3:

00004908 <__vector_3>:
	while (1);
}

ISR(ANACOMP2_vect, ISR_BLOCK)
{
    4908:	1f 92       	push	r1
    490a:	0f 92       	push	r0
    490c:	0f b6       	in	r0, 0x3f	; 63
    490e:	0f 92       	push	r0
    4910:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP2_vect;
    4912:	84 e8       	ldi	r24, 0x84	; 132
    4914:	94 e2       	ldi	r25, 0x24	; 36
    4916:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    491a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    491e:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4922:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4926:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    492a:	ff cf       	rjmp	.-2      	; 0x492a <__vector_3+0x22>

Disassembly of section .text.__vector_4:

0000492c <__vector_4>:
	while (1);
}

ISR(ANACOMP3_vect, ISR_BLOCK)
{
    492c:	1f 92       	push	r1
    492e:	0f 92       	push	r0
    4930:	0f b6       	in	r0, 0x3f	; 63
    4932:	0f 92       	push	r0
    4934:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) ANACOMP3_vect;
    4936:	86 e9       	ldi	r24, 0x96	; 150
    4938:	94 e2       	ldi	r25, 0x24	; 36
    493a:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    493e:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4942:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4946:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    494a:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    494e:	ff cf       	rjmp	.-2      	; 0x494e <__vector_4+0x22>

Disassembly of section .text.__vector_5:

00004950 <__vector_5>:
	while (1);
}

ISR(PSC_FAULT_vect, ISR_BLOCK)
{
    4950:	1f 92       	push	r1
    4952:	0f 92       	push	r0
    4954:	0f b6       	in	r0, 0x3f	; 63
    4956:	0f 92       	push	r0
    4958:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_FAULT_vect;
    495a:	88 ea       	ldi	r24, 0xA8	; 168
    495c:	94 e2       	ldi	r25, 0x24	; 36
    495e:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4962:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4966:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    496a:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    496e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4972:	ff cf       	rjmp	.-2      	; 0x4972 <__vector_5+0x22>

Disassembly of section .text.__vector_6:

00004974 <__vector_6>:
	while (1);
}

ISR(PSC_EC_vect, ISR_BLOCK)
{
    4974:	1f 92       	push	r1
    4976:	0f 92       	push	r0
    4978:	0f b6       	in	r0, 0x3f	; 63
    497a:	0f 92       	push	r0
    497c:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PSC_EC_vect;
    497e:	8a eb       	ldi	r24, 0xBA	; 186
    4980:	94 e2       	ldi	r25, 0x24	; 36
    4982:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4986:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    498a:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    498e:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4992:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4996:	ff cf       	rjmp	.-2      	; 0x4996 <__vector_6+0x22>

Disassembly of section .text.__vector_22:

00004998 <__vector_22>:
	while (1);
}

ISR(PCINT0_vect, ISR_BLOCK)
{
    4998:	1f 92       	push	r1
    499a:	0f 92       	push	r0
    499c:	0f b6       	in	r0, 0x3f	; 63
    499e:	0f 92       	push	r0
    49a0:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT0_vect;
    49a2:	8c ec       	ldi	r24, 0xCC	; 204
    49a4:	94 e2       	ldi	r25, 0x24	; 36
    49a6:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49aa:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49ae:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    49b2:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49b6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    49ba:	ff cf       	rjmp	.-2      	; 0x49ba <__vector_22+0x22>

Disassembly of section .text.__vector_9:

000049bc <__vector_9>:
// 	while (1);
// }
*/

ISR(INT2_vect, ISR_BLOCK)
{
    49bc:	1f 92       	push	r1
    49be:	0f 92       	push	r0
    49c0:	0f b6       	in	r0, 0x3f	; 63
    49c2:	0f 92       	push	r0
    49c4:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) INT2_vect;
    49c6:	8e ed       	ldi	r24, 0xDE	; 222
    49c8:	94 e2       	ldi	r25, 0x24	; 36
    49ca:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49ce:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49d2:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    49d6:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49da:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    49de:	ff cf       	rjmp	.-2      	; 0x49de <__vector_9+0x22>

Disassembly of section .text.__vector_11:

000049e0 <__vector_11>:
// 	while (1);
// }


ISR(TIMER1_CAPT_vect, ISR_BLOCK)
{
    49e0:	1f 92       	push	r1
    49e2:	0f 92       	push	r0
    49e4:	0f b6       	in	r0, 0x3f	; 63
    49e6:	0f 92       	push	r0
    49e8:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_CAPT_vect;
    49ea:	80 ef       	ldi	r24, 0xF0	; 240
    49ec:	94 e2       	ldi	r25, 0x24	; 36
    49ee:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    49f2:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    49f6:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    49fa:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    49fe:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4a02:	ff cf       	rjmp	.-2      	; 0x4a02 <__vector_11+0x22>

Disassembly of section .text.__vector_13:

00004a04 <__vector_13>:
// }



ISR(TIMER1_COMPB_vect, ISR_BLOCK)
{
    4a04:	1f 92       	push	r1
    4a06:	0f 92       	push	r0
    4a08:	0f b6       	in	r0, 0x3f	; 63
    4a0a:	0f 92       	push	r0
    4a0c:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_COMPB_vect;
    4a0e:	82 e0       	ldi	r24, 0x02	; 2
    4a10:	95 e2       	ldi	r25, 0x25	; 37
    4a12:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a16:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a1a:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4a1e:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a22:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4a26:	ff cf       	rjmp	.-2      	; 0x4a26 <__vector_13+0x22>

Disassembly of section .text.__vector_14:

00004a28 <__vector_14>:
	while (1);
}


ISR(TIMER1_OVF_vect, ISR_BLOCK)
{
    4a28:	1f 92       	push	r1
    4a2a:	0f 92       	push	r0
    4a2c:	0f b6       	in	r0, 0x3f	; 63
    4a2e:	0f 92       	push	r0
    4a30:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER1_OVF_vect;
    4a32:	84 e1       	ldi	r24, 0x14	; 20
    4a34:	95 e2       	ldi	r25, 0x25	; 37
    4a36:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a3a:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a3e:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4a42:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a46:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4a4a:	ff cf       	rjmp	.-2      	; 0x4a4a <__vector_14+0x22>

Disassembly of section .text.__vector_17:

00004a4c <__vector_17>:
	while (1);
}

ISR(TIMER0_OVF_vect, ISR_BLOCK)
{
    4a4c:	1f 92       	push	r1
    4a4e:	0f 92       	push	r0
    4a50:	0f b6       	in	r0, 0x3f	; 63
    4a52:	0f 92       	push	r0
    4a54:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) TIMER0_OVF_vect;
    4a56:	86 e2       	ldi	r24, 0x26	; 38
    4a58:	95 e2       	ldi	r25, 0x25	; 37
    4a5a:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a5e:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a62:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4a66:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a6a:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4a6e:	ff cf       	rjmp	.-2      	; 0x4a6e <__vector_17+0x22>

Disassembly of section .text.__vector_19:

00004a70 <__vector_19>:
	while (1);
}

ISR(CAN_TOVF_vect, ISR_BLOCK)
{
    4a70:	1f 92       	push	r1
    4a72:	0f 92       	push	r0
    4a74:	0f b6       	in	r0, 0x3f	; 63
    4a76:	0f 92       	push	r0
    4a78:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) CAN_TOVF_vect;
    4a7a:	88 e3       	ldi	r24, 0x38	; 56
    4a7c:	95 e2       	ldi	r25, 0x25	; 37
    4a7e:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4a82:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4a86:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4a8a:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4a8e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4a92:	ff cf       	rjmp	.-2      	; 0x4a92 <__vector_19+0x22>

Disassembly of section .text.__vector_21:

00004a94 <__vector_21>:
	while (1);
}

ISR(LIN_ERR_vect, ISR_BLOCK)
{
    4a94:	1f 92       	push	r1
    4a96:	0f 92       	push	r0
    4a98:	0f b6       	in	r0, 0x3f	; 63
    4a9a:	0f 92       	push	r0
    4a9c:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) LIN_ERR_vect;
    4a9e:	8a e4       	ldi	r24, 0x4A	; 74
    4aa0:	95 e2       	ldi	r25, 0x25	; 37
    4aa2:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4aa6:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4aaa:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4aae:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4ab2:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4ab6:	ff cf       	rjmp	.-2      	; 0x4ab6 <__vector_21+0x22>

Disassembly of section .text.__vector_25:

00004ab8 <__vector_25>:
// 	while (1);
// }


ISR(PCINT3_vect, ISR_BLOCK)
{
    4ab8:	1f 92       	push	r1
    4aba:	0f 92       	push	r0
    4abc:	0f b6       	in	r0, 0x3f	; 63
    4abe:	0f 92       	push	r0
    4ac0:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) PCINT3_vect;
    4ac2:	8c e5       	ldi	r24, 0x5C	; 92
    4ac4:	95 e2       	ldi	r25, 0x25	; 37
    4ac6:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4aca:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4ace:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4ad2:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4ad6:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4ada:	ff cf       	rjmp	.-2      	; 0x4ada <__vector_25+0x22>

Disassembly of section .text.__vector_26:

00004adc <__vector_26>:
	while (1);
}


ISR(SPI_STC_vect, ISR_BLOCK)
{
    4adc:	1f 92       	push	r1
    4ade:	0f 92       	push	r0
    4ae0:	0f b6       	in	r0, 0x3f	; 63
    4ae2:	0f 92       	push	r0
    4ae4:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPI_STC_vect;
    4ae6:	8e e6       	ldi	r24, 0x6E	; 110
    4ae8:	95 e2       	ldi	r25, 0x25	; 37
    4aea:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4aee:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4af2:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4af6:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4afa:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4afe:	ff cf       	rjmp	.-2      	; 0x4afe <__vector_26+0x22>

Disassembly of section .text.__vector_29:

00004b00 <__vector_29>:
	while (1);
}

ISR(EE_READY_vect, ISR_BLOCK)
{
    4b00:	1f 92       	push	r1
    4b02:	0f 92       	push	r0
    4b04:	0f b6       	in	r0, 0x3f	; 63
    4b06:	0f 92       	push	r0
    4b08:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) EE_READY_vect;
    4b0a:	80 e8       	ldi	r24, 0x80	; 128
    4b0c:	95 e2       	ldi	r25, 0x25	; 37
    4b0e:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b12:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b16:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4b1a:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b1e:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4b22:	ff cf       	rjmp	.-2      	; 0x4b22 <__vector_29+0x22>

Disassembly of section .text.__vector_30:

00004b24 <__vector_30>:
	while (1);
}

ISR(SPM_READY_vect, ISR_BLOCK)
{
    4b24:	1f 92       	push	r1
    4b26:	0f 92       	push	r0
    4b28:	0f b6       	in	r0, 0x3f	; 63
    4b2a:	0f 92       	push	r0
    4b2c:	11 24       	eor	r1, r1
	sg_u8UnhandledInterruptVector = (uint8_t) SPM_READY_vect;
    4b2e:	82 e9       	ldi	r24, 0x92	; 146
    4b30:	95 e2       	ldi	r25, 0x25	; 37
    4b32:	80 93 66 09 	sts	0x0966, r24	; 0x800966 <sg_u8UnhandledInterruptVector>
	sg_u8PCMSK0 = PCMSK0; sg_u8PCMSK1 = PCMSK1;
    4b36:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__TEXT_REGION_LENGTH__+0x7f006a>
    4b3a:	80 93 65 09 	sts	0x0965, r24	; 0x800965 <sg_u8PCMSK0>
    4b3e:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f006b>
    4b42:	80 93 64 09 	sts	0x0964, r24	; 0x800964 <sg_u8PCMSK1>
    4b46:	ff cf       	rjmp	.-2      	; 0x4b46 <__vector_30+0x22>

Disassembly of section .text.CurrentThresholdsGet:

00003588 <CurrentThresholdsGet>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3588:	0f 93       	push	r16
    358a:	1f 93       	push	r17
    358c:	cf 93       	push	r28
    358e:	df 93       	push	r29
    3590:	8c 01       	movw	r16, r24
    3592:	eb 01       	movw	r28, r22
    3594:	89 2b       	or	r24, r25
    3596:	f9 f0       	breq	.+62     	; 0x35d6 <CurrentThresholdsGet+0x4e>
    3598:	87 e0       	ldi	r24, 0x07	; 7
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    35a0:	90 e0       	ldi	r25, 0x00	; 0
    35a2:	f8 01       	movw	r30, r16
    35a4:	91 83       	std	Z+1, r25	; 0x01
    35a6:	80 83       	st	Z, r24
    35a8:	88 e0       	ldi	r24, 0x08	; 8
    35aa:	90 e0       	ldi	r25, 0x00	; 0
    35ac:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    35b0:	90 e0       	ldi	r25, 0x00	; 0
    35b2:	98 2f       	mov	r25, r24
    35b4:	88 27       	eor	r24, r24
    35b6:	f8 01       	movw	r30, r16
    35b8:	20 81       	ld	r18, Z
    35ba:	31 81       	ldd	r19, Z+1	; 0x01
    35bc:	82 2b       	or	r24, r18
    35be:	93 2b       	or	r25, r19
    35c0:	91 83       	std	Z+1, r25	; 0x01
    35c2:	80 83       	st	Z, r24
    35c4:	01 97       	sbiw	r24, 0x01	; 1
    35c6:	8e 3f       	cpi	r24, 0xFE	; 254
    35c8:	9f 4f       	sbci	r25, 0xFF	; 255
    35ca:	28 f0       	brcs	.+10     	; 0x35d6 <CurrentThresholdsGet+0x4e>
    35cc:	8c ec       	ldi	r24, 0xCC	; 204
    35ce:	97 e7       	ldi	r25, 0x77	; 119
    35d0:	f8 01       	movw	r30, r16
    35d2:	91 83       	std	Z+1, r25	; 0x01
    35d4:	80 83       	st	Z, r24
    35d6:	20 97       	sbiw	r28, 0x00	; 0
    35d8:	e1 f0       	breq	.+56     	; 0x3612 <CurrentThresholdsGet+0x8a>
    35da:	85 e0       	ldi	r24, 0x05	; 5
    35dc:	90 e0       	ldi	r25, 0x00	; 0
    35de:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    35e2:	90 e0       	ldi	r25, 0x00	; 0
    35e4:	99 83       	std	Y+1, r25	; 0x01
    35e6:	88 83       	st	Y, r24
    35e8:	86 e0       	ldi	r24, 0x06	; 6
    35ea:	90 e0       	ldi	r25, 0x00	; 0
    35ec:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    35f0:	90 e0       	ldi	r25, 0x00	; 0
    35f2:	98 2f       	mov	r25, r24
    35f4:	88 27       	eor	r24, r24
    35f6:	28 81       	ld	r18, Y
    35f8:	39 81       	ldd	r19, Y+1	; 0x01
    35fa:	82 2b       	or	r24, r18
    35fc:	93 2b       	or	r25, r19
    35fe:	99 83       	std	Y+1, r25	; 0x01
    3600:	88 83       	st	Y, r24
    3602:	01 97       	sbiw	r24, 0x01	; 1
    3604:	8e 3f       	cpi	r24, 0xFE	; 254
    3606:	9f 4f       	sbci	r25, 0xFF	; 255
    3608:	20 f0       	brcs	.+8      	; 0x3612 <CurrentThresholdsGet+0x8a>
    360a:	84 ef       	ldi	r24, 0xF4	; 244
    360c:	91 e8       	ldi	r25, 0x81	; 129
    360e:	99 83       	std	Y+1, r25	; 0x01
    3610:	88 83       	st	Y, r24
    3612:	df 91       	pop	r29
    3614:	cf 91       	pop	r28
    3616:	1f 91       	pop	r17
    3618:	0f 91       	pop	r16
    361a:	08 95       	ret

Disassembly of section .text.CANReceiveCallback:

00000bf8 <CANReceiveCallback>:
 bf8:	cf 92       	push	r12
 bfa:	df 92       	push	r13
 bfc:	ef 92       	push	r14
 bfe:	ff 92       	push	r15
 c00:	0f 93       	push	r16
 c02:	1f 93       	push	r17
 c04:	cf 93       	push	r28
 c06:	df 93       	push	r29
 c08:	c8 2f       	mov	r28, r24
 c0a:	8b 01       	movw	r16, r22
 c0c:	d4 2f       	mov	r29, r20
 c0e:	f0 90 1d 03 	lds	r15, 0x031D	; 0x80031d <sg_bModuleRegistered>
 c12:	89 30       	cpi	r24, 0x09	; 9
 c14:	09 f0       	breq	.+2      	; 0xc18 <CANReceiveCallback+0x20>
 c16:	40 c0       	rjmp	.+128    	; 0xc98 <CANReceiveCallback+0xa0>
 c18:	48 30       	cpi	r20, 0x08	; 8
 c1a:	09 f0       	breq	.+2      	; 0xc1e <CANReceiveCallback+0x26>
 c1c:	3c c1       	rjmp	.+632    	; 0xe96 <CANReceiveCallback+0x29e>
 c1e:	fb 01       	movw	r30, r22
 c20:	c0 81       	ld	r28, Z
 c22:	82 81       	ldd	r24, Z+2	; 0x02
 c24:	82 30       	cpi	r24, 0x02	; 2
 c26:	09 f0       	breq	.+2      	; 0xc2a <CANReceiveCallback+0x32>
 c28:	36 c1       	rjmp	.+620    	; 0xe96 <CANReceiveCallback+0x29e>
 c2a:	83 81       	ldd	r24, Z+3	; 0x03
 c2c:	83 30       	cpi	r24, 0x03	; 3
 c2e:	09 f0       	breq	.+2      	; 0xc32 <CANReceiveCallback+0x3a>
 c30:	32 c1       	rjmp	.+612    	; 0xe96 <CANReceiveCallback+0x29e>
 c32:	40 91 1a 01 	lds	r20, 0x011A	; 0x80011a <sg_sFrame+0xe>
 c36:	50 91 1b 01 	lds	r21, 0x011B	; 0x80011b <sg_sFrame+0xf>
 c3a:	60 91 1c 01 	lds	r22, 0x011C	; 0x80011c <sg_sFrame+0x10>
 c3e:	70 91 1d 01 	lds	r23, 0x011D	; 0x80011d <sg_sFrame+0x11>
 c42:	84 81       	ldd	r24, Z+4	; 0x04
 c44:	95 81       	ldd	r25, Z+5	; 0x05
 c46:	a6 81       	ldd	r26, Z+6	; 0x06
 c48:	b7 81       	ldd	r27, Z+7	; 0x07
 c4a:	48 17       	cp	r20, r24
 c4c:	59 07       	cpc	r21, r25
 c4e:	6a 07       	cpc	r22, r26
 c50:	7b 07       	cpc	r23, r27
 c52:	09 f0       	breq	.+2      	; 0xc56 <CANReceiveCallback+0x5e>
 c54:	20 c1       	rjmp	.+576    	; 0xe96 <CANReceiveCallback+0x29e>
 c56:	10 92 6d 09 	sts	0x096D, r1	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
 c5a:	c0 93 23 03 	sts	0x0323, r28	; 0x800323 <sg_u8ModuleRegistrationID>
 c5e:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
 c62:	d1 e0       	ldi	r29, 0x01	; 1
 c64:	d0 93 18 03 	sts	0x0318, r29	; 0x800318 <sg_bSendHardwareDetail>
 c68:	d0 93 1d 03 	sts	0x031D, r29	; 0x80031d <sg_bModuleRegistered>
 c6c:	1f 92       	push	r1
 c6e:	cf 93       	push	r28
 c70:	8a ed       	ldi	r24, 0xDA	; 218
 c72:	90 e0       	ldi	r25, 0x00	; 0
 c74:	a0 e0       	ldi	r26, 0x00	; 0
 c76:	af 93       	push	r26
 c78:	9f 93       	push	r25
 c7a:	8f 93       	push	r24
 c7c:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 c80:	10 92 73 09 	sts	0x0973, r1	; 0x800973 <sg_bAnnouncementPending>
 c84:	10 92 72 09 	sts	0x0972, r1	; 0x800972 <sg_u8AnnouncementDelayTicks>
 c88:	d0 93 1c 03 	sts	0x031C, r29	; 0x80031c <sg_bSendTimeRequest>
 c8c:	0f 90       	pop	r0
 c8e:	0f 90       	pop	r0
 c90:	0f 90       	pop	r0
 c92:	0f 90       	pop	r0
 c94:	0f 90       	pop	r0
 c96:	ff c0       	rjmp	.+510    	; 0xe96 <CANReceiveCallback+0x29e>
 c98:	fb 01       	movw	r30, r22
 c9a:	e0 80       	ld	r14, Z
 c9c:	44 23       	and	r20, r20
 c9e:	09 f4       	brne	.+2      	; 0xca2 <CANReceiveCallback+0xaa>
 ca0:	fa c0       	rjmp	.+500    	; 0xe96 <CANReceiveCallback+0x29e>
 ca2:	10 92 6d 09 	sts	0x096D, r1	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
 ca6:	82 31       	cpi	r24, 0x12	; 18
 ca8:	21 f4       	brne	.+8      	; 0xcb2 <CANReceiveCallback+0xba>
 caa:	81 81       	ldd	r24, Z+1	; 0x01
 cac:	8f 70       	andi	r24, 0x0F	; 15
 cae:	0e 94 51 26 	call	0x4ca2	; 0x4ca2 <ModuleControllerStateSetMax>
 cb2:	f1 10       	cpse	r15, r1
 cb4:	08 c0       	rjmp	.+16     	; 0xcc6 <CANReceiveCallback+0xce>
 cb6:	ca 30       	cpi	r28, 0x0A	; 10
 cb8:	09 f0       	breq	.+2      	; 0xcbc <CANReceiveCallback+0xc4>
 cba:	71 c0       	rjmp	.+226    	; 0xd9e <CANReceiveCallback+0x1a6>
 cbc:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
 cc0:	88 23       	and	r24, r24
 cc2:	09 f4       	brne	.+2      	; 0xcc6 <CANReceiveCallback+0xce>
 cc4:	6c c0       	rjmp	.+216    	; 0xd9e <CANReceiveCallback+0x1a6>
 cc6:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8ModuleRegistrationID>
 cca:	e8 12       	cpse	r14, r24
 ccc:	68 c0       	rjmp	.+208    	; 0xd9e <CANReceiveCallback+0x1a6>
 cce:	ca 30       	cpi	r28, 0x0A	; 10
 cd0:	a9 f4       	brne	.+42     	; 0xcfc <CANReceiveCallback+0x104>
 cd2:	d1 30       	cpi	r29, 0x01	; 1
 cd4:	09 f0       	breq	.+2      	; 0xcd8 <CANReceiveCallback+0xe0>
 cd6:	df c0       	rjmp	.+446    	; 0xe96 <CANReceiveCallback+0x29e>
 cd8:	80 91 71 09 	lds	r24, 0x0971	; 0x800971 <sg_bIgnoreStatusRequests>
 cdc:	81 11       	cpse	r24, r1
 cde:	db c0       	rjmp	.+438    	; 0xe96 <CANReceiveCallback+0x29e>
 ce0:	85 e1       	ldi	r24, 0x15	; 21
 ce2:	91 e0       	ldi	r25, 0x01	; 1
 ce4:	a0 e0       	ldi	r26, 0x00	; 0
 ce6:	af 93       	push	r26
 ce8:	9f 93       	push	r25
 cea:	8f 93       	push	r24
 cec:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 cf0:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
 cf4:	0f 90       	pop	r0
 cf6:	0f 90       	pop	r0
 cf8:	0f 90       	pop	r0
 cfa:	cd c0       	rjmp	.+410    	; 0xe96 <CANReceiveCallback+0x29e>
 cfc:	cb 30       	cpi	r28, 0x0B	; 11
 cfe:	01 f5       	brne	.+64     	; 0xd40 <CANReceiveCallback+0x148>
 d00:	d3 30       	cpi	r29, 0x03	; 3
 d02:	09 f0       	breq	.+2      	; 0xd06 <CANReceiveCallback+0x10e>
 d04:	c8 c0       	rjmp	.+400    	; 0xe96 <CANReceiveCallback+0x29e>
 d06:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <sg_bSendCellStatus>
 d0a:	81 11       	cpse	r24, r1
 d0c:	c4 c0       	rjmp	.+392    	; 0xe96 <CANReceiveCallback+0x29e>
 d0e:	f8 01       	movw	r30, r16
 d10:	81 81       	ldd	r24, Z+1	; 0x01
 d12:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <sg_sFrame+0x15>
 d16:	89 17       	cp	r24, r25
 d18:	08 f0       	brcs	.+2      	; 0xd1c <CANReceiveCallback+0x124>
 d1a:	bd c0       	rjmp	.+378    	; 0xe96 <CANReceiveCallback+0x29e>
 d1c:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <sg_u8CellStatus>
 d20:	90 91 1f 03 	lds	r25, 0x031F	; 0x80031f <sg_u8CellStatus>
 d24:	90 93 20 03 	sts	0x0320, r25	; 0x800320 <sg_u8CellStatusTarget>
 d28:	8f 3f       	cpi	r24, 0xFF	; 255
 d2a:	31 f4       	brne	.+12     	; 0xd38 <CANReceiveCallback+0x140>
 d2c:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <sg_sFrame+0x15>
 d30:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <sg_u8CellStatusTarget>
 d34:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <sg_u8CellStatus>
 d38:	81 e0       	ldi	r24, 0x01	; 1
 d3a:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <sg_bSendCellStatus>
 d3e:	ab c0       	rjmp	.+342    	; 0xe96 <CANReceiveCallback+0x29e>
 d40:	cc 30       	cpi	r28, 0x0C	; 12
 d42:	59 f4       	brne	.+22     	; 0xd5a <CANReceiveCallback+0x162>
 d44:	10 92 6d 09 	sts	0x096D, r1	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
 d48:	d2 30       	cpi	r29, 0x02	; 2
 d4a:	09 f0       	breq	.+2      	; 0xd4e <CANReceiveCallback+0x156>
 d4c:	a4 c0       	rjmp	.+328    	; 0xe96 <CANReceiveCallback+0x29e>
 d4e:	f8 01       	movw	r30, r16
 d50:	81 81       	ldd	r24, Z+1	; 0x01
 d52:	8f 70       	andi	r24, 0x0F	; 15
 d54:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
 d58:	9e c0       	rjmp	.+316    	; 0xe96 <CANReceiveCallback+0x29e>
 d5a:	c5 30       	cpi	r28, 0x05	; 5
 d5c:	21 f4       	brne	.+8      	; 0xd66 <CANReceiveCallback+0x16e>
 d5e:	81 e0       	ldi	r24, 0x01	; 1
 d60:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <sg_bSendHardwareDetail>
 d64:	98 c0       	rjmp	.+304    	; 0xe96 <CANReceiveCallback+0x29e>
 d66:	ce 30       	cpi	r28, 0x0E	; 14
 d68:	09 f0       	breq	.+2      	; 0xd6c <CANReceiveCallback+0x174>
 d6a:	95 c0       	rjmp	.+298    	; 0xe96 <CANReceiveCallback+0x29e>
 d6c:	1f 92       	push	r1
 d6e:	ef 92       	push	r14
 d70:	8a e3       	ldi	r24, 0x3A	; 58
 d72:	91 e0       	ldi	r25, 0x01	; 1
 d74:	a0 e0       	ldi	r26, 0x00	; 0
 d76:	af 93       	push	r26
 d78:	9f 93       	push	r25
 d7a:	8f 93       	push	r24
 d7c:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 d80:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8ModuleRegistrationID>
 d84:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bModuleRegistered>
 d88:	10 92 71 09 	sts	0x0971, r1	; 0x800971 <sg_bIgnoreStatusRequests>
 d8c:	80 e0       	ldi	r24, 0x00	; 0
 d8e:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
 d92:	0f 90       	pop	r0
 d94:	0f 90       	pop	r0
 d96:	0f 90       	pop	r0
 d98:	0f 90       	pop	r0
 d9a:	0f 90       	pop	r0
 d9c:	7c c0       	rjmp	.+248    	; 0xe96 <CANReceiveCallback+0x29e>
 d9e:	cf 30       	cpi	r28, 0x0F	; 15
 da0:	a9 f4       	brne	.+42     	; 0xdcc <CANReceiveCallback+0x1d4>
 da2:	84 e7       	ldi	r24, 0x74	; 116
 da4:	91 e0       	ldi	r25, 0x01	; 1
 da6:	a0 e0       	ldi	r26, 0x00	; 0
 da8:	af 93       	push	r26
 daa:	9f 93       	push	r25
 dac:	8f 93       	push	r24
 dae:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 db2:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8ModuleRegistrationID>
 db6:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bModuleRegistered>
 dba:	10 92 71 09 	sts	0x0971, r1	; 0x800971 <sg_bIgnoreStatusRequests>
 dbe:	80 e0       	ldi	r24, 0x00	; 0
 dc0:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
 dc4:	0f 90       	pop	r0
 dc6:	0f 90       	pop	r0
 dc8:	0f 90       	pop	r0
 dca:	65 c0       	rjmp	.+202    	; 0xe96 <CANReceiveCallback+0x29e>
 dcc:	c0 31       	cpi	r28, 0x10	; 16
 dce:	21 f4       	brne	.+8      	; 0xdd8 <CANReceiveCallback+0x1e0>
 dd0:	80 e0       	ldi	r24, 0x00	; 0
 dd2:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
 dd6:	5f c0       	rjmp	.+190    	; 0xe96 <CANReceiveCallback+0x29e>
 dd8:	c1 31       	cpi	r28, 0x11	; 17
 dda:	61 f4       	brne	.+24     	; 0xdf4 <CANReceiveCallback+0x1fc>
 ddc:	f8 01       	movw	r30, r16
 dde:	20 81       	ld	r18, Z
 de0:	31 81       	ldd	r19, Z+1	; 0x01
 de2:	42 81       	ldd	r20, Z+2	; 0x02
 de4:	53 81       	ldd	r21, Z+3	; 0x03
 de6:	64 81       	ldd	r22, Z+4	; 0x04
 de8:	75 81       	ldd	r23, Z+5	; 0x05
 dea:	86 81       	ldd	r24, Z+6	; 0x06
 dec:	97 81       	ldd	r25, Z+7	; 0x07
 dee:	0e 94 9f 17 	call	0x2f3e	; 0x2f3e <RTCSetTime>
 df2:	51 c0       	rjmp	.+162    	; 0xe96 <CANReceiveCallback+0x29e>
 df4:	cd 30       	cpi	r28, 0x0D	; 13
 df6:	09 f0       	breq	.+2      	; 0xdfa <CANReceiveCallback+0x202>
 df8:	4e c0       	rjmp	.+156    	; 0xe96 <CANReceiveCallback+0x29e>
 dfa:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
 dfe:	81 11       	cpse	r24, r1
 e00:	2f c0       	rjmp	.+94     	; 0xe60 <CANReceiveCallback+0x268>
 e02:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_bAnnouncementPending>
 e06:	81 11       	cpse	r24, r1
 e08:	2b c0       	rjmp	.+86     	; 0xe60 <CANReceiveCallback+0x268>
 e0a:	c0 90 1a 01 	lds	r12, 0x011A	; 0x80011a <sg_sFrame+0xe>
 e0e:	d0 90 1b 01 	lds	r13, 0x011B	; 0x80011b <sg_sFrame+0xf>
 e12:	e0 90 1c 01 	lds	r14, 0x011C	; 0x80011c <sg_sFrame+0x10>
 e16:	f0 90 1d 01 	lds	r15, 0x011D	; 0x80011d <sg_sFrame+0x11>
 e1a:	1f 92       	push	r1
 e1c:	cf 92       	push	r12
 e1e:	8f e9       	ldi	r24, 0x9F	; 159
 e20:	91 e0       	ldi	r25, 0x01	; 1
 e22:	a0 e0       	ldi	r26, 0x00	; 0
 e24:	af 93       	push	r26
 e26:	9f 93       	push	r25
 e28:	8f 93       	push	r24
 e2a:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 e2e:	8d ec       	ldi	r24, 0xCD	; 205
 e30:	c8 9e       	mul	r12, r24
 e32:	c1 2c       	mov	r12, r1
 e34:	11 24       	eor	r1, r1
 e36:	c6 94       	lsr	r12
 e38:	c6 94       	lsr	r12
 e3a:	c6 94       	lsr	r12
 e3c:	c0 92 72 09 	sts	0x0972, r12	; 0x800972 <sg_u8AnnouncementDelayTicks>
 e40:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8AnnouncementDelayTicks>
 e44:	0f 90       	pop	r0
 e46:	0f 90       	pop	r0
 e48:	0f 90       	pop	r0
 e4a:	0f 90       	pop	r0
 e4c:	0f 90       	pop	r0
 e4e:	81 11       	cpse	r24, r1
 e50:	03 c0       	rjmp	.+6      	; 0xe58 <CANReceiveCallback+0x260>
 e52:	81 e0       	ldi	r24, 0x01	; 1
 e54:	80 93 72 09 	sts	0x0972, r24	; 0x800972 <sg_u8AnnouncementDelayTicks>
 e58:	81 e0       	ldi	r24, 0x01	; 1
 e5a:	80 93 73 09 	sts	0x0973, r24	; 0x800973 <sg_bAnnouncementPending>
 e5e:	1b c0       	rjmp	.+54     	; 0xe96 <CANReceiveCallback+0x29e>
 e60:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
 e64:	88 23       	and	r24, r24
 e66:	61 f0       	breq	.+24     	; 0xe80 <CANReceiveCallback+0x288>
 e68:	82 ee       	ldi	r24, 0xE2	; 226
 e6a:	91 e0       	ldi	r25, 0x01	; 1
 e6c:	a0 e0       	ldi	r26, 0x00	; 0
 e6e:	af 93       	push	r26
 e70:	9f 93       	push	r25
 e72:	8f 93       	push	r24
 e74:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 e78:	0f 90       	pop	r0
 e7a:	0f 90       	pop	r0
 e7c:	0f 90       	pop	r0
 e7e:	0b c0       	rjmp	.+22     	; 0xe96 <CANReceiveCallback+0x29e>
 e80:	80 e1       	ldi	r24, 0x10	; 16
 e82:	92 e0       	ldi	r25, 0x02	; 2
 e84:	a0 e0       	ldi	r26, 0x00	; 0
 e86:	af 93       	push	r26
 e88:	9f 93       	push	r25
 e8a:	8f 93       	push	r24
 e8c:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
 e90:	0f 90       	pop	r0
 e92:	0f 90       	pop	r0
 e94:	0f 90       	pop	r0
 e96:	df 91       	pop	r29
 e98:	cf 91       	pop	r28
 e9a:	1f 91       	pop	r17
 e9c:	0f 91       	pop	r16
 e9e:	ff 90       	pop	r15
 ea0:	ef 90       	pop	r14
 ea2:	df 90       	pop	r13
 ea4:	cf 90       	pop	r12
 ea6:	08 95       	ret

Disassembly of section .text.ControllerStatusMessagesSend:

00000810 <ControllerStatusMessagesSend>:
 810:	cf 92       	push	r12
 812:	df 92       	push	r13
 814:	ef 92       	push	r14
 816:	ff 92       	push	r15
 818:	0f 93       	push	r16
 81a:	1f 93       	push	r17
 81c:	cf 93       	push	r28
 81e:	df 93       	push	r29
 820:	00 d0       	rcall	.+0      	; 0x822 <ControllerStatusMessagesSend+0x12>
 822:	00 d0       	rcall	.+0      	; 0x824 <ControllerStatusMessagesSend+0x14>
 824:	cd b7       	in	r28, 0x3d	; 61
 826:	de b7       	in	r29, 0x3e	; 62
 828:	8c 01       	movw	r16, r24
 82a:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <sg_bSendTimeRequest>
 82e:	88 23       	and	r24, r24
 830:	69 f0       	breq	.+26     	; 0x84c <ControllerStatusMessagesSend+0x3c>
 832:	88 e0       	ldi	r24, 0x08	; 8
 834:	d8 01       	movw	r26, r16
 836:	1d 92       	st	X+, r1
 838:	8a 95       	dec	r24
 83a:	e9 f7       	brne	.-6      	; 0x836 <ControllerStatusMessagesSend+0x26>
 83c:	48 e0       	ldi	r20, 0x08	; 8
 83e:	b8 01       	movw	r22, r16
 840:	88 e0       	ldi	r24, 0x08	; 8
 842:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 846:	81 11       	cpse	r24, r1
 848:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <sg_bSendTimeRequest>
 84c:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <sg_bSendModuleControllerStatus>
 850:	88 23       	and	r24, r24
 852:	09 f4       	brne	.+2      	; 0x856 <ControllerStatusMessagesSend+0x46>
 854:	06 c1       	rjmp	.+524    	; 0xa62 <ControllerStatusMessagesSend+0x252>
 856:	80 91 69 09 	lds	r24, 0x0969	; 0x800969 <sg_u8ControllerStatusMsgCount>
 85a:	81 11       	cpse	r24, r1
 85c:	80 c0       	rjmp	.+256    	; 0x95e <ControllerStatusMessagesSend+0x14e>
 85e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
 862:	8f 70       	andi	r24, 0x0F	; 15
 864:	f8 01       	movw	r30, r16
 866:	80 83       	st	Z, r24
 868:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <sg_u8SOC>
 86c:	81 83       	std	Z+1, r24	; 0x01
 86e:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <sg_u8SOH>
 872:	82 83       	std	Z+2, r24	; 0x02
 874:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <sg_sFrame+0x15>
 878:	83 83       	std	Z+3, r24	; 0x03
 87a:	84 e0       	ldi	r24, 0x04	; 4
 87c:	34 96       	adiw	r30, 0x04	; 4
 87e:	df 01       	movw	r26, r30
 880:	1d 92       	st	X+, r1
 882:	8a 95       	dec	r24
 884:	e9 f7       	brne	.-6      	; 0x880 <ControllerStatusMessagesSend+0x70>
 886:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <sg_sFrame+0x48>
 88a:	88 23       	and	r24, r24
 88c:	79 f0       	breq	.+30     	; 0x8ac <ControllerStatusMessagesSend+0x9c>
 88e:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <sg_sFrame+0x4b>
 892:	88 23       	and	r24, r24
 894:	71 f0       	breq	.+28     	; 0x8b2 <ControllerStatusMessagesSend+0xa2>
 896:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
 89a:	83 30       	cpi	r24, 0x03	; 3
 89c:	69 f4       	brne	.+26     	; 0x8b8 <ControllerStatusMessagesSend+0xa8>
 89e:	0e 94 30 13 	call	0x2660	; 0x2660 <ModuleCurrentConvertReadings>
 8a2:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <sg_sFrame+0x2f>
 8a6:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <sg_sFrame+0x30>
 8aa:	08 c0       	rjmp	.+16     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8ac:	80 e0       	ldi	r24, 0x00	; 0
 8ae:	90 e8       	ldi	r25, 0x80	; 128
 8b0:	05 c0       	rjmp	.+10     	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b2:	80 e0       	ldi	r24, 0x00	; 0
 8b4:	90 e8       	ldi	r25, 0x80	; 128
 8b6:	02 c0       	rjmp	.+4      	; 0x8bc <ControllerStatusMessagesSend+0xac>
 8b8:	80 e0       	ldi	r24, 0x00	; 0
 8ba:	90 e8       	ldi	r25, 0x80	; 128
 8bc:	f8 01       	movw	r30, r16
 8be:	84 83       	std	Z+4, r24	; 0x04
 8c0:	95 83       	std	Z+5, r25	; 0x05
 8c2:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <sg_sFrame+0x45>
 8c6:	88 23       	and	r24, r24
 8c8:	79 f0       	breq	.+30     	; 0x8e8 <ControllerStatusMessagesSend+0xd8>
 8ca:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <sg_sFrame+0x46>
 8ce:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <sg_sFrame+0x47>
 8d2:	4f ef       	ldi	r20, 0xFF	; 255
 8d4:	53 e0       	ldi	r21, 0x03	; 3
 8d6:	60 e0       	ldi	r22, 0x00	; 0
 8d8:	70 e0       	ldi	r23, 0x00	; 0
 8da:	9a 01       	movw	r18, r20
 8dc:	ab 01       	movw	r20, r22
 8de:	28 1b       	sub	r18, r24
 8e0:	39 0b       	sbc	r19, r25
 8e2:	41 09       	sbc	r20, r1
 8e4:	51 09       	sbc	r21, r1
 8e6:	03 c0       	rjmp	.+6      	; 0x8ee <ControllerStatusMessagesSend+0xde>
 8e8:	20 e0       	ldi	r18, 0x00	; 0
 8ea:	30 e0       	ldi	r19, 0x00	; 0
 8ec:	a9 01       	movw	r20, r18
 8ee:	ec e0       	ldi	r30, 0x0C	; 12
 8f0:	f1 e0       	ldi	r31, 0x01	; 1
 8f2:	a5 a1       	ldd	r26, Z+37	; 0x25
 8f4:	b6 a1       	ldd	r27, Z+38	; 0x26
 8f6:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <__mulshisi3>
 8fa:	dc 01       	movw	r26, r24
 8fc:	cb 01       	movw	r24, r22
 8fe:	68 94       	set
 900:	16 f8       	bld	r1, 6
 902:	b6 95       	lsr	r27
 904:	a7 95       	ror	r26
 906:	97 95       	ror	r25
 908:	87 95       	ror	r24
 90a:	16 94       	lsr	r1
 90c:	d1 f7       	brne	.-12     	; 0x902 <ControllerStatusMessagesSend+0xf2>
 90e:	c5 8c       	ldd	r12, Z+29	; 0x1d
 910:	d6 8c       	ldd	r13, Z+30	; 0x1e
 912:	e7 8c       	ldd	r14, Z+31	; 0x1f
 914:	f0 a0       	ldd	r15, Z+32	; 0x20
 916:	bc 01       	movw	r22, r24
 918:	cd 01       	movw	r24, r26
 91a:	6c 0d       	add	r22, r12
 91c:	7d 1d       	adc	r23, r13
 91e:	8e 1d       	adc	r24, r14
 920:	9f 1d       	adc	r25, r15
 922:	2f e0       	ldi	r18, 0x0F	; 15
 924:	30 e0       	ldi	r19, 0x00	; 0
 926:	40 e0       	ldi	r20, 0x00	; 0
 928:	50 e0       	ldi	r21, 0x00	; 0
 92a:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <__udivmodsi4>
 92e:	20 93 4d 01 	sts	0x014D, r18	; 0x80014d <sg_sFrame+0x41>
 932:	30 93 4e 01 	sts	0x014E, r19	; 0x80014e <sg_sFrame+0x42>
 936:	40 93 4f 01 	sts	0x014F, r20	; 0x80014f <sg_sFrame+0x43>
 93a:	50 93 50 01 	sts	0x0150, r21	; 0x800150 <sg_sFrame+0x44>
 93e:	d8 01       	movw	r26, r16
 940:	16 96       	adiw	r26, 0x06	; 6
 942:	2c 93       	st	X, r18
 944:	16 97       	sbiw	r26, 0x06	; 6
 946:	17 96       	adiw	r26, 0x07	; 7
 948:	3c 93       	st	X, r19
 94a:	48 e0       	ldi	r20, 0x08	; 8
 94c:	b8 01       	movw	r22, r16
 94e:	81 e0       	ldi	r24, 0x01	; 1
 950:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 954:	88 23       	and	r24, r24
 956:	09 f4       	brne	.+2      	; 0x95a <ControllerStatusMessagesSend+0x14a>
 958:	6b c0       	rjmp	.+214    	; 0xa30 <ControllerStatusMessagesSend+0x220>
 95a:	81 e0       	ldi	r24, 0x01	; 1
 95c:	70 c0       	rjmp	.+224    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 95e:	81 30       	cpi	r24, 0x01	; 1
 960:	c1 f5       	brne	.+112    	; 0x9d2 <ControllerStatusMessagesSend+0x1c2>
 962:	ec e0       	ldi	r30, 0x0C	; 12
 964:	f1 e0       	ldi	r31, 0x01	; 1
 966:	81 ad       	ldd	r24, Z+57	; 0x39
 968:	92 ad       	ldd	r25, Z+58	; 0x3a
 96a:	d8 01       	movw	r26, r16
 96c:	8c 93       	st	X, r24
 96e:	81 ad       	ldd	r24, Z+57	; 0x39
 970:	92 ad       	ldd	r25, Z+58	; 0x3a
 972:	11 96       	adiw	r26, 0x01	; 1
 974:	9c 93       	st	X, r25
 976:	11 97       	sbiw	r26, 0x01	; 1
 978:	87 a9       	ldd	r24, Z+55	; 0x37
 97a:	90 ad       	ldd	r25, Z+56	; 0x38
 97c:	12 96       	adiw	r26, 0x02	; 2
 97e:	8c 93       	st	X, r24
 980:	12 97       	sbiw	r26, 0x02	; 2
 982:	87 a9       	ldd	r24, Z+55	; 0x37
 984:	90 ad       	ldd	r25, Z+56	; 0x38
 986:	13 96       	adiw	r26, 0x03	; 3
 988:	9c 93       	st	X, r25
 98a:	13 97       	sbiw	r26, 0x03	; 3
 98c:	83 ad       	ldd	r24, Z+59	; 0x3b
 98e:	94 ad       	ldd	r25, Z+60	; 0x3c
 990:	14 96       	adiw	r26, 0x04	; 4
 992:	8c 93       	st	X, r24
 994:	14 97       	sbiw	r26, 0x04	; 4
 996:	83 ad       	ldd	r24, Z+59	; 0x3b
 998:	94 ad       	ldd	r25, Z+60	; 0x3c
 99a:	15 96       	adiw	r26, 0x05	; 5
 99c:	9c 93       	st	X, r25
 99e:	60 91 49 01 	lds	r22, 0x0149	; 0x800149 <sg_sFrame+0x3d>
 9a2:	70 91 4a 01 	lds	r23, 0x014A	; 0x80014a <sg_sFrame+0x3e>
 9a6:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <sg_sFrame+0x3f>
 9aa:	90 91 4c 01 	lds	r25, 0x014C	; 0x80014c <sg_sFrame+0x40>
 9ae:	2f e0       	ldi	r18, 0x0F	; 15
 9b0:	30 e0       	ldi	r19, 0x00	; 0
 9b2:	40 e0       	ldi	r20, 0x00	; 0
 9b4:	50 e0       	ldi	r21, 0x00	; 0
 9b6:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <__udivmodsi4>
 9ba:	f8 01       	movw	r30, r16
 9bc:	26 83       	std	Z+6, r18	; 0x06
 9be:	37 83       	std	Z+7, r19	; 0x07
 9c0:	48 e0       	ldi	r20, 0x08	; 8
 9c2:	b8 01       	movw	r22, r16
 9c4:	82 e0       	ldi	r24, 0x02	; 2
 9c6:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 9ca:	88 23       	and	r24, r24
 9cc:	99 f1       	breq	.+102    	; 0xa34 <ControllerStatusMessagesSend+0x224>
 9ce:	81 e0       	ldi	r24, 0x01	; 1
 9d0:	36 c0       	rjmp	.+108    	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 9d2:	82 30       	cpi	r24, 0x02	; 2
 9d4:	89 f5       	brne	.+98     	; 0xa38 <ControllerStatusMessagesSend+0x228>
 9d6:	ec e0       	ldi	r30, 0x0C	; 12
 9d8:	f1 e0       	ldi	r31, 0x01	; 1
 9da:	83 a9       	ldd	r24, Z+51	; 0x33
 9dc:	94 a9       	ldd	r25, Z+52	; 0x34
 9de:	d8 01       	movw	r26, r16
 9e0:	8c 93       	st	X, r24
 9e2:	83 a9       	ldd	r24, Z+51	; 0x33
 9e4:	94 a9       	ldd	r25, Z+52	; 0x34
 9e6:	11 96       	adiw	r26, 0x01	; 1
 9e8:	9c 93       	st	X, r25
 9ea:	11 97       	sbiw	r26, 0x01	; 1
 9ec:	81 a9       	ldd	r24, Z+49	; 0x31
 9ee:	92 a9       	ldd	r25, Z+50	; 0x32
 9f0:	12 96       	adiw	r26, 0x02	; 2
 9f2:	8c 93       	st	X, r24
 9f4:	12 97       	sbiw	r26, 0x02	; 2
 9f6:	81 a9       	ldd	r24, Z+49	; 0x31
 9f8:	92 a9       	ldd	r25, Z+50	; 0x32
 9fa:	13 96       	adiw	r26, 0x03	; 3
 9fc:	9c 93       	st	X, r25
 9fe:	13 97       	sbiw	r26, 0x03	; 3
 a00:	85 a9       	ldd	r24, Z+53	; 0x35
 a02:	96 a9       	ldd	r25, Z+54	; 0x36
 a04:	14 96       	adiw	r26, 0x04	; 4
 a06:	8c 93       	st	X, r24
 a08:	14 97       	sbiw	r26, 0x04	; 4
 a0a:	85 a9       	ldd	r24, Z+53	; 0x35
 a0c:	96 a9       	ldd	r25, Z+54	; 0x36
 a0e:	15 96       	adiw	r26, 0x05	; 5
 a10:	9c 93       	st	X, r25
 a12:	15 97       	sbiw	r26, 0x05	; 5
 a14:	16 96       	adiw	r26, 0x06	; 6
 a16:	1c 92       	st	X, r1
 a18:	16 97       	sbiw	r26, 0x06	; 6
 a1a:	17 96       	adiw	r26, 0x07	; 7
 a1c:	1c 92       	st	X, r1
 a1e:	48 e0       	ldi	r20, 0x08	; 8
 a20:	b8 01       	movw	r22, r16
 a22:	83 e0       	ldi	r24, 0x03	; 3
 a24:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 a28:	88 23       	and	r24, r24
 a2a:	41 f0       	breq	.+16     	; 0xa3c <ControllerStatusMessagesSend+0x22c>
 a2c:	81 e0       	ldi	r24, 0x01	; 1
 a2e:	07 c0       	rjmp	.+14     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a30:	80 e0       	ldi	r24, 0x00	; 0
 a32:	05 c0       	rjmp	.+10     	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a34:	80 e0       	ldi	r24, 0x00	; 0
 a36:	03 c0       	rjmp	.+6      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a38:	81 e0       	ldi	r24, 0x01	; 1
 a3a:	01 c0       	rjmp	.+2      	; 0xa3e <ControllerStatusMessagesSend+0x22e>
 a3c:	80 e0       	ldi	r24, 0x00	; 0
 a3e:	88 23       	and	r24, r24
 a40:	81 f0       	breq	.+32     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a42:	80 91 69 09 	lds	r24, 0x0969	; 0x800969 <sg_u8ControllerStatusMsgCount>
 a46:	8f 5f       	subi	r24, 0xFF	; 255
 a48:	80 93 69 09 	sts	0x0969, r24	; 0x800969 <sg_u8ControllerStatusMsgCount>
 a4c:	83 30       	cpi	r24, 0x03	; 3
 a4e:	48 f0       	brcs	.+18     	; 0xa62 <ControllerStatusMessagesSend+0x252>
 a50:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <sg_u8ControllerStatusMsgCount>
 a54:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <sg_bSendModuleControllerStatus>
 a58:	10 92 71 09 	sts	0x0971, r1	; 0x800971 <sg_bIgnoreStatusRequests>
 a5c:	81 e0       	ldi	r24, 0x01	; 1
 a5e:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bSendCellCommStatus>
 a62:	80 91 19 03 	lds	r24, 0x0319	; 0x800319 <sg_bSendCellStatus>
 a66:	88 23       	and	r24, r24
 a68:	09 f4       	brne	.+2      	; 0xa6c <ControllerStatusMessagesSend+0x25c>
 a6a:	6e c0       	rjmp	.+220    	; 0xb48 <ControllerStatusMessagesSend+0x338>
 a6c:	1c 82       	std	Y+4, r1	; 0x04
 a6e:	1b 82       	std	Y+3, r1	; 0x03
 a70:	1a 82       	std	Y+2, r1	; 0x02
 a72:	19 82       	std	Y+1, r1	; 0x01
 a74:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <sg_sFrame+0x2d>
 a78:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_u8CellStatus>
 a7c:	89 17       	cp	r24, r25
 a7e:	08 f0       	brcs	.+2      	; 0xa82 <ControllerStatusMessagesSend+0x272>
 a80:	5d c0       	rjmp	.+186    	; 0xb3c <ControllerStatusMessagesSend+0x32c>
 a82:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_u8CellStatus>
 a86:	90 e0       	ldi	r25, 0x00	; 0
 a88:	45 96       	adiw	r24, 0x15	; 21
 a8a:	88 0f       	add	r24, r24
 a8c:	99 1f       	adc	r25, r25
 a8e:	88 0f       	add	r24, r24
 a90:	99 1f       	adc	r25, r25
 a92:	ae 01       	movw	r20, r28
 a94:	4f 5f       	subi	r20, 0xFF	; 255
 a96:	5f 4f       	sbci	r21, 0xFF	; 255
 a98:	be 01       	movw	r22, r28
 a9a:	6d 5f       	subi	r22, 0xFD	; 253
 a9c:	7f 4f       	sbci	r23, 0xFF	; 255
 a9e:	84 5f       	subi	r24, 0xF4	; 244
 aa0:	9e 4f       	sbci	r25, 0xFE	; 254
 aa2:	0e 94 ea 23 	call	0x47d4	; 0x47d4 <CellDataConvert>
 aa6:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_u8CellStatus>
 aaa:	f8 01       	movw	r30, r16
 aac:	80 83       	st	Z, r24
 aae:	ec e0       	ldi	r30, 0x0C	; 12
 ab0:	f1 e0       	ldi	r31, 0x01	; 1
 ab2:	85 89       	ldd	r24, Z+21	; 0x15
 ab4:	d8 01       	movw	r26, r16
 ab6:	11 96       	adiw	r26, 0x01	; 1
 ab8:	8c 93       	st	X, r24
 aba:	11 97       	sbiw	r26, 0x01	; 1
 abc:	99 81       	ldd	r25, Y+1	; 0x01
 abe:	8a 81       	ldd	r24, Y+2	; 0x02
 ac0:	12 96       	adiw	r26, 0x02	; 2
 ac2:	9c 93       	st	X, r25
 ac4:	12 97       	sbiw	r26, 0x02	; 2
 ac6:	13 96       	adiw	r26, 0x03	; 3
 ac8:	8c 93       	st	X, r24
 aca:	13 97       	sbiw	r26, 0x03	; 3
 acc:	3b 81       	ldd	r19, Y+3	; 0x03
 ace:	2c 81       	ldd	r18, Y+4	; 0x04
 ad0:	14 96       	adiw	r26, 0x04	; 4
 ad2:	3c 93       	st	X, r19
 ad4:	14 97       	sbiw	r26, 0x04	; 4
 ad6:	15 96       	adiw	r26, 0x05	; 5
 ad8:	2c 93       	st	X, r18
 ada:	83 2f       	mov	r24, r19
 adc:	92 2f       	mov	r25, r18
 ade:	64 e0       	ldi	r22, 0x04	; 4
 ae0:	70 e1       	ldi	r23, 0x10	; 16
 ae2:	0e 94 12 24 	call	0x4824	; 0x4824 <__udivmodhi4>
 ae6:	44 e6       	ldi	r20, 0x64	; 100
 ae8:	64 9f       	mul	r22, r20
 aea:	60 2d       	mov	r22, r0
 aec:	11 24       	eor	r1, r1
 aee:	d8 01       	movw	r26, r16
 af0:	16 96       	adiw	r26, 0x06	; 6
 af2:	6c 93       	st	X, r22
 af4:	67 a9       	ldd	r22, Z+55	; 0x37
 af6:	70 ad       	ldd	r23, Z+56	; 0x38
 af8:	81 ad       	ldd	r24, Z+57	; 0x39
 afa:	92 ad       	ldd	r25, Z+58	; 0x3a
 afc:	68 1b       	sub	r22, r24
 afe:	79 0b       	sbc	r23, r25
 b00:	83 2f       	mov	r24, r19
 b02:	92 2f       	mov	r25, r18
 b04:	0e 94 12 24 	call	0x4824	; 0x4824 <__udivmodhi4>
 b08:	64 9f       	mul	r22, r20
 b0a:	60 2d       	mov	r22, r0
 b0c:	11 24       	eor	r1, r1
 b0e:	f8 01       	movw	r30, r16
 b10:	67 83       	std	Z+7, r22	; 0x07
 b12:	48 e0       	ldi	r20, 0x08	; 8
 b14:	b8 01       	movw	r22, r16
 b16:	84 e0       	ldi	r24, 0x04	; 4
 b18:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 b1c:	88 23       	and	r24, r24
 b1e:	a1 f0       	breq	.+40     	; 0xb48 <ControllerStatusMessagesSend+0x338>
 b20:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <sg_u8CellStatus>
 b24:	8f 5f       	subi	r24, 0xFF	; 255
 b26:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <sg_u8CellStatus>
 b2a:	90 91 1f 03 	lds	r25, 0x031F	; 0x80031f <sg_u8CellStatus>
 b2e:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <sg_u8CellStatusTarget>
 b32:	98 17       	cp	r25, r24
 b34:	48 f0       	brcs	.+18     	; 0xb48 <ControllerStatusMessagesSend+0x338>
 b36:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bSendCellStatus>
 b3a:	06 c0       	rjmp	.+12     	; 0xb48 <ControllerStatusMessagesSend+0x338>
 b3c:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <sg_u8CellStatusTarget>
 b40:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <sg_u8CellStatus>
 b44:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <sg_bSendCellStatus>
 b48:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <sg_bSendCellCommStatus>
 b4c:	88 23       	and	r24, r24
 b4e:	89 f1       	breq	.+98     	; 0xbb2 <ControllerStatusMessagesSend+0x3a2>
 b50:	ec e0       	ldi	r30, 0x0C	; 12
 b52:	f1 e0       	ldi	r31, 0x01	; 1
 b54:	83 89       	ldd	r24, Z+19	; 0x13
 b56:	d8 01       	movw	r26, r16
 b58:	8c 93       	st	X, r24
 b5a:	84 89       	ldd	r24, Z+20	; 0x14
 b5c:	11 96       	adiw	r26, 0x01	; 1
 b5e:	8c 93       	st	X, r24
 b60:	11 97       	sbiw	r26, 0x01	; 1
 b62:	80 a5       	ldd	r24, Z+40	; 0x28
 b64:	91 a5       	ldd	r25, Z+41	; 0x29
 b66:	12 96       	adiw	r26, 0x02	; 2
 b68:	8c 93       	st	X, r24
 b6a:	12 97       	sbiw	r26, 0x02	; 2
 b6c:	80 a5       	ldd	r24, Z+40	; 0x28
 b6e:	91 a5       	ldd	r25, Z+41	; 0x29
 b70:	13 96       	adiw	r26, 0x03	; 3
 b72:	9c 93       	st	X, r25
 b74:	13 97       	sbiw	r26, 0x03	; 3
 b76:	86 a5       	ldd	r24, Z+46	; 0x2e
 b78:	14 96       	adiw	r26, 0x04	; 4
 b7a:	8c 93       	st	X, r24
 b7c:	14 97       	sbiw	r26, 0x04	; 4
 b7e:	82 a5       	ldd	r24, Z+42	; 0x2a
 b80:	8f 3f       	cpi	r24, 0xFF	; 255
 b82:	31 f0       	breq	.+12     	; 0xb90 <ControllerStatusMessagesSend+0x380>
 b84:	85 a5       	ldd	r24, Z+45	; 0x2d
 b86:	92 a5       	ldd	r25, Z+42	; 0x2a
 b88:	89 1b       	sub	r24, r25
 b8a:	15 96       	adiw	r26, 0x05	; 5
 b8c:	8c 93       	st	X, r24
 b8e:	03 c0       	rjmp	.+6      	; 0xb96 <ControllerStatusMessagesSend+0x386>
 b90:	8f ef       	ldi	r24, 0xFF	; 255
 b92:	f8 01       	movw	r30, r16
 b94:	85 83       	std	Z+5, r24	; 0x05
 b96:	d8 01       	movw	r26, r16
 b98:	16 96       	adiw	r26, 0x06	; 6
 b9a:	1c 92       	st	X, r1
 b9c:	16 97       	sbiw	r26, 0x06	; 6
 b9e:	17 96       	adiw	r26, 0x07	; 7
 ba0:	1c 92       	st	X, r1
 ba2:	48 e0       	ldi	r20, 0x08	; 8
 ba4:	b8 01       	movw	r22, r16
 ba6:	86 e0       	ldi	r24, 0x06	; 6
 ba8:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 bac:	81 11       	cpse	r24, r1
 bae:	10 92 17 03 	sts	0x0317, r1	; 0x800317 <sg_bSendCellCommStatus>
 bb2:	80 91 18 03 	lds	r24, 0x0318	; 0x800318 <sg_bSendHardwareDetail>
 bb6:	88 23       	and	r24, r24
 bb8:	91 f0       	breq	.+36     	; 0xbde <ControllerStatusMessagesSend+0x3ce>
 bba:	b8 01       	movw	r22, r16
 bbc:	c8 01       	movw	r24, r16
 bbe:	02 96       	adiw	r24, 0x02	; 2
 bc0:	0e 94 c4 1a 	call	0x3588	; 0x3588 <CurrentThresholdsGet>
 bc4:	f8 01       	movw	r30, r16
 bc6:	14 82       	std	Z+4, r1	; 0x04
 bc8:	15 82       	std	Z+5, r1	; 0x05
 bca:	16 82       	std	Z+6, r1	; 0x06
 bcc:	17 82       	std	Z+7, r1	; 0x07
 bce:	48 e0       	ldi	r20, 0x08	; 8
 bd0:	b8 01       	movw	r22, r16
 bd2:	85 e0       	ldi	r24, 0x05	; 5
 bd4:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
 bd8:	81 11       	cpse	r24, r1
 bda:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <sg_bSendHardwareDetail>
 bde:	0f 90       	pop	r0
 be0:	0f 90       	pop	r0
 be2:	0f 90       	pop	r0
 be4:	0f 90       	pop	r0
 be6:	df 91       	pop	r29
 be8:	cf 91       	pop	r28
 bea:	1f 91       	pop	r17
 bec:	0f 91       	pop	r16
 bee:	ff 90       	pop	r15
 bf0:	ef 90       	pop	r14
 bf2:	df 90       	pop	r13
 bf4:	cf 90       	pop	r12
 bf6:	08 95       	ret

Disassembly of section .text.CellStringProcess:

00001158 <CellStringProcess>:
    1158:	3f 92       	push	r3
    115a:	4f 92       	push	r4
    115c:	5f 92       	push	r5
    115e:	6f 92       	push	r6
    1160:	7f 92       	push	r7
    1162:	8f 92       	push	r8
    1164:	9f 92       	push	r9
    1166:	af 92       	push	r10
    1168:	bf 92       	push	r11
    116a:	cf 92       	push	r12
    116c:	df 92       	push	r13
    116e:	ef 92       	push	r14
    1170:	ff 92       	push	r15
    1172:	0f 93       	push	r16
    1174:	1f 93       	push	r17
    1176:	cf 93       	push	r28
    1178:	df 93       	push	r29
    117a:	00 d0       	rcall	.+0      	; 0x117c <CellStringProcess+0x24>
    117c:	00 d0       	rcall	.+0      	; 0x117e <CellStringProcess+0x26>
    117e:	00 d0       	rcall	.+0      	; 0x1180 <CellStringProcess+0x28>
    1180:	cd b7       	in	r28, 0x3d	; 61
    1182:	de b7       	in	r29, 0x3e	; 62
    1184:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <sg_sFrame+0x2b>
    1188:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <sg_sFrame+0x2c>
    118c:	89 2b       	or	r24, r25
    118e:	09 f4       	brne	.+2      	; 0x1192 <CellStringProcess+0x3a>
    1190:	20 c1       	rjmp	.+576    	; 0x13d2 <CellStringProcess+0x27a>
    1192:	ec e0       	ldi	r30, 0x0C	; 12
    1194:	f1 e0       	ldi	r31, 0x01	; 1
    1196:	8f ef       	ldi	r24, 0xFF	; 255
    1198:	82 a7       	std	Z+42, r24	; 0x2a
    119a:	93 89       	ldd	r25, Z+19	; 0x13
    119c:	85 a5       	ldd	r24, Z+45	; 0x2d
    119e:	89 17       	cp	r24, r25
    11a0:	28 f4       	brcc	.+10     	; 0x11ac <CellStringProcess+0x54>
    11a2:	85 a5       	ldd	r24, Z+45	; 0x2d
    11a4:	83 8b       	std	Z+19, r24	; 0x13
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bSendCellCommStatus>
    11ac:	ec e0       	ldi	r30, 0x0C	; 12
    11ae:	f1 e0       	ldi	r31, 0x01	; 1
    11b0:	94 89       	ldd	r25, Z+20	; 0x14
    11b2:	85 a5       	ldd	r24, Z+45	; 0x2d
    11b4:	98 17       	cp	r25, r24
    11b6:	28 f4       	brcc	.+10     	; 0x11c2 <CellStringProcess+0x6a>
    11b8:	85 a5       	ldd	r24, Z+45	; 0x2d
    11ba:	84 8b       	std	Z+20, r24	; 0x14
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bSendCellCommStatus>
    11c2:	80 91 37 01 	lds	r24, 0x0137	; 0x800137 <sg_sFrame+0x2b>
    11c6:	90 91 38 01 	lds	r25, 0x0138	; 0x800138 <sg_sFrame+0x2c>
    11ca:	83 70       	andi	r24, 0x03	; 3
    11cc:	99 27       	eor	r25, r25
    11ce:	89 2b       	or	r24, r25
    11d0:	61 f0       	breq	.+24     	; 0x11ea <CellStringProcess+0x92>
    11d2:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <sg_sFrame+0x2e>
    11d6:	8f 3f       	cpi	r24, 0xFF	; 255
    11d8:	41 f0       	breq	.+16     	; 0x11ea <CellStringProcess+0x92>
    11da:	ec e0       	ldi	r30, 0x0C	; 12
    11dc:	f1 e0       	ldi	r31, 0x01	; 1
    11de:	86 a5       	ldd	r24, Z+46	; 0x2e
    11e0:	8f 5f       	subi	r24, 0xFF	; 255
    11e2:	86 a7       	std	Z+46, r24	; 0x2e
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <sg_bSendCellCommStatus>
    11ea:	ec e0       	ldi	r30, 0x0C	; 12
    11ec:	f1 e0       	ldi	r31, 0x01	; 1
    11ee:	10 ae       	std	Z+56, r1	; 0x38
    11f0:	17 aa       	std	Z+55, r1	; 0x37
    11f2:	8f ef       	ldi	r24, 0xFF	; 255
    11f4:	9f ef       	ldi	r25, 0xFF	; 255
    11f6:	92 af       	std	Z+58, r25	; 0x3a
    11f8:	81 af       	std	Z+57, r24	; 0x39
    11fa:	14 ae       	std	Z+60, r1	; 0x3c
    11fc:	13 ae       	std	Z+59, r1	; 0x3b
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	90 e8       	ldi	r25, 0x80	; 128
    1202:	92 ab       	std	Z+50, r25	; 0x32
    1204:	81 ab       	std	Z+49, r24	; 0x31
    1206:	8f ef       	ldi	r24, 0xFF	; 255
    1208:	9f e7       	ldi	r25, 0x7F	; 127
    120a:	94 ab       	std	Z+52, r25	; 0x34
    120c:	83 ab       	std	Z+51, r24	; 0x33
    120e:	16 aa       	std	Z+54, r1	; 0x36
    1210:	15 aa       	std	Z+53, r1	; 0x35
    1212:	d1 2c       	mov	r13, r1
    1214:	31 2c       	mov	r3, r1
    1216:	c1 2c       	mov	r12, r1
    1218:	41 2c       	mov	r4, r1
    121a:	51 2c       	mov	r5, r1
    121c:	32 01       	movw	r6, r4
    121e:	81 2c       	mov	r8, r1
    1220:	91 2c       	mov	r9, r1
    1222:	54 01       	movw	r10, r8
    1224:	2f ef       	ldi	r18, 0xFF	; 255
    1226:	3f e7       	ldi	r19, 0x7F	; 127
    1228:	3e 83       	std	Y+6, r19	; 0x06
    122a:	2d 83       	std	Y+5, r18	; 0x05
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	90 e8       	ldi	r25, 0x80	; 128
    1230:	9c 83       	std	Y+4, r25	; 0x04
    1232:	8b 83       	std	Y+3, r24	; 0x03
    1234:	6b c0       	rjmp	.+214    	; 0x130c <CellStringProcess+0x1b4>
    1236:	0d 2d       	mov	r16, r13
    1238:	10 e0       	ldi	r17, 0x00	; 0
    123a:	f8 01       	movw	r30, r16
    123c:	75 96       	adiw	r30, 0x15	; 21
    123e:	ee 0f       	add	r30, r30
    1240:	ff 1f       	adc	r31, r31
    1242:	ee 0f       	add	r30, r30
    1244:	ff 1f       	adc	r31, r31
    1246:	e4 5f       	subi	r30, 0xF4	; 244
    1248:	fe 4f       	sbci	r31, 0xFE	; 254
    124a:	80 81       	ld	r24, Z
    124c:	91 81       	ldd	r25, Z+1	; 0x01
    124e:	9a 83       	std	Y+2, r25	; 0x02
    1250:	89 83       	std	Y+1, r24	; 0x01
    1252:	e2 80       	ldd	r14, Z+2	; 0x02
    1254:	f3 80       	ldd	r15, Z+3	; 0x03
    1256:	60 e0       	ldi	r22, 0x00	; 0
    1258:	70 e0       	ldi	r23, 0x00	; 0
    125a:	c7 01       	movw	r24, r14
    125c:	0e 94 da 1d 	call	0x3bb4	; 0x3bb4 <CellDataConvertTemperature>
    1260:	88 23       	and	r24, r24
    1262:	f1 f0       	breq	.+60     	; 0x12a0 <CellStringProcess+0x148>
    1264:	f4 fe       	sbrs	r15, 4
    1266:	03 c0       	rjmp	.+6      	; 0x126e <CellStringProcess+0x116>
    1268:	c7 01       	movw	r24, r14
    126a:	90 6f       	ori	r25, 0xF0	; 240
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <CellStringProcess+0x11a>
    126e:	c7 01       	movw	r24, r14
    1270:	9f 77       	andi	r25, 0x7F	; 127
    1272:	2b 81       	ldd	r18, Y+3	; 0x03
    1274:	3c 81       	ldd	r19, Y+4	; 0x04
    1276:	28 17       	cp	r18, r24
    1278:	39 07       	cpc	r19, r25
    127a:	14 f4       	brge	.+4      	; 0x1280 <CellStringProcess+0x128>
    127c:	9c 83       	std	Y+4, r25	; 0x04
    127e:	8b 83       	std	Y+3, r24	; 0x03
    1280:	2d 81       	ldd	r18, Y+5	; 0x05
    1282:	3e 81       	ldd	r19, Y+6	; 0x06
    1284:	82 17       	cp	r24, r18
    1286:	93 07       	cpc	r25, r19
    1288:	14 f4       	brge	.+4      	; 0x128e <CellStringProcess+0x136>
    128a:	9e 83       	std	Y+6, r25	; 0x06
    128c:	8d 83       	std	Y+5, r24	; 0x05
    128e:	09 2e       	mov	r0, r25
    1290:	00 0c       	add	r0, r0
    1292:	aa 0b       	sbc	r26, r26
    1294:	bb 0b       	sbc	r27, r27
    1296:	88 0e       	add	r8, r24
    1298:	99 1e       	adc	r9, r25
    129a:	aa 1e       	adc	r10, r26
    129c:	bb 1e       	adc	r11, r27
    129e:	33 94       	inc	r3
    12a0:	f8 01       	movw	r30, r16
    12a2:	75 96       	adiw	r30, 0x15	; 21
    12a4:	ee 0f       	add	r30, r30
    12a6:	ff 1f       	adc	r31, r31
    12a8:	ee 0f       	add	r30, r30
    12aa:	ff 1f       	adc	r31, r31
    12ac:	e4 5f       	subi	r30, 0xF4	; 244
    12ae:	fe 4f       	sbci	r31, 0xFE	; 254
    12b0:	80 81       	ld	r24, Z
    12b2:	91 81       	ldd	r25, Z+1	; 0x01
    12b4:	99 23       	and	r25, r25
    12b6:	1c f4       	brge	.+6      	; 0x12be <CellStringProcess+0x166>
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <sg_sFrame+0x27>
    12be:	be 01       	movw	r22, r28
    12c0:	6f 5f       	subi	r22, 0xFF	; 255
    12c2:	7f 4f       	sbci	r23, 0xFF	; 255
    12c4:	89 81       	ldd	r24, Y+1	; 0x01
    12c6:	9a 81       	ldd	r25, Y+2	; 0x02
    12c8:	0e 94 58 1f 	call	0x3eb0	; 0x3eb0 <CellDataConvertVoltage>
    12cc:	88 23       	and	r24, r24
    12ce:	e9 f0       	breq	.+58     	; 0x130a <CellStringProcess+0x1b2>
    12d0:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <sg_sFrame+0x37>
    12d4:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <sg_sFrame+0x38>
    12d8:	89 81       	ldd	r24, Y+1	; 0x01
    12da:	9a 81       	ldd	r25, Y+2	; 0x02
    12dc:	28 17       	cp	r18, r24
    12de:	39 07       	cpc	r19, r25
    12e0:	20 f4       	brcc	.+8      	; 0x12ea <CellStringProcess+0x192>
    12e2:	90 93 44 01 	sts	0x0144, r25	; 0x800144 <sg_sFrame+0x38>
    12e6:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <sg_sFrame+0x37>
    12ea:	20 91 45 01 	lds	r18, 0x0145	; 0x800145 <sg_sFrame+0x39>
    12ee:	30 91 46 01 	lds	r19, 0x0146	; 0x800146 <sg_sFrame+0x3a>
    12f2:	82 17       	cp	r24, r18
    12f4:	93 07       	cpc	r25, r19
    12f6:	20 f4       	brcc	.+8      	; 0x1300 <CellStringProcess+0x1a8>
    12f8:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <sg_sFrame+0x3a>
    12fc:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <sg_sFrame+0x39>
    1300:	48 0e       	add	r4, r24
    1302:	59 1e       	adc	r5, r25
    1304:	61 1c       	adc	r6, r1
    1306:	71 1c       	adc	r7, r1
    1308:	c3 94       	inc	r12
    130a:	d3 94       	inc	r13
    130c:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <sg_sFrame+0x2d>
    1310:	d8 16       	cp	r13, r24
    1312:	08 f4       	brcc	.+2      	; 0x1316 <CellStringProcess+0x1be>
    1314:	90 cf       	rjmp	.-224    	; 0x1236 <CellStringProcess+0xde>
    1316:	cc 20       	and	r12, r12
    1318:	89 f1       	breq	.+98     	; 0x137c <CellStringProcess+0x224>
    131a:	e9 e4       	ldi	r30, 0x49	; 73
    131c:	f1 e0       	ldi	r31, 0x01	; 1
    131e:	40 82       	st	Z, r4
    1320:	51 82       	std	Z+1, r5	; 0x01
    1322:	62 82       	std	Z+2, r6	; 0x02
    1324:	73 82       	std	Z+3, r7	; 0x03
    1326:	60 81       	ld	r22, Z
    1328:	71 81       	ldd	r23, Z+1	; 0x01
    132a:	82 81       	ldd	r24, Z+2	; 0x02
    132c:	93 81       	ldd	r25, Z+3	; 0x03
    132e:	2c 2d       	mov	r18, r12
    1330:	30 e0       	ldi	r19, 0x00	; 0
    1332:	40 e0       	ldi	r20, 0x00	; 0
    1334:	50 e0       	ldi	r21, 0x00	; 0
    1336:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <__udivmodsi4>
    133a:	30 93 48 01 	sts	0x0148, r19	; 0x800148 <sg_sFrame+0x3c>
    133e:	20 93 47 01 	sts	0x0147, r18	; 0x800147 <sg_sFrame+0x3b>
    1342:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    1346:	83 30       	cpi	r24, 0x03	; 3
    1348:	c9 f0       	breq	.+50     	; 0x137c <CellStringProcess+0x224>
    134a:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <sg_bCellBalancedOnce>
    134e:	81 11       	cpse	r24, r1
    1350:	15 c0       	rjmp	.+42     	; 0x137c <CellStringProcess+0x224>
    1352:	ec e0       	ldi	r30, 0x0C	; 12
    1354:	f1 e0       	ldi	r31, 0x01	; 1
    1356:	27 a9       	ldd	r18, Z+55	; 0x37
    1358:	30 ad       	ldd	r19, Z+56	; 0x38
    135a:	81 ad       	ldd	r24, Z+57	; 0x39
    135c:	92 ad       	ldd	r25, Z+58	; 0x3a
    135e:	28 17       	cp	r18, r24
    1360:	39 07       	cpc	r19, r25
    1362:	60 f0       	brcs	.+24     	; 0x137c <CellStringProcess+0x224>
    1364:	87 a9       	ldd	r24, Z+55	; 0x37
    1366:	90 ad       	ldd	r25, Z+56	; 0x38
    1368:	21 ad       	ldd	r18, Z+57	; 0x39
    136a:	32 ad       	ldd	r19, Z+58	; 0x3a
    136c:	82 1b       	sub	r24, r18
    136e:	93 0b       	sbc	r25, r19
    1370:	80 34       	cpi	r24, 0x40	; 64
    1372:	91 05       	cpc	r25, r1
    1374:	18 f0       	brcs	.+6      	; 0x137c <CellStringProcess+0x224>
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <sg_bCellBalanceReady>
    137c:	33 20       	and	r3, r3
    137e:	c9 f0       	breq	.+50     	; 0x13b2 <CellStringProcess+0x25a>
    1380:	23 2d       	mov	r18, r3
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	40 e0       	ldi	r20, 0x00	; 0
    1386:	50 e0       	ldi	r21, 0x00	; 0
    1388:	c5 01       	movw	r24, r10
    138a:	b4 01       	movw	r22, r8
    138c:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
    1390:	61 e4       	ldi	r22, 0x41	; 65
    1392:	71 e0       	ldi	r23, 0x01	; 1
    1394:	c9 01       	movw	r24, r18
    1396:	0e 94 da 1d 	call	0x3bb4	; 0x3bb4 <CellDataConvertTemperature>
    139a:	6d e3       	ldi	r22, 0x3D	; 61
    139c:	71 e0       	ldi	r23, 0x01	; 1
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	9c 81       	ldd	r25, Y+4	; 0x04
    13a2:	0e 94 da 1d 	call	0x3bb4	; 0x3bb4 <CellDataConvertTemperature>
    13a6:	6f e3       	ldi	r22, 0x3F	; 63
    13a8:	71 e0       	ldi	r23, 0x01	; 1
    13aa:	8d 81       	ldd	r24, Y+5	; 0x05
    13ac:	9e 81       	ldd	r25, Y+6	; 0x06
    13ae:	0e 94 da 1d 	call	0x3bb4	; 0x3bb4 <CellDataConvertTemperature>
    13b2:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_bSDCardReady>
    13b6:	88 23       	and	r24, r24
    13b8:	51 f0       	breq	.+20     	; 0x13ce <CellStringProcess+0x276>
    13ba:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    13be:	88 23       	and	r24, r24
    13c0:	31 f0       	breq	.+12     	; 0x13ce <CellStringProcess+0x276>
    13c2:	8c e0       	ldi	r24, 0x0C	; 12
    13c4:	91 e0       	ldi	r25, 0x01	; 1
    13c6:	0e 94 31 14 	call	0x2862	; 0x2862 <STORE_WriteFrame>
    13ca:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_bSDCardReady>
    13ce:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
    13d2:	26 96       	adiw	r28, 0x06	; 6
    13d4:	0f b6       	in	r0, 0x3f	; 63
    13d6:	f8 94       	cli
    13d8:	de bf       	out	0x3e, r29	; 62
    13da:	0f be       	out	0x3f, r0	; 63
    13dc:	cd bf       	out	0x3d, r28	; 61
    13de:	df 91       	pop	r29
    13e0:	cf 91       	pop	r28
    13e2:	1f 91       	pop	r17
    13e4:	0f 91       	pop	r16
    13e6:	ff 90       	pop	r15
    13e8:	ef 90       	pop	r14
    13ea:	df 90       	pop	r13
    13ec:	cf 90       	pop	r12
    13ee:	bf 90       	pop	r11
    13f0:	af 90       	pop	r10
    13f2:	9f 90       	pop	r9
    13f4:	8f 90       	pop	r8
    13f6:	7f 90       	pop	r7
    13f8:	6f 90       	pop	r6
    13fa:	5f 90       	pop	r5
    13fc:	4f 90       	pop	r4
    13fe:	3f 90       	pop	r3
    1400:	08 95       	ret

Disassembly of section .text.Delay:

000041ce <Delay>:
    41ce:	ab 01       	movw	r20, r22
    41d0:	bc 01       	movw	r22, r24
    41d2:	4f 5f       	subi	r20, 0xFF	; 255
    41d4:	5f 4f       	sbci	r21, 0xFF	; 255
    41d6:	6f 4f       	sbci	r22, 0xFF	; 255
    41d8:	7f 4f       	sbci	r23, 0xFF	; 255
    41da:	76 95       	lsr	r23
    41dc:	67 95       	ror	r22
    41de:	57 95       	ror	r21
    41e0:	47 95       	ror	r20
    41e2:	96 b5       	in	r25, 0x26	; 38
    41e4:	17 c0       	rjmp	.+46     	; 0x4214 <Delay+0x46>
    41e6:	86 b5       	in	r24, 0x26	; 38
    41e8:	98 17       	cp	r25, r24
    41ea:	e9 f3       	breq	.-6      	; 0x41e6 <Delay+0x18>
    41ec:	26 b5       	in	r18, 0x26	; 38
    41ee:	82 2f       	mov	r24, r18
    41f0:	89 1b       	sub	r24, r25
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	a0 e0       	ldi	r26, 0x00	; 0
    41f6:	b0 e0       	ldi	r27, 0x00	; 0
    41f8:	48 17       	cp	r20, r24
    41fa:	59 07       	cpc	r21, r25
    41fc:	6a 07       	cpc	r22, r26
    41fe:	7b 07       	cpc	r23, r27
    4200:	28 f0       	brcs	.+10     	; 0x420c <Delay+0x3e>
    4202:	48 1b       	sub	r20, r24
    4204:	59 0b       	sbc	r21, r25
    4206:	6a 0b       	sbc	r22, r26
    4208:	7b 0b       	sbc	r23, r27
    420a:	03 c0       	rjmp	.+6      	; 0x4212 <Delay+0x44>
    420c:	40 e0       	ldi	r20, 0x00	; 0
    420e:	50 e0       	ldi	r21, 0x00	; 0
    4210:	ba 01       	movw	r22, r20
    4212:	92 2f       	mov	r25, r18
    4214:	41 15       	cp	r20, r1
    4216:	51 05       	cpc	r21, r1
    4218:	61 05       	cpc	r22, r1
    421a:	71 05       	cpc	r23, r1
    421c:	21 f7       	brne	.-56     	; 0x41e6 <Delay+0x18>
    421e:	08 95       	ret

Disassembly of section .text.PlatformAssert:

0000472a <PlatformAssert>:



void PlatformAssert( const char* peFilename, const int s32LineNumber )
{
	DebugOut("Assert %s: %d\n", peFilename, s32LineNumber);
    472a:	5f 93       	push	r21
    472c:	4f 93       	push	r20
    472e:	8f 93       	push	r24
    4730:	7f 93       	push	r23
    4732:	6f 93       	push	r22
    4734:	88 e3       	ldi	r24, 0x38	; 56
    4736:	92 e0       	ldi	r25, 0x02	; 2
    4738:	a0 e0       	ldi	r26, 0x00	; 0
    473a:	af 93       	push	r26
    473c:	9f 93       	push	r25
    473e:	8f 93       	push	r24
    4740:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
	
//	while(1);
}
    4744:	8d b7       	in	r24, 0x3d	; 61
    4746:	9e b7       	in	r25, 0x3e	; 62
    4748:	08 96       	adiw	r24, 0x08	; 8
    474a:	0f b6       	in	r0, 0x3f	; 63
    474c:	f8 94       	cli
    474e:	9e bf       	out	0x3e, r25	; 62
    4750:	0f be       	out	0x3f, r0	; 63
    4752:	8d bf       	out	0x3d, r24	; 61
    4754:	08 95       	ret

Disassembly of section .text.ModuleControllerStateHandle:

0000187a <ModuleControllerStateHandle>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    187a:	1f 93       	push	r17
    187c:	cf 93       	push	r28
    187e:	df 93       	push	r29
    1880:	d0 91 05 01 	lds	r29, 0x0105	; 0x800105 <sg_eModuleControllerStateTarget>
    1884:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eModuleControllerStateMax>
    1888:	8d 17       	cp	r24, r29
    188a:	30 f0       	brcs	.+12     	; 0x1898 <ModuleControllerStateHandle+0x1e>
    188c:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    1890:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <sg_eModuleControllerStateMax>
    1894:	89 17       	cp	r24, r25
    1896:	10 f4       	brcc	.+4      	; 0x189c <ModuleControllerStateHandle+0x22>
    1898:	d0 91 04 01 	lds	r29, 0x0104	; 0x800104 <sg_eModuleControllerStateMax>
    189c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    18a0:	d8 17       	cp	r29, r24
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <ModuleControllerStateHandle+0x2c>
    18a4:	f5 c0       	rjmp	.+490    	; 0x1a90 <ModuleControllerStateHandle+0x216>
    18a6:	d2 30       	cpi	r29, 0x02	; 2
    18a8:	09 f4       	brne	.+2      	; 0x18ac <ModuleControllerStateHandle+0x32>
    18aa:	72 c0       	rjmp	.+228    	; 0x1990 <ModuleControllerStateHandle+0x116>
    18ac:	28 f4       	brcc	.+10     	; 0x18b8 <ModuleControllerStateHandle+0x3e>
    18ae:	dd 23       	and	r29, r29
    18b0:	89 f0       	breq	.+34     	; 0x18d4 <ModuleControllerStateHandle+0x5a>
    18b2:	d1 30       	cpi	r29, 0x01	; 1
    18b4:	e1 f1       	breq	.+120    	; 0x192e <ModuleControllerStateHandle+0xb4>
    18b6:	e0 c0       	rjmp	.+448    	; 0x1a78 <ModuleControllerStateHandle+0x1fe>
    18b8:	d3 30       	cpi	r29, 0x03	; 3
    18ba:	09 f4       	brne	.+2      	; 0x18be <ModuleControllerStateHandle+0x44>
    18bc:	a9 c0       	rjmp	.+338    	; 0x1a10 <ModuleControllerStateHandle+0x196>
    18be:	d5 30       	cpi	r29, 0x05	; 5
    18c0:	09 f0       	breq	.+2      	; 0x18c4 <ModuleControllerStateHandle+0x4a>
    18c2:	da c0       	rjmp	.+436    	; 0x1a78 <ModuleControllerStateHandle+0x1fe>
    18c4:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <sg_eModuleControllerStateCurrent>
    18c8:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <sg_eModuleControllerStateTarget>
    18cc:	d0 91 06 01 	lds	r29, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    18d0:	0e 94 fa 26 	call	0x4df4	; 0x4df4 <ADCSetPowerOn>
    18d4:	88 b1       	in	r24, 0x08	; 8
    18d6:	8f 7e       	andi	r24, 0xEF	; 239
    18d8:	88 b9       	out	0x08, r24	; 8
    18da:	68 e8       	ldi	r22, 0x88	; 136
    18dc:	73 e1       	ldi	r23, 0x13	; 19
    18de:	80 e0       	ldi	r24, 0x00	; 0
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    18e6:	8e b1       	in	r24, 0x0e	; 14
    18e8:	8d 7f       	andi	r24, 0xFD	; 253
    18ea:	8e b9       	out	0x0e, r24	; 14
    18ec:	68 e8       	ldi	r22, 0x88	; 136
    18ee:	73 e1       	ldi	r23, 0x13	; 19
    18f0:	80 e0       	ldi	r24, 0x00	; 0
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    18f8:	eb e6       	ldi	r30, 0x6B	; 107
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	80 81       	ld	r24, Z
    18fe:	8d 7f       	andi	r24, 0xFD	; 253
    1900:	80 83       	st	Z, r24
    1902:	e8 e6       	ldi	r30, 0x68	; 104
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	80 81       	ld	r24, Z
    1908:	8d 7f       	andi	r24, 0xFD	; 253
    190a:	80 83       	st	Z, r24
    190c:	81 e0       	ldi	r24, 0x01	; 1
    190e:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <sg_bCellBalanceReady>
    1912:	10 92 15 03 	sts	0x0315, r1	; 0x800315 <sg_bCellBalancedOnce>
    1916:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <sg_bStopDischarge>
    191a:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_bSDCardReady>
    191e:	88 23       	and	r24, r24
    1920:	09 f4       	brne	.+2      	; 0x1924 <ModuleControllerStateHandle+0xaa>
    1922:	b2 c0       	rjmp	.+356    	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    1924:	0e 94 e6 1f 	call	0x3fcc	; 0x3fcc <STORE_EndSession>
    1928:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_bSDCardReady>
    192c:	ad c0       	rjmp	.+346    	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    192e:	88 b1       	in	r24, 0x08	; 8
    1930:	8f 7e       	andi	r24, 0xEF	; 239
    1932:	88 b9       	out	0x08, r24	; 8
    1934:	68 e8       	ldi	r22, 0x88	; 136
    1936:	73 e1       	ldi	r23, 0x13	; 19
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    1940:	eb e6       	ldi	r30, 0x6B	; 107
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	80 81       	ld	r24, Z
    1946:	8d 7f       	andi	r24, 0xFD	; 253
    1948:	80 83       	st	Z, r24
    194a:	e8 e6       	ldi	r30, 0x68	; 104
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	8d 7f       	andi	r24, 0xFD	; 253
    1952:	80 83       	st	Z, r24
    1954:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
    1958:	88 23       	and	r24, r24
    195a:	19 f0       	breq	.+6      	; 0x1962 <ModuleControllerStateHandle+0xe8>
    195c:	8e b1       	in	r24, 0x0e	; 14
    195e:	82 60       	ori	r24, 0x02	; 2
    1960:	8e b9       	out	0x0e, r24	; 14
    1962:	68 e8       	ldi	r22, 0x88	; 136
    1964:	73 e1       	ldi	r23, 0x13	; 19
    1966:	80 e0       	ldi	r24, 0x00	; 0
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <sg_bCellBalanceReady>
    1974:	10 92 15 03 	sts	0x0315, r1	; 0x800315 <sg_bCellBalancedOnce>
    1978:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <sg_bStopDischarge>
    197c:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <sg_bSDCardReady>
    1980:	88 23       	and	r24, r24
    1982:	09 f4       	brne	.+2      	; 0x1986 <ModuleControllerStateHandle+0x10c>
    1984:	81 c0       	rjmp	.+258    	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    1986:	0e 94 bd 20 	call	0x417a	; 0x417a <STORE_StartNewSession>
    198a:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_bSDCardReady>
    198e:	7c c0       	rjmp	.+248    	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    1990:	61 99       	sbic	0x0c, 1	; 12
    1992:	0d c0       	rjmp	.+26     	; 0x19ae <ModuleControllerStateHandle+0x134>
    1994:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
    1998:	88 23       	and	r24, r24
    199a:	19 f0       	breq	.+6      	; 0x19a2 <ModuleControllerStateHandle+0x128>
    199c:	8e b1       	in	r24, 0x0e	; 14
    199e:	82 60       	ori	r24, 0x02	; 2
    19a0:	8e b9       	out	0x0e, r24	; 14
    19a2:	68 e8       	ldi	r22, 0x88	; 136
    19a4:	73 e1       	ldi	r23, 0x13	; 19
    19a6:	80 e0       	ldi	r24, 0x00	; 0
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    19ae:	cb e0       	ldi	r28, 0x0B	; 11
    19b0:	2a c0       	rjmp	.+84     	; 0x1a06 <ModuleControllerStateHandle+0x18c>
    19b2:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
    19b6:	88 23       	and	r24, r24
    19b8:	49 f0       	breq	.+18     	; 0x19cc <ModuleControllerStateHandle+0x152>
    19ba:	88 b1       	in	r24, 0x08	; 8
    19bc:	80 61       	ori	r24, 0x10	; 16
    19be:	88 b9       	out	0x08, r24	; 8
    19c0:	88 b1       	in	r24, 0x08	; 8
    19c2:	8f 77       	andi	r24, 0x7F	; 127
    19c4:	88 b9       	out	0x08, r24	; 8
    19c6:	88 b1       	in	r24, 0x08	; 8
    19c8:	80 68       	ori	r24, 0x80	; 128
    19ca:	88 b9       	out	0x08, r24	; 8
    19cc:	68 ee       	ldi	r22, 0xE8	; 232
    19ce:	73 e0       	ldi	r23, 0x03	; 3
    19d0:	80 e0       	ldi	r24, 0x00	; 0
    19d2:	90 e0       	ldi	r25, 0x00	; 0
    19d4:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    19d8:	88 b1       	in	r24, 0x08	; 8
    19da:	8f 7e       	andi	r24, 0xEF	; 239
    19dc:	88 b9       	out	0x08, r24	; 8
    19de:	68 e8       	ldi	r22, 0x88	; 136
    19e0:	73 e1       	ldi	r23, 0x13	; 19
    19e2:	80 e0       	ldi	r24, 0x00	; 0
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    19ea:	60 e5       	ldi	r22, 0x50	; 80
    19ec:	73 ec       	ldi	r23, 0xC3	; 195
    19ee:	80 e0       	ldi	r24, 0x00	; 0
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    19f6:	80 91 13 03 	lds	r24, 0x0313	; 0x800313 <sg_bOvercurrentSignal>
    19fa:	88 23       	and	r24, r24
    19fc:	19 f0       	breq	.+6      	; 0x1a04 <ModuleControllerStateHandle+0x18a>
    19fe:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <sg_bOvercurrentSignal>
    1a02:	01 c0       	rjmp	.+2      	; 0x1a06 <ModuleControllerStateHandle+0x18c>
    1a04:	c1 2f       	mov	r28, r17
    1a06:	1f ef       	ldi	r17, 0xFF	; 255
    1a08:	1c 0f       	add	r17, r28
    1a0a:	c1 11       	cpse	r28, r1
    1a0c:	d2 cf       	rjmp	.-92     	; 0x19b2 <ModuleControllerStateHandle+0x138>
    1a0e:	3c c0       	rjmp	.+120    	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    1a10:	61 99       	sbic	0x0c, 1	; 12
    1a12:	0d c0       	rjmp	.+26     	; 0x1a2e <ModuleControllerStateHandle+0x1b4>
    1a14:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
    1a18:	88 23       	and	r24, r24
    1a1a:	19 f0       	breq	.+6      	; 0x1a22 <ModuleControllerStateHandle+0x1a8>
    1a1c:	8e b1       	in	r24, 0x0e	; 14
    1a1e:	82 60       	ori	r24, 0x02	; 2
    1a20:	8e b9       	out	0x0e, r24	; 14
    1a22:	68 e8       	ldi	r22, 0x88	; 136
    1a24:	73 e1       	ldi	r23, 0x13	; 19
    1a26:	80 e0       	ldi	r24, 0x00	; 0
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    1a2e:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
    1a32:	88 23       	and	r24, r24
    1a34:	49 f0       	breq	.+18     	; 0x1a48 <ModuleControllerStateHandle+0x1ce>
    1a36:	88 b1       	in	r24, 0x08	; 8
    1a38:	80 61       	ori	r24, 0x10	; 16
    1a3a:	88 b9       	out	0x08, r24	; 8
    1a3c:	88 b1       	in	r24, 0x08	; 8
    1a3e:	8f 77       	andi	r24, 0x7F	; 127
    1a40:	88 b9       	out	0x08, r24	; 8
    1a42:	88 b1       	in	r24, 0x08	; 8
    1a44:	80 68       	ori	r24, 0x80	; 128
    1a46:	88 b9       	out	0x08, r24	; 8
    1a48:	68 e8       	ldi	r22, 0x88	; 136
    1a4a:	73 e1       	ldi	r23, 0x13	; 19
    1a4c:	80 e0       	ldi	r24, 0x00	; 0
    1a4e:	90 e0       	ldi	r25, 0x00	; 0
    1a50:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    1a54:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <sg_bCellBalanceReady>
    1a58:	10 92 15 03 	sts	0x0315, r1	; 0x800315 <sg_bCellBalancedOnce>
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <sg_bStopDischarge>
    1a62:	eb e6       	ldi	r30, 0x6B	; 107
    1a64:	f0 e0       	ldi	r31, 0x00	; 0
    1a66:	80 81       	ld	r24, Z
    1a68:	82 60       	ori	r24, 0x02	; 2
    1a6a:	80 83       	st	Z, r24
    1a6c:	e8 e6       	ldi	r30, 0x68	; 104
    1a6e:	f0 e0       	ldi	r31, 0x00	; 0
    1a70:	80 81       	ld	r24, Z
    1a72:	82 60       	ori	r24, 0x02	; 2
    1a74:	80 83       	st	Z, r24
    1a76:	08 c0       	rjmp	.+16     	; 0x1a88 <ModuleControllerStateHandle+0x20e>
    1a78:	45 ef       	ldi	r20, 0xF5	; 245
    1a7a:	53 e0       	ldi	r21, 0x03	; 3
    1a7c:	67 e4       	ldi	r22, 0x47	; 71
    1a7e:	72 e0       	ldi	r23, 0x02	; 2
    1a80:	80 e0       	ldi	r24, 0x00	; 0
    1a82:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
    1a86:	d5 e0       	ldi	r29, 0x05	; 5
    1a88:	d0 93 06 01 	sts	0x0106, r29	; 0x800106 <sg_eModuleControllerStateCurrent>
    1a8c:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
    1a90:	df 91       	pop	r29
    1a92:	cf 91       	pop	r28
    1a94:	1f 91       	pop	r17
    1a96:	08 95       	ret

Disassembly of section .text.PlatformGetRegistrationID:

00004e34 <PlatformGetRegistrationID>:
}

uint8_t PlatformGetRegistrationID( void )
{
	return(sg_u8ModuleRegistrationID);
}
    4e34:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <sg_u8ModuleRegistrationID>
    4e38:	08 95       	ret

Disassembly of section .text.SetSysclock:

00004e00 <SetSysclock>:

void SetSysclock( void )
{
	// First set the prescaler enable
	CLKPR = (1 << CLKPCE);
    4e00:	e1 e6       	ldi	r30, 0x61	; 97
    4e02:	f0 e0       	ldi	r31, 0x00	; 0
    4e04:	80 e8       	ldi	r24, 0x80	; 128
    4e06:	80 83       	st	Z, r24
	
	// Now set the desired prescale value
	CLKPR = SYSCLOCK_PRESCALE;
    4e08:	10 82       	st	Z, r1
    4e0a:	08 95       	ret

Disassembly of section .text.ModuleControllerGetUniqueID:

00003946 <ModuleControllerGetUniqueID>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3946:	cf 92       	push	r12
    3948:	df 92       	push	r13
    394a:	ef 92       	push	r14
    394c:	ff 92       	push	r15
    394e:	80 e0       	ldi	r24, 0x00	; 0
    3950:	90 e0       	ldi	r25, 0x00	; 0
    3952:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    3956:	c8 2e       	mov	r12, r24
    3958:	d1 2c       	mov	r13, r1
    395a:	e1 2c       	mov	r14, r1
    395c:	f1 2c       	mov	r15, r1
    395e:	81 e0       	ldi	r24, 0x01	; 1
    3960:	90 e0       	ldi	r25, 0x00	; 0
    3962:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    3966:	90 e0       	ldi	r25, 0x00	; 0
    3968:	a0 e0       	ldi	r26, 0x00	; 0
    396a:	b0 e0       	ldi	r27, 0x00	; 0
    396c:	ba 2f       	mov	r27, r26
    396e:	a9 2f       	mov	r26, r25
    3970:	98 2f       	mov	r25, r24
    3972:	88 27       	eor	r24, r24
    3974:	c8 2a       	or	r12, r24
    3976:	d9 2a       	or	r13, r25
    3978:	ea 2a       	or	r14, r26
    397a:	fb 2a       	or	r15, r27
    397c:	82 e0       	ldi	r24, 0x02	; 2
    397e:	90 e0       	ldi	r25, 0x00	; 0
    3980:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    3984:	90 e0       	ldi	r25, 0x00	; 0
    3986:	a0 e0       	ldi	r26, 0x00	; 0
    3988:	b0 e0       	ldi	r27, 0x00	; 0
    398a:	dc 01       	movw	r26, r24
    398c:	99 27       	eor	r25, r25
    398e:	88 27       	eor	r24, r24
    3990:	c8 2a       	or	r12, r24
    3992:	d9 2a       	or	r13, r25
    3994:	ea 2a       	or	r14, r26
    3996:	fb 2a       	or	r15, r27
    3998:	83 e0       	ldi	r24, 0x03	; 3
    399a:	90 e0       	ldi	r25, 0x00	; 0
    399c:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    39a0:	90 e0       	ldi	r25, 0x00	; 0
    39a2:	a0 e0       	ldi	r26, 0x00	; 0
    39a4:	b0 e0       	ldi	r27, 0x00	; 0
    39a6:	b8 2f       	mov	r27, r24
    39a8:	aa 27       	eor	r26, r26
    39aa:	99 27       	eor	r25, r25
    39ac:	88 27       	eor	r24, r24
    39ae:	bc 01       	movw	r22, r24
    39b0:	cd 01       	movw	r24, r26
    39b2:	6c 29       	or	r22, r12
    39b4:	7d 29       	or	r23, r13
    39b6:	8e 29       	or	r24, r14
    39b8:	9f 29       	or	r25, r15
    39ba:	ff 90       	pop	r15
    39bc:	ef 90       	pop	r14
    39be:	df 90       	pop	r13
    39c0:	cf 90       	pop	r12
    39c2:	08 95       	ret

Disassembly of section .text.TimerInit:

00004220 <TimerInit>:
    4220:	14 bc       	out	0x24, r1	; 36
    4222:	92 e0       	ldi	r25, 0x02	; 2
    4224:	95 bd       	out	0x25, r25	; 37
    4226:	a4 e6       	ldi	r26, 0x64	; 100
    4228:	b0 e0       	ldi	r27, 0x00	; 0
    422a:	8c 91       	ld	r24, X
    422c:	87 7f       	andi	r24, 0xF7	; 247
    422e:	8c 93       	st	X, r24
    4230:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f0080>
    4234:	84 e0       	ldi	r24, 0x04	; 4
    4236:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f0081>
    423a:	96 bb       	out	0x16, r25	; 22
    423c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    4240:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    4244:	8b 5c       	subi	r24, 0xCB	; 203
    4246:	93 4f       	sbci	r25, 0xF3	; 243
    4248:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    424c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    4250:	ef e6       	ldi	r30, 0x6F	; 111
    4252:	f0 e0       	ldi	r31, 0x00	; 0
    4254:	80 81       	ld	r24, Z
    4256:	82 60       	ori	r24, 0x02	; 2
    4258:	80 83       	st	Z, r24
    425a:	8c 91       	ld	r24, X
    425c:	8f 7e       	andi	r24, 0xEF	; 239
    425e:	8c 93       	st	X, r24
    4260:	ae e6       	ldi	r26, 0x6E	; 110
    4262:	b0 e0       	ldi	r27, 0x00	; 0
    4264:	8c 91       	ld	r24, X
    4266:	8e 7f       	andi	r24, 0xFE	; 254
    4268:	8c 93       	st	X, r24
    426a:	80 81       	ld	r24, Z
    426c:	8e 7f       	andi	r24, 0xFE	; 254
    426e:	80 83       	st	Z, r24
    4270:	08 95       	ret

Disassembly of section .text.__vector_12:

00003246 <__vector_12>:
    3246:	78 94       	sei
    3248:	1f 92       	push	r1
    324a:	0f 92       	push	r0
    324c:	0f b6       	in	r0, 0x3f	; 63
    324e:	0f 92       	push	r0
    3250:	11 24       	eor	r1, r1
    3252:	8f 93       	push	r24
    3254:	9f 93       	push	r25
    3256:	ef 93       	push	r30
    3258:	ff 93       	push	r31
    325a:	82 e0       	ldi	r24, 0x02	; 2
    325c:	86 bb       	out	0x16, r24	; 22
    325e:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f0084>
    3262:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f0085>
    3266:	8b 5c       	subi	r24, 0xCB	; 203
    3268:	93 4f       	sbci	r25, 0xF3	; 243
    326a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f0089>
    326e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f0088>
    3272:	ef e6       	ldi	r30, 0x6F	; 111
    3274:	f0 e0       	ldi	r31, 0x00	; 0
    3276:	80 81       	ld	r24, Z
    3278:	82 60       	ori	r24, 0x02	; 2
    327a:	80 83       	st	Z, r24
    327c:	81 e0       	ldi	r24, 0x01	; 1
    327e:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <sg_bNewTick>
    3282:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8CellFrameTimer>
    3286:	8f 5f       	subi	r24, 0xFF	; 255
    3288:	80 93 70 09 	sts	0x0970, r24	; 0x800970 <sg_u8CellFrameTimer>
    328c:	80 91 70 09 	lds	r24, 0x0970	; 0x800970 <sg_u8CellFrameTimer>
    3290:	83 30       	cpi	r24, 0x03	; 3
    3292:	78 f0       	brcs	.+30     	; 0x32b2 <__vector_12+0x6c>
    3294:	10 92 70 09 	sts	0x0970, r1	; 0x800970 <sg_u8CellFrameTimer>
    3298:	81 e0       	ldi	r24, 0x01	; 1
    329a:	80 93 6f 09 	sts	0x096F, r24	; 0x80096f <sg_bFrameStart>
    329e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <sg_eFrameStatus>
    32a2:	81 30       	cpi	r24, 0x01	; 1
    32a4:	19 f4       	brne	.+6      	; 0x32ac <__vector_12+0x66>
    32a6:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <sg_eFrameStatus>
    32aa:	03 c0       	rjmp	.+6      	; 0x32b2 <__vector_12+0x6c>
    32ac:	81 e0       	ldi	r24, 0x01	; 1
    32ae:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <sg_eFrameStatus>
    32b2:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32b6:	8f 3f       	cpi	r24, 0xFF	; 255
    32b8:	29 f0       	breq	.+10     	; 0x32c4 <__vector_12+0x7e>
    32ba:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32be:	8f 5f       	subi	r24, 0xFF	; 255
    32c0:	80 93 6d 09 	sts	0x096D, r24	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32c4:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32c8:	8f 36       	cpi	r24, 0x6F	; 111
    32ca:	40 f0       	brcs	.+16     	; 0x32dc <__vector_12+0x96>
    32cc:	80 91 6d 09 	lds	r24, 0x096D	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32d0:	8f 56       	subi	r24, 0x6F	; 111
    32d2:	80 93 6d 09 	sts	0x096D, r24	; 0x80096d <sg_u8TicksSinceLastPackControllerMessage>
    32d6:	81 e0       	ldi	r24, 0x01	; 1
    32d8:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <sg_bPackControllerTimeout>
    32dc:	80 91 6e 09 	lds	r24, 0x096E	; 0x80096e <sg_u8CellStringPowerTimer>
    32e0:	88 23       	and	r24, r24
    32e2:	29 f0       	breq	.+10     	; 0x32ee <__vector_12+0xa8>
    32e4:	80 91 6e 09 	lds	r24, 0x096E	; 0x80096e <sg_u8CellStringPowerTimer>
    32e8:	81 50       	subi	r24, 0x01	; 1
    32ea:	80 93 6e 09 	sts	0x096E, r24	; 0x80096e <sg_u8CellStringPowerTimer>
    32ee:	ff 91       	pop	r31
    32f0:	ef 91       	pop	r30
    32f2:	9f 91       	pop	r25
    32f4:	8f 91       	pop	r24
    32f6:	0f 90       	pop	r0
    32f8:	0f be       	out	0x3f, r0	; 63
    32fa:	0f 90       	pop	r0
    32fc:	1f 90       	pop	r1
    32fe:	18 95       	reti

Disassembly of section .text.WatchdogReset:

00004e42 <WatchdogReset>:
		sg_u8CellStringPowerTimer--;
	}
}

void WatchdogReset( void )
{
    4e42:	08 95       	ret

Disassembly of section .text.WatchdogOff:

00004c2a <WatchdogOff>:
// }

// Assume interrupts are disabled
void WatchdogOff( void )  // turn it off even when WDT_ENABLE is not defined
{
	wdt_reset();
    4c2a:	a8 95       	wdr
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
    4c2c:	0f b6       	in	r0, 0x3f	; 63
    4c2e:	f8 94       	cli
    4c30:	a8 95       	wdr
    4c32:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c36:	88 61       	ori	r24, 0x18	; 24
    4c38:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c3c:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f0060>
    4c40:	0f be       	out	0x3f, r0	; 63
    4c42:	08 95       	ret

Disassembly of section .text.__vector_28:

00004272 <__vector_28>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    4272:	1f 92       	push	r1
    4274:	0f 92       	push	r0
    4276:	0f b6       	in	r0, 0x3f	; 63
    4278:	0f 92       	push	r0
    427a:	11 24       	eor	r1, r1
    427c:	2f 93       	push	r18
    427e:	3f 93       	push	r19
    4280:	4f 93       	push	r20
    4282:	5f 93       	push	r21
    4284:	6f 93       	push	r22
    4286:	7f 93       	push	r23
    4288:	8f 93       	push	r24
    428a:	9f 93       	push	r25
    428c:	af 93       	push	r26
    428e:	bf 93       	push	r27
    4290:	ef 93       	push	r30
    4292:	ff 93       	push	r31
    4294:	41 e0       	ldi	r20, 0x01	; 1
    4296:	53 e0       	ldi	r21, 0x03	; 3
    4298:	67 e4       	ldi	r22, 0x47	; 71
    429a:	72 e0       	ldi	r23, 0x02	; 2
    429c:	80 e0       	ldi	r24, 0x00	; 0
    429e:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
    42a2:	ff 91       	pop	r31
    42a4:	ef 91       	pop	r30
    42a6:	bf 91       	pop	r27
    42a8:	af 91       	pop	r26
    42aa:	9f 91       	pop	r25
    42ac:	8f 91       	pop	r24
    42ae:	7f 91       	pop	r23
    42b0:	6f 91       	pop	r22
    42b2:	5f 91       	pop	r21
    42b4:	4f 91       	pop	r20
    42b6:	3f 91       	pop	r19
    42b8:	2f 91       	pop	r18
    42ba:	0f 90       	pop	r0
    42bc:	0f be       	out	0x3f, r0	; 63
    42be:	0f 90       	pop	r0
    42c0:	1f 90       	pop	r1
    42c2:	18 95       	reti

Disassembly of section .text.__vector_23:

0000361c <__vector_23>:
    361c:	78 94       	sei
    361e:	1f 92       	push	r1
    3620:	0f 92       	push	r0
    3622:	0f b6       	in	r0, 0x3f	; 63
    3624:	0f 92       	push	r0
    3626:	11 24       	eor	r1, r1
    3628:	2f 93       	push	r18
    362a:	3f 93       	push	r19
    362c:	4f 93       	push	r20
    362e:	5f 93       	push	r21
    3630:	6f 93       	push	r22
    3632:	7f 93       	push	r23
    3634:	8f 93       	push	r24
    3636:	9f 93       	push	r25
    3638:	af 93       	push	r26
    363a:	bf 93       	push	r27
    363c:	ef 93       	push	r30
    363e:	ff 93       	push	r31
    3640:	96 b1       	in	r25, 0x06	; 6
    3642:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    3646:	83 30       	cpi	r24, 0x03	; 3
    3648:	21 f0       	breq	.+8      	; 0x3652 <__vector_23+0x36>
    364a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    364e:	82 30       	cpi	r24, 0x02	; 2
    3650:	c9 f4       	brne	.+50     	; 0x3684 <__vector_23+0x68>
    3652:	91 ff       	sbrs	r25, 1
    3654:	17 c0       	rjmp	.+46     	; 0x3684 <__vector_23+0x68>
    3656:	88 b1       	in	r24, 0x08	; 8
    3658:	8f 7e       	andi	r24, 0xEF	; 239
    365a:	88 b9       	out	0x08, r24	; 8
    365c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <sg_eModuleControllerStateCurrent>
    3660:	83 30       	cpi	r24, 0x03	; 3
    3662:	19 f4       	brne	.+6      	; 0x366a <__vector_23+0x4e>
    3664:	81 e0       	ldi	r24, 0x01	; 1
    3666:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
    366a:	eb e6       	ldi	r30, 0x6B	; 107
    366c:	f0 e0       	ldi	r31, 0x00	; 0
    366e:	80 81       	ld	r24, Z
    3670:	8d 7f       	andi	r24, 0xFD	; 253
    3672:	80 83       	st	Z, r24
    3674:	e8 e6       	ldi	r30, 0x68	; 104
    3676:	f0 e0       	ldi	r31, 0x00	; 0
    3678:	80 81       	ld	r24, Z
    367a:	8d 7f       	andi	r24, 0xFD	; 253
    367c:	80 83       	st	Z, r24
    367e:	81 e0       	ldi	r24, 0x01	; 1
    3680:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <sg_bOvercurrentSignal>
    3684:	ff 91       	pop	r31
    3686:	ef 91       	pop	r30
    3688:	bf 91       	pop	r27
    368a:	af 91       	pop	r26
    368c:	9f 91       	pop	r25
    368e:	8f 91       	pop	r24
    3690:	7f 91       	pop	r23
    3692:	6f 91       	pop	r22
    3694:	5f 91       	pop	r21
    3696:	4f 91       	pop	r20
    3698:	3f 91       	pop	r19
    369a:	2f 91       	pop	r18
    369c:	0f 90       	pop	r0
    369e:	0f be       	out	0x3f, r0	; 63
    36a0:	0f 90       	pop	r0
    36a2:	1f 90       	pop	r1
    36a4:	18 95       	reti

Disassembly of section .text.__vector_24:

000042c4 <__vector_24>:
    42c4:	78 94       	sei
    42c6:	1f 92       	push	r1
    42c8:	0f 92       	push	r0
    42ca:	0f b6       	in	r0, 0x3f	; 63
    42cc:	0f 92       	push	r0
    42ce:	11 24       	eor	r1, r1
    42d0:	2f 93       	push	r18
    42d2:	3f 93       	push	r19
    42d4:	4f 93       	push	r20
    42d6:	5f 93       	push	r21
    42d8:	6f 93       	push	r22
    42da:	7f 93       	push	r23
    42dc:	8f 93       	push	r24
    42de:	9f 93       	push	r25
    42e0:	af 93       	push	r26
    42e2:	bf 93       	push	r27
    42e4:	ef 93       	push	r30
    42e6:	ff 93       	push	r31
    42e8:	8b b1       	in	r24, 0x0b	; 11
    42ea:	0e 94 22 26 	call	0x4c44	; 0x4c44 <Check5VLoss>
    42ee:	ff 91       	pop	r31
    42f0:	ef 91       	pop	r30
    42f2:	bf 91       	pop	r27
    42f4:	af 91       	pop	r26
    42f6:	9f 91       	pop	r25
    42f8:	8f 91       	pop	r24
    42fa:	7f 91       	pop	r23
    42fc:	6f 91       	pop	r22
    42fe:	5f 91       	pop	r21
    4300:	4f 91       	pop	r20
    4302:	3f 91       	pop	r19
    4304:	2f 91       	pop	r18
    4306:	0f 90       	pop	r0
    4308:	0f be       	out	0x3f, r0	; 63
    430a:	0f 90       	pop	r0
    430c:	1f 90       	pop	r1
    430e:	18 95       	reti

Disassembly of section .text.vUARTRXStart:

00004cb8 <vUARTRXStart>:
}

// Called at the start of cell string data via MC RX
void vUARTRXStart(void)
{
	sg_u8CellBufferRX = 0;
    4cb8:	10 92 6b 09 	sts	0x096B, r1	; 0x80096b <sg_u8CellBufferRX>
	sg_u8CellIndex = 0;
    4cbc:	10 92 6c 09 	sts	0x096C, r1	; 0x80096c <sg_u8CellIndex>
	sg_u16BytesReceived = 0;
    4cc0:	10 92 59 09 	sts	0x0959, r1	; 0x800959 <sg_u16BytesReceived+0x1>
    4cc4:	10 92 58 09 	sts	0x0958, r1	; 0x800958 <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4cc8:	10 92 6a 09 	sts	0x096A, r1	; 0x80096a <sg_u8CellReports>
    4ccc:	08 95       	ret

Disassembly of section .text.vUARTRXEnd:

00004b48 <vUARTRXEnd>:
	// disable the edge interrupt
//	VUART_RX_DISABLE();
	// disable bit timer interrupt, should already be off but just in case
//	TIMER_CHB_INT_DISABLE();
	// update bytes and cells received
	sg_sFrame.sg_u16BytesReceived = sg_u16BytesReceived;
    4b48:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <sg_u16BytesReceived>
    4b4c:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <sg_u16BytesReceived+0x1>
    4b50:	ec e0       	ldi	r30, 0x0C	; 12
    4b52:	f1 e0       	ldi	r31, 0x01	; 1
    4b54:	94 a7       	std	Z+44, r25	; 0x2c
    4b56:	83 a7       	std	Z+43, r24	; 0x2b
	sg_sFrame.sg_u8CellCPUCount = sg_u8CellReports;
    4b58:	80 91 6a 09 	lds	r24, 0x096A	; 0x80096a <sg_u8CellReports>
    4b5c:	85 a7       	std	Z+45, r24	; 0x2d
	sg_u16BytesReceived = 0;
    4b5e:	10 92 59 09 	sts	0x0959, r1	; 0x800959 <sg_u16BytesReceived+0x1>
    4b62:	10 92 58 09 	sts	0x0958, r1	; 0x800958 <sg_u16BytesReceived>
	sg_u8CellReports = 0;
    4b66:	10 92 6a 09 	sts	0x096A, r1	; 0x80096a <sg_u8CellReports>
    4b6a:	08 95       	ret

Disassembly of section .text.vUARTRXData:

00003c2e <vUARTRXData>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    3c2e:	e0 91 6b 09 	lds	r30, 0x096B	; 0x80096b <sg_u8CellBufferRX>
    3c32:	21 e0       	ldi	r18, 0x01	; 1
    3c34:	2e 0f       	add	r18, r30
    3c36:	20 93 6b 09 	sts	0x096B, r18	; 0x80096b <sg_u8CellBufferRX>
    3c3a:	f0 e0       	ldi	r31, 0x00	; 0
    3c3c:	e4 5b       	subi	r30, 0xB4	; 180
    3c3e:	f6 4f       	sbci	r31, 0xF6	; 246
    3c40:	80 83       	st	Z, r24
    3c42:	80 91 58 09 	lds	r24, 0x0958	; 0x800958 <sg_u16BytesReceived>
    3c46:	90 91 59 09 	lds	r25, 0x0959	; 0x800959 <sg_u16BytesReceived+0x1>
    3c4a:	01 96       	adiw	r24, 0x01	; 1
    3c4c:	90 93 59 09 	sts	0x0959, r25	; 0x800959 <sg_u16BytesReceived+0x1>
    3c50:	80 93 58 09 	sts	0x0958, r24	; 0x800958 <sg_u16BytesReceived>
    3c54:	24 30       	cpi	r18, 0x04	; 4
    3c56:	38 f1       	brcs	.+78     	; 0x3ca6 <vUARTRXData+0x78>
    3c58:	10 92 6b 09 	sts	0x096B, r1	; 0x80096b <sg_u8CellBufferRX>
    3c5c:	80 91 6c 09 	lds	r24, 0x096C	; 0x80096c <sg_u8CellIndex>
    3c60:	8c 36       	cpi	r24, 0x6C	; 108
    3c62:	08 f5       	brcc	.+66     	; 0x3ca6 <vUARTRXData+0x78>
    3c64:	e8 2f       	mov	r30, r24
    3c66:	f0 e0       	ldi	r31, 0x00	; 0
    3c68:	75 96       	adiw	r30, 0x15	; 21
    3c6a:	ee 0f       	add	r30, r30
    3c6c:	ff 1f       	adc	r31, r31
    3c6e:	ee 0f       	add	r30, r30
    3c70:	ff 1f       	adc	r31, r31
    3c72:	e4 5f       	subi	r30, 0xF4	; 244
    3c74:	fe 4f       	sbci	r31, 0xFE	; 254
    3c76:	ac e4       	ldi	r26, 0x4C	; 76
    3c78:	b9 e0       	ldi	r27, 0x09	; 9
    3c7a:	4d 91       	ld	r20, X+
    3c7c:	5d 91       	ld	r21, X+
    3c7e:	6d 91       	ld	r22, X+
    3c80:	7c 91       	ld	r23, X
    3c82:	13 97       	sbiw	r26, 0x03	; 3
    3c84:	40 83       	st	Z, r20
    3c86:	51 83       	std	Z+1, r21	; 0x01
    3c88:	62 83       	std	Z+2, r22	; 0x02
    3c8a:	73 83       	std	Z+3, r23	; 0x03
    3c8c:	1d 92       	st	X+, r1
    3c8e:	1d 92       	st	X+, r1
    3c90:	1d 92       	st	X+, r1
    3c92:	1c 92       	st	X, r1
    3c94:	13 97       	sbiw	r26, 0x03	; 3
    3c96:	8f 5f       	subi	r24, 0xFF	; 255
    3c98:	80 93 6c 09 	sts	0x096C, r24	; 0x80096c <sg_u8CellIndex>
    3c9c:	80 91 6a 09 	lds	r24, 0x096A	; 0x80096a <sg_u8CellReports>
    3ca0:	8f 5f       	subi	r24, 0xFF	; 255
    3ca2:	80 93 6a 09 	sts	0x096A, r24	; 0x80096a <sg_u8CellReports>
    3ca6:	08 95       	ret

Disassembly of section .text.PlatformGetSendData:

000047fc <PlatformGetSendData>:
uint16_t PlatformGetSendData( bool bUpdateBalanceStatus )
{
	uint16_t u16SendValue = 0;
	
	
	if( sg_bStopDischarge )
    47fc:	90 91 14 03 	lds	r25, 0x0314	; 0x800314 <sg_bStopDischarge>
    4800:	99 23       	and	r25, r25
    4802:	51 f0       	breq	.+20     	; 0x4818 <PlatformGetSendData+0x1c>
	{
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
    4804:	88 23       	and	r24, r24
    4806:	59 f0       	breq	.+22     	; 0x481e <PlatformGetSendData+0x22>
		{
			sg_bStopDischarge = false;
    4808:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <sg_bStopDischarge>
			sg_bCellBalancedOnce = true;
    480c:	81 e0       	ldi	r24, 0x01	; 1
    480e:	80 93 15 03 	sts	0x0315, r24	; 0x800315 <sg_bCellBalancedOnce>
		}
		u16SendValue = 0x3ff;
    4812:	8f ef       	ldi	r24, 0xFF	; 255
    4814:	93 e0       	ldi	r25, 0x03	; 3
    4816:	08 95       	ret
			}
		}
		else
#endif
		{
			u16SendValue |= MSG_CELL_SEND_REPORT;
    4818:	80 e0       	ldi	r24, 0x00	; 0
    481a:	90 e8       	ldi	r25, 0x80	; 128
    481c:	08 95       	ret
		if (bUpdateBalanceStatus)	// don't update if ony an availability check
		{
			sg_bStopDischarge = false;
			sg_bCellBalancedOnce = true;
		}
		u16SendValue = 0x3ff;
    481e:	8f ef       	ldi	r24, 0xFF	; 255
    4820:	93 e0       	ldi	r25, 0x03	; 3
#endif
		}
	}
	
	return( u16SendValue );
}
    4822:	08 95       	ret

Disassembly of section .text.ADCCallback:

0000489a <ADCCallback>:
// Called every time there's an ADC read since apparently ISR can't access global variables?  compiler fails
void ADCCallback(EADCType eType,
				 uint16_t u16Reading)
{
	// End of chain? Indicate it's time for an ADC update
	if ((EADCTYPE_COUNT-1) == eType)
    489a:	84 30       	cpi	r24, 0x04	; 4
    489c:	19 f4       	brne	.+6      	; 0x48a4 <ADCCallback+0xa>
	{
		sg_bADCUpdate = true;
    489e:	91 e0       	ldi	r25, 0x01	; 1
    48a0:	90 93 12 03 	sts	0x0312, r25	; 0x800312 <sg_bADCUpdate>
	}
	sg_sFrame.ADCReadings[eType].u16Reading = u16Reading;
    48a4:	90 e0       	ldi	r25, 0x00	; 0
    48a6:	fc 01       	movw	r30, r24
    48a8:	ee 0f       	add	r30, r30
    48aa:	ff 1f       	adc	r31, r31
    48ac:	8e 0f       	add	r24, r30
    48ae:	9f 1f       	adc	r25, r31
    48b0:	fc 01       	movw	r30, r24
    48b2:	ef 5a       	subi	r30, 0xAF	; 175
    48b4:	fe 4f       	sbci	r31, 0xFE	; 254
    48b6:	72 83       	std	Z+2, r23	; 0x02
    48b8:	61 83       	std	Z+1, r22	; 0x01
	sg_sFrame.ADCReadings[eType].bValid = true;
    48ba:	81 e0       	ldi	r24, 0x01	; 1
    48bc:	80 83       	st	Z, r24
    48be:	08 95       	ret

Disassembly of section .text.FrameInit:

00002daa <FrameInit>:
	while (ADCSRA & (1<<ADSC));

	// Return the ADC value
	temp = ((int32_t)(ADC * 100 - TEMP_OFFSET) * 100 / TEMP_SCALE);
	return temp;
}
    2daa:	cf 93       	push	r28
    2dac:	df 93       	push	r29
    2dae:	81 11       	cpse	r24, r1
    2db0:	0d c0       	rjmp	.+26     	; 0x2dcc <FrameInit+0x22>
    2db2:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <sg_sFrame>
    2db6:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <sg_sFrame+0x1>
    2dba:	a0 91 0e 01 	lds	r26, 0x010E	; 0x80010e <sg_sFrame+0x2>
    2dbe:	b0 91 0f 01 	lds	r27, 0x010F	; 0x80010f <sg_sFrame+0x3>
    2dc2:	8a 37       	cpi	r24, 0x7A	; 122
    2dc4:	9a 4d       	sbci	r25, 0xDA	; 218
    2dc6:	a7 47       	sbci	r26, 0x77	; 119
    2dc8:	ba 4b       	sbci	r27, 0xBA	; 186
    2dca:	21 f1       	breq	.+72     	; 0x2e14 <FrameInit+0x6a>
    2dcc:	cc e0       	ldi	r28, 0x0C	; 12
    2dce:	d1 e0       	ldi	r29, 0x01	; 1
    2dd0:	84 e0       	ldi	r24, 0x04	; 4
    2dd2:	92 e0       	ldi	r25, 0x02	; 2
    2dd4:	fe 01       	movw	r30, r28
    2dd6:	9c 01       	movw	r18, r24
    2dd8:	11 92       	st	Z+, r1
    2dda:	21 50       	subi	r18, 0x01	; 1
    2ddc:	30 40       	sbci	r19, 0x00	; 0
    2dde:	e1 f7       	brne	.-8      	; 0x2dd8 <FrameInit+0x2e>
    2de0:	9d 83       	std	Y+5, r25	; 0x05
    2de2:	8c 83       	std	Y+4, r24	; 0x04
    2de4:	8a e7       	ldi	r24, 0x7A	; 122
    2de6:	9a ed       	ldi	r25, 0xDA	; 218
    2de8:	a7 e7       	ldi	r26, 0x77	; 119
    2dea:	ba eb       	ldi	r27, 0xBA	; 186
    2dec:	88 83       	st	Y, r24
    2dee:	99 83       	std	Y+1, r25	; 0x01
    2df0:	aa 83       	std	Y+2, r26	; 0x02
    2df2:	bb 83       	std	Y+3, r27	; 0x03
    2df4:	0e 94 a3 1c 	call	0x3946	; 0x3946 <ModuleControllerGetUniqueID>
    2df8:	6e 87       	std	Y+14, r22	; 0x0e
    2dfa:	7f 87       	std	Y+15, r23	; 0x0f
    2dfc:	88 8b       	std	Y+16, r24	; 0x10
    2dfe:	99 8b       	std	Y+17, r25	; 0x11
    2e00:	8f ef       	ldi	r24, 0xFF	; 255
    2e02:	8a a7       	std	Y+42, r24	; 0x2a
    2e04:	8b 8b       	std	Y+19, r24	; 0x13
    2e06:	84 e0       	ldi	r24, 0x04	; 4
    2e08:	90 e0       	ldi	r25, 0x00	; 0
    2e0a:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
    2e0e:	0e 94 02 18 	call	0x3004	; 0x3004 <CellCountExpectedSet>
    2e12:	20 c0       	rjmp	.+64     	; 0x2e54 <FrameInit+0xaa>
    2e14:	ec e0       	ldi	r30, 0x0C	; 12
    2e16:	f1 e0       	ldi	r31, 0x01	; 1
    2e18:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <sg_sFrame+0x3d>
    2e1c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <sg_sFrame+0x3e>
    2e20:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <sg_sFrame+0x3f>
    2e24:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <sg_sFrame+0x40>
    2e28:	10 ae       	std	Z+56, r1	; 0x38
    2e2a:	17 aa       	std	Z+55, r1	; 0x37
    2e2c:	12 ae       	std	Z+58, r1	; 0x3a
    2e2e:	11 ae       	std	Z+57, r1	; 0x39
    2e30:	14 ae       	std	Z+60, r1	; 0x3c
    2e32:	13 ae       	std	Z+59, r1	; 0x3b
    2e34:	80 eb       	ldi	r24, 0xB0	; 176
    2e36:	91 e0       	ldi	r25, 0x01	; 1
    2e38:	a0 e6       	ldi	r26, 0x60	; 96
    2e3a:	b1 e0       	ldi	r27, 0x01	; 1
    2e3c:	ed 01       	movw	r28, r26
    2e3e:	9c 01       	movw	r18, r24
    2e40:	19 92       	st	Y+, r1
    2e42:	21 50       	subi	r18, 0x01	; 1
    2e44:	30 40       	sbci	r19, 0x00	; 0
    2e46:	e1 f7       	brne	.-8      	; 0x2e40 <FrameInit+0x96>
    2e48:	17 a2       	std	Z+39, r1	; 0x27
    2e4a:	11 a6       	std	Z+41, r1	; 0x29
    2e4c:	10 a6       	std	Z+40, r1	; 0x28
    2e4e:	12 a6       	std	Z+42, r1	; 0x2a
    2e50:	15 a6       	std	Z+45, r1	; 0x2d
    2e52:	16 a6       	std	Z+46, r1	; 0x2e
    2e54:	ec e0       	ldi	r30, 0x0C	; 12
    2e56:	f1 e0       	ldi	r31, 0x01	; 1
    2e58:	8f e9       	ldi	r24, 0x9F	; 159
    2e5a:	95 e1       	ldi	r25, 0x15	; 21
    2e5c:	92 ab       	std	Z+50, r25	; 0x32
    2e5e:	81 ab       	std	Z+49, r24	; 0x31
    2e60:	94 ab       	std	Z+52, r25	; 0x34
    2e62:	83 ab       	std	Z+51, r24	; 0x33
    2e64:	96 ab       	std	Z+54, r25	; 0x36
    2e66:	85 ab       	std	Z+53, r24	; 0x35
    2e68:	8f ef       	ldi	r24, 0xFF	; 255
    2e6a:	80 93 74 09 	sts	0x0974, r24	; 0x800974 <sg_u8CurrentBufferIndex>
    2e6e:	df 91       	pop	r29
    2e70:	cf 91       	pop	r28
    2e72:	08 95       	ret

Disassembly of section .text.CellStringPowerStateMachine:

00003730 <CellStringPowerStateMachine>:
    3730:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_eStringPowerState>
    3734:	82 30       	cpi	r24, 0x02	; 2
    3736:	49 f1       	breq	.+82     	; 0x378a <CellStringPowerStateMachine+0x5a>
    3738:	28 f4       	brcc	.+10     	; 0x3744 <CellStringPowerStateMachine+0x14>
    373a:	88 23       	and	r24, r24
    373c:	41 f0       	breq	.+16     	; 0x374e <CellStringPowerStateMachine+0x1e>
    373e:	81 30       	cpi	r24, 0x01	; 1
    3740:	91 f0       	breq	.+36     	; 0x3766 <CellStringPowerStateMachine+0x36>
    3742:	32 c0       	rjmp	.+100    	; 0x37a8 <CellStringPowerStateMachine+0x78>
    3744:	83 30       	cpi	r24, 0x03	; 3
    3746:	61 f1       	breq	.+88     	; 0x37a0 <CellStringPowerStateMachine+0x70>
    3748:	84 30       	cpi	r24, 0x04	; 4
    374a:	a9 f1       	breq	.+106    	; 0x37b6 <CellStringPowerStateMachine+0x86>
    374c:	2d c0       	rjmp	.+90     	; 0x37a8 <CellStringPowerStateMachine+0x78>
    374e:	85 b1       	in	r24, 0x05	; 5
    3750:	8f 7e       	andi	r24, 0xEF	; 239
    3752:	85 b9       	out	0x05, r24	; 5
    3754:	81 e0       	ldi	r24, 0x01	; 1
    3756:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_eStringPowerState>
    375a:	80 e0       	ldi	r24, 0x00	; 0
    375c:	0e 94 d5 16 	call	0x2daa	; 0x2daa <FrameInit>
    3760:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
    3764:	08 95       	ret
    3766:	85 b1       	in	r24, 0x05	; 5
    3768:	8f 7e       	andi	r24, 0xEF	; 239
    376a:	85 b9       	out	0x05, r24	; 5
    376c:	80 e0       	ldi	r24, 0x00	; 0
    376e:	0e 94 d5 16 	call	0x2daa	; 0x2daa <FrameInit>
    3772:	82 e0       	ldi	r24, 0x02	; 2
    3774:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_eStringPowerState>
    3778:	81 e0       	ldi	r24, 0x01	; 1
    377a:	80 93 6e 09 	sts	0x096E, r24	; 0x80096e <sg_u8CellStringPowerTimer>
    377e:	ec e0       	ldi	r30, 0x0C	; 12
    3780:	f1 e0       	ldi	r31, 0x01	; 1
    3782:	8f ef       	ldi	r24, 0xFF	; 255
    3784:	83 8b       	std	Z+19, r24	; 0x13
    3786:	14 8a       	std	Z+20, r1	; 0x14
    3788:	08 95       	ret
    378a:	80 91 6e 09 	lds	r24, 0x096E	; 0x80096e <sg_u8CellStringPowerTimer>
    378e:	81 11       	cpse	r24, r1
    3790:	12 c0       	rjmp	.+36     	; 0x37b6 <CellStringPowerStateMachine+0x86>
    3792:	85 b1       	in	r24, 0x05	; 5
    3794:	80 61       	ori	r24, 0x10	; 16
    3796:	85 b9       	out	0x05, r24	; 5
    3798:	83 e0       	ldi	r24, 0x03	; 3
    379a:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_eStringPowerState>
    379e:	08 95       	ret
    37a0:	84 e0       	ldi	r24, 0x04	; 4
    37a2:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_eStringPowerState>
    37a6:	08 95       	ret
    37a8:	48 e6       	ldi	r20, 0x68	; 104
    37aa:	52 e0       	ldi	r21, 0x02	; 2
    37ac:	67 e4       	ldi	r22, 0x47	; 71
    37ae:	72 e0       	ldi	r23, 0x02	; 2
    37b0:	80 e0       	ldi	r24, 0x00	; 0
    37b2:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
    37b6:	08 95       	ret

Disassembly of section .text.main:

00000ea8 <main>:
     ea8:	cf 93       	push	r28
     eaa:	df 93       	push	r29
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
     eb0:	28 97       	sbiw	r28, 0x08	; 8
     eb2:	0f b6       	in	r0, 0x3f	; 63
     eb4:	f8 94       	cli
     eb6:	de bf       	out	0x3e, r29	; 62
     eb8:	0f be       	out	0x3f, r0	; 63
     eba:	cd bf       	out	0x3d, r28	; 61
     ebc:	0e 94 15 26 	call	0x4c2a	; 0x4c2a <WatchdogOff>
     ec0:	88 b1       	in	r24, 0x08	; 8
     ec2:	8f 7e       	andi	r24, 0xEF	; 239
     ec4:	88 b9       	out	0x08, r24	; 8
     ec6:	87 b1       	in	r24, 0x07	; 7
     ec8:	80 61       	ori	r24, 0x10	; 16
     eca:	87 b9       	out	0x07, r24	; 7
     ecc:	87 b1       	in	r24, 0x07	; 7
     ece:	8d 7f       	andi	r24, 0xFD	; 253
     ed0:	87 b9       	out	0x07, r24	; 7
     ed2:	87 b1       	in	r24, 0x07	; 7
     ed4:	80 68       	ori	r24, 0x80	; 128
     ed6:	87 b9       	out	0x07, r24	; 7
     ed8:	88 b1       	in	r24, 0x08	; 8
     eda:	8f 7e       	andi	r24, 0xEF	; 239
     edc:	88 b9       	out	0x08, r24	; 8
     ede:	8d b1       	in	r24, 0x0d	; 13
     ee0:	82 60       	ori	r24, 0x02	; 2
     ee2:	8d b9       	out	0x0d, r24	; 13
     ee4:	8e b1       	in	r24, 0x0e	; 14
     ee6:	8d 7f       	andi	r24, 0xFD	; 253
     ee8:	8e b9       	out	0x0e, r24	; 14
     eea:	84 b1       	in	r24, 0x04	; 4
     eec:	80 61       	ori	r24, 0x10	; 16
     eee:	84 b9       	out	0x04, r24	; 4
     ef0:	85 b1       	in	r24, 0x05	; 5
     ef2:	8f 7e       	andi	r24, 0xEF	; 239
     ef4:	85 b9       	out	0x05, r24	; 5
     ef6:	e0 e0       	ldi	r30, 0x00	; 0
     ef8:	f8 e0       	ldi	r31, 0x08	; 8
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <main+0x58>
     efc:	8a ea       	ldi	r24, 0xAA	; 170
     efe:	81 93       	st	Z+, r24
     f00:	e1 15       	cp	r30, r1
     f02:	80 e1       	ldi	r24, 0x10	; 16
     f04:	f8 07       	cpc	r31, r24
     f06:	d0 f3       	brcs	.-12     	; 0xefc <main+0x54>
     f08:	84 b7       	in	r24, 0x34	; 52
     f0a:	80 93 67 09 	sts	0x0967, r24	; 0x800967 <sg_u8Reason>
     f0e:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_u8Reason>
     f12:	83 ff       	sbrs	r24, 3
     f14:	0a c0       	rjmp	.+20     	; 0xf2a <main+0x82>
     f16:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <sg_eWDTCurrentStatus>
     f1a:	ec e0       	ldi	r30, 0x0C	; 12
     f1c:	f1 e0       	ldi	r31, 0x01	; 1
     f1e:	82 89       	ldd	r24, Z+18	; 0x12
     f20:	8f 5f       	subi	r24, 0xFF	; 255
     f22:	82 8b       	std	Z+18, r24	; 0x12
     f24:	0e 94 3d 0c 	call	0x187a	; 0x187a <ModuleControllerStateHandle>
     f28:	45 c0       	rjmp	.+138    	; 0xfb4 <main+0x10c>
     f2a:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_u8Reason>
     f2e:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_u8Reason>
     f32:	80 91 67 09 	lds	r24, 0x0967	; 0x800967 <sg_u8Reason>
     f36:	f8 94       	cli
     f38:	0e 94 00 27 	call	0x4e00	; 0x4e00 <SetSysclock>
     f3c:	0e 94 10 21 	call	0x4220	; 0x4220 <TimerInit>
     f40:	0e 94 3a 23 	call	0x4674	; 0x4674 <vUARTInit>
     f44:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <ADCInit>
     f48:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <STORE_Init>
     f4c:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <sg_bSDCardReady>
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	0e 94 d5 16 	call	0x2daa	; 0x2daa <FrameInit>
     f56:	89 e0       	ldi	r24, 0x09	; 9
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	0e 94 91 26 	call	0x4d22	; 0x4d22 <EEPROMRead>
     f5e:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <sg_u8SequentailCountMismatchThreshold>
     f62:	8a b1       	in	r24, 0x0a	; 10
     f64:	8f 7b       	andi	r24, 0xBF	; 191
     f66:	8a b9       	out	0x0a, r24	; 10
     f68:	8b b1       	in	r24, 0x0b	; 11
     f6a:	80 64       	ori	r24, 0x40	; 64
     f6c:	8b b9       	out	0x0b, r24	; 11
     f6e:	11 e0       	ldi	r17, 0x01	; 1
     f70:	1b bb       	out	0x1b, r17	; 27
     f72:	82 e0       	ldi	r24, 0x02	; 2
     f74:	8b bb       	out	0x1b, r24	; 27
     f76:	84 e0       	ldi	r24, 0x04	; 4
     f78:	8b bb       	out	0x1b, r24	; 27
     f7a:	88 e0       	ldi	r24, 0x08	; 8
     f7c:	8b bb       	out	0x1b, r24	; 27
     f7e:	ec e6       	ldi	r30, 0x6C	; 108
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	80 64       	ori	r24, 0x40	; 64
     f86:	80 83       	st	Z, r24
     f88:	8b b3       	in	r24, 0x1b	; 27
     f8a:	84 60       	ori	r24, 0x04	; 4
     f8c:	8b bb       	out	0x1b, r24	; 27
     f8e:	8c ef       	ldi	r24, 0xFC	; 252
     f90:	95 e0       	ldi	r25, 0x05	; 5
     f92:	0e 94 06 27 	call	0x4e0c	; 0x4e0c <CANSetRXCallback>
     f96:	0e 94 76 1a 	call	0x34ec	; 0x34ec <CANInit>
     f9a:	0e 94 2c 0b 	call	0x1658	; 0x1658 <RTCInit>
     f9e:	85 e0       	ldi	r24, 0x05	; 5
     fa0:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <sg_eModuleControllerStateCurrent>
     fa4:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <sg_eModuleControllerStateTarget>
     fa8:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <sg_eModuleControllerStateMax>
     fac:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bModuleRegistered>
     fb0:	10 93 0b 01 	sts	0x010B, r17	; 0x80010b <sg_eFrameStatus>
     fb4:	78 94       	sei
     fb6:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <sg_bNewTick>
     fba:	88 23       	and	r24, r24
     fbc:	e1 f3       	breq	.-8      	; 0xfb6 <main+0x10e>
     fbe:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <sg_bNewTick>
     fc2:	80 91 1d 03 	lds	r24, 0x031D	; 0x80031d <sg_bModuleRegistered>
     fc6:	81 11       	cpse	r24, r1
     fc8:	22 c0       	rjmp	.+68     	; 0x100e <__DATA_REGION_LENGTH__+0xe>
     fca:	80 91 73 09 	lds	r24, 0x0973	; 0x800973 <sg_bAnnouncementPending>
     fce:	88 23       	and	r24, r24
     fd0:	11 f1       	breq	.+68     	; 0x1016 <__DATA_REGION_LENGTH__+0x16>
     fd2:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8AnnouncementDelayTicks>
     fd6:	88 23       	and	r24, r24
     fd8:	29 f0       	breq	.+10     	; 0xfe4 <main+0x13c>
     fda:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8AnnouncementDelayTicks>
     fde:	81 50       	subi	r24, 0x01	; 1
     fe0:	80 93 72 09 	sts	0x0972, r24	; 0x800972 <sg_u8AnnouncementDelayTicks>
     fe4:	80 91 72 09 	lds	r24, 0x0972	; 0x800972 <sg_u8AnnouncementDelayTicks>
     fe8:	81 11       	cpse	r24, r1
     fea:	15 c0       	rjmp	.+42     	; 0x1016 <__DATA_REGION_LENGTH__+0x16>
     fec:	81 e0       	ldi	r24, 0x01	; 1
     fee:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <sg_bSendAnnouncement>
     ff2:	10 92 73 09 	sts	0x0973, r1	; 0x800973 <sg_bAnnouncementPending>
     ff6:	83 e5       	ldi	r24, 0x53	; 83
     ff8:	92 e0       	ldi	r25, 0x02	; 2
     ffa:	a0 e0       	ldi	r26, 0x00	; 0
     ffc:	af 93       	push	r26
     ffe:	9f 93       	push	r25
    1000:	8f 93       	push	r24
    1002:	0e 94 de 26 	call	0x4dbc	; 0x4dbc <DebugOut>
    1006:	0f 90       	pop	r0
    1008:	0f 90       	pop	r0
    100a:	0f 90       	pop	r0
    100c:	04 c0       	rjmp	.+8      	; 0x1016 <__DATA_REGION_LENGTH__+0x16>
    100e:	ce 01       	movw	r24, r28
    1010:	01 96       	adiw	r24, 0x01	; 1
    1012:	0e 94 08 04 	call	0x810	; 0x810 <ControllerStatusMessagesSend>
    1016:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <sg_bPackControllerTimeout>
    101a:	88 23       	and	r24, r24
    101c:	81 f0       	breq	.+32     	; 0x103e <__DATA_REGION_LENGTH__+0x3e>
    101e:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <sg_bPackControllerTimeout>
    1022:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <sg_u8ModuleRegistrationID>
    1026:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <sg_bModuleRegistered>
    102a:	10 92 71 09 	sts	0x0971, r1	; 0x800971 <sg_bIgnoreStatusRequests>
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <sg_bSendAnnouncement>
    1034:	0e 94 be 26 	call	0x4d7c	; 0x4d7c <SendModuleControllerStatus>
    1038:	80 e0       	ldi	r24, 0x00	; 0
    103a:	0e 94 0b 27 	call	0x4e16	; 0x4e16 <ModuleControllerStateSet>
    103e:	ef e6       	ldi	r30, 0x6F	; 111
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	90 81       	ld	r25, Z
    1044:	80 81       	ld	r24, Z
    1046:	8d 7f       	andi	r24, 0xFD	; 253
    1048:	80 83       	st	Z, r24
    104a:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <sg_eFrameStatus>
    104e:	20 91 6f 09 	lds	r18, 0x096F	; 0x80096f <sg_bFrameStart>
    1052:	90 83       	st	Z, r25
    1054:	81 30       	cpi	r24, 0x01	; 1
    1056:	09 f0       	breq	.+2      	; 0x105a <__DATA_REGION_LENGTH__+0x5a>
    1058:	61 c0       	rjmp	.+194    	; 0x111c <__stack+0x1d>
    105a:	22 23       	and	r18, r18
    105c:	09 f4       	brne	.+2      	; 0x1060 <__DATA_REGION_LENGTH__+0x60>
    105e:	55 c0       	rjmp	.+170    	; 0x110a <__stack+0xb>
    1060:	10 92 6f 09 	sts	0x096F, r1	; 0x80096f <sg_bFrameStart>
    1064:	0e 94 98 1b 	call	0x3730	; 0x3730 <CellStringPowerStateMachine>
    1068:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <vUARTRXEnd>
    106c:	ce 01       	movw	r24, r28
    106e:	01 96       	adiw	r24, 0x01	; 1
    1070:	0e 94 ac 08 	call	0x1158	; 0x1158 <CellStringProcess>
    1074:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_eStringPowerState>
    1078:	84 30       	cpi	r24, 0x04	; 4
    107a:	29 f5       	brne	.+74     	; 0x10c6 <__DATA_REGION_LENGTH__+0xc6>
    107c:	ec e0       	ldi	r30, 0x0C	; 12
    107e:	f1 e0       	ldi	r31, 0x01	; 1
    1080:	95 a5       	ldd	r25, Z+45	; 0x2d
    1082:	85 89       	ldd	r24, Z+21	; 0x15
    1084:	98 17       	cp	r25, r24
    1086:	e9 f0       	breq	.+58     	; 0x10c2 <__DATA_REGION_LENGTH__+0xc2>
    1088:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <sg_sFrame+0x15>
    108c:	88 23       	and	r24, r24
    108e:	c9 f0       	breq	.+50     	; 0x10c2 <__DATA_REGION_LENGTH__+0xc2>
    1090:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <sg_u8SequentailCountMismatchThreshold>
    1094:	88 23       	and	r24, r24
    1096:	b9 f0       	breq	.+46     	; 0x10c6 <__DATA_REGION_LENGTH__+0xc6>
    1098:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <sg_u8SequentailCountMismatchThreshold>
    109c:	8f 3f       	cpi	r24, 0xFF	; 255
    109e:	99 f0       	breq	.+38     	; 0x10c6 <__DATA_REGION_LENGTH__+0xc6>
    10a0:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <sg_u8SequentailCellCountMismatches>
    10a4:	8f 5f       	subi	r24, 0xFF	; 255
    10a6:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <sg_u8SequentailCellCountMismatches>
    10aa:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <sg_u8SequentailCellCountMismatches>
    10ae:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <sg_u8SequentailCountMismatchThreshold>
    10b2:	98 17       	cp	r25, r24
    10b4:	40 f0       	brcs	.+16     	; 0x10c6 <__DATA_REGION_LENGTH__+0xc6>
    10b6:	81 e0       	ldi	r24, 0x01	; 1
    10b8:	80 93 68 09 	sts	0x0968, r24	; 0x800968 <sg_eStringPowerState>
    10bc:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <sg_u8SequentailCellCountMismatches>
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <__DATA_REGION_LENGTH__+0xc6>
    10c2:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <sg_u8SequentailCellCountMismatches>
    10c6:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <sg_bSendAnnouncement>
    10ca:	88 23       	and	r24, r24
    10cc:	f1 f0       	breq	.+60     	; 0x110a <__stack+0xb>
    10ce:	86 e5       	ldi	r24, 0x56	; 86
    10d0:	89 83       	std	Y+1, r24	; 0x01
    10d2:	80 e2       	ldi	r24, 0x20	; 32
    10d4:	8a 83       	std	Y+2, r24	; 0x02
    10d6:	82 e0       	ldi	r24, 0x02	; 2
    10d8:	8b 83       	std	Y+3, r24	; 0x03
    10da:	83 e0       	ldi	r24, 0x03	; 3
    10dc:	8c 83       	std	Y+4, r24	; 0x04
    10de:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <sg_sFrame+0xe>
    10e2:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <sg_sFrame+0xf>
    10e6:	a0 91 1c 01 	lds	r26, 0x011C	; 0x80011c <sg_sFrame+0x10>
    10ea:	b0 91 1d 01 	lds	r27, 0x011D	; 0x80011d <sg_sFrame+0x11>
    10ee:	8d 83       	std	Y+5, r24	; 0x05
    10f0:	9e 83       	std	Y+6, r25	; 0x06
    10f2:	af 83       	std	Y+7, r26	; 0x07
    10f4:	b8 87       	std	Y+8, r27	; 0x08
    10f6:	48 e0       	ldi	r20, 0x08	; 8
    10f8:	be 01       	movw	r22, r28
    10fa:	6f 5f       	subi	r22, 0xFF	; 255
    10fc:	7f 4f       	sbci	r23, 0xFF	; 255
    10fe:	80 e0       	ldi	r24, 0x00	; 0
    1100:	0e 94 46 26 	call	0x4c8c	; 0x4c8c <CANSendMessage>
    1104:	81 11       	cpse	r24, r1
    1106:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <sg_bSendAnnouncement>
    110a:	0e 94 3d 0c 	call	0x187a	; 0x187a <ModuleControllerStateHandle>
    110e:	80 91 13 03 	lds	r24, 0x0313	; 0x800313 <sg_bOvercurrentSignal>
    1112:	88 23       	and	r24, r24
    1114:	b1 f0       	breq	.+44     	; 0x1142 <__stack+0x43>
    1116:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <sg_bOvercurrentSignal>
    111a:	13 c0       	rjmp	.+38     	; 0x1142 <__stack+0x43>
    111c:	22 23       	and	r18, r18
    111e:	89 f0       	breq	.+34     	; 0x1142 <__stack+0x43>
    1120:	10 92 6f 09 	sts	0x096F, r1	; 0x80096f <sg_bFrameStart>
    1124:	0e 94 98 1b 	call	0x3730	; 0x3730 <CellStringPowerStateMachine>
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	0e 94 d5 16 	call	0x2daa	; 0x2daa <FrameInit>
    112e:	80 91 68 09 	lds	r24, 0x0968	; 0x800968 <sg_eStringPowerState>
    1132:	84 30       	cpi	r24, 0x04	; 4
    1134:	31 f4       	brne	.+12     	; 0x1142 <__stack+0x43>
    1136:	0e 94 87 26 	call	0x4d0e	; 0x4d0e <vUARTInitReceive>
    113a:	0e 94 10 27 	call	0x4e20	; 0x4e20 <vUARTRXReset>
    113e:	0e 94 3d 20 	call	0x407a	; 0x407a <vUARTStarttx>
    1142:	80 91 12 03 	lds	r24, 0x0312	; 0x800312 <sg_bADCUpdate>
    1146:	88 23       	and	r24, r24
    1148:	21 f0       	breq	.+8      	; 0x1152 <__stack+0x53>
    114a:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <sg_bADCUpdate>
    114e:	0e 94 30 13 	call	0x2660	; 0x2660 <ModuleCurrentConvertReadings>
    1152:	0e 94 c1 23 	call	0x4782	; 0x4782 <ADCStartConversion>
    1156:	2f cf       	rjmp	.-418    	; 0xfb6 <main+0x10e>

Disassembly of section .text.IsLeapYear:

00004542 <IsLeapYear>:
	return( bResult );
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
    4542:	9c 01       	movw	r18, r24
	bool bLeapYear = false;
	
	if ((u16Year % 400) == 0)
    4544:	60 e9       	ldi	r22, 0x90	; 144
    4546:	71 e0       	ldi	r23, 0x01	; 1
    4548:	0e 94 12 24 	call	0x4824	; 0x4824 <__udivmodhi4>
    454c:	89 2b       	or	r24, r25
    454e:	69 f0       	breq	.+26     	; 0x456a <IsLeapYear+0x28>
	{
		bLeapYear = true;
	}
	else
	if ((u16Year % 100) == 0)
    4550:	c9 01       	movw	r24, r18
    4552:	64 e6       	ldi	r22, 0x64	; 100
    4554:	70 e0       	ldi	r23, 0x00	; 0
    4556:	0e 94 12 24 	call	0x4824	; 0x4824 <__udivmodhi4>
    455a:	89 2b       	or	r24, r25
    455c:	41 f0       	breq	.+16     	; 0x456e <IsLeapYear+0x2c>
	{
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
    455e:	23 70       	andi	r18, 0x03	; 3
    4560:	33 27       	eor	r19, r19
    4562:	23 2b       	or	r18, r19
    4564:	31 f0       	breq	.+12     	; 0x4572 <IsLeapYear+0x30>
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    4566:	80 e0       	ldi	r24, 0x00	; 0
    4568:	08 95       	ret
	
	if ((u16Year % 400) == 0)
	{
		bLeapYear = true;
    456a:	81 e0       	ldi	r24, 0x01	; 1
    456c:	08 95       	ret
}

// Returns true if u16Year is a leap year
static bool IsLeapYear(uint16_t u16Year)
{
	bool bLeapYear = false;
    456e:	80 e0       	ldi	r24, 0x00	; 0
    4570:	08 95       	ret
		// Not a leap year if divisible by 100 but not by 400
	}
	else
	if ((u16Year % 4) == 0)
	{
		bLeapYear = true;
    4572:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return(bLeapYear);
}
    4574:	08 95       	ret

Disassembly of section .text.RTCStartTransaction:

0000435c <RTCStartTransaction>:
}

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
    435c:	ff 92       	push	r15
    435e:	0f 93       	push	r16
    4360:	1f 93       	push	r17
    4362:	cf 93       	push	r28
    4364:	df 93       	push	r29
    4366:	f8 2e       	mov	r15, r24
    4368:	06 2f       	mov	r16, r22
    436a:	14 2f       	mov	r17, r20
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
    436c:	d3 e0       	ldi	r29, 0x03	; 3

static bool RTCStartTransaction( uint8_t u8Address, 
								 bool bRead, 
								 bool bAllowUnstick )
{
	bool bResult = false;
    436e:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    4370:	0c c0       	rjmp	.+24     	; 0x438a <RTCStartTransaction+0x2e>
	{
		u8Tries--;
    4372:	d1 50       	subi	r29, 0x01	; 1
		
		bResult = I2CStartTransaction( u8Address, bRead );
    4374:	60 2f       	mov	r22, r16
    4376:	8f 2d       	mov	r24, r15
    4378:	0e 94 d6 23 	call	0x47ac	; 0x47ac <I2CStartTransaction>
    437c:	c8 2f       	mov	r28, r24
	
		if( false == bAllowUnstick )
    437e:	11 23       	and	r17, r17
    4380:	41 f0       	breq	.+16     	; 0x4392 <RTCStartTransaction+0x36>
		{
			break;
		}
		
		// Unstick and retry on failure
		if( false == bResult )
    4382:	81 11       	cpse	r24, r1
    4384:	02 c0       	rjmp	.+4      	; 0x438a <RTCStartTransaction+0x2e>
		{
			I2CUnstick();
    4386:	0e 94 11 22 	call	0x4422	; 0x4422 <I2CUnstick>
								 bool bAllowUnstick )
{
	bool bResult = false;
	uint8_t u8Tries = RTC_MAX_ADDRESS_TRIES;
	
	while( (false == bResult) && u8Tries )
    438a:	c1 11       	cpse	r28, r1
    438c:	02 c0       	rjmp	.+4      	; 0x4392 <RTCStartTransaction+0x36>
    438e:	d1 11       	cpse	r29, r1
    4390:	f0 cf       	rjmp	.-32     	; 0x4372 <RTCStartTransaction+0x16>
			I2CUnstick();
		}
	}
	
	return( bResult );
}
    4392:	8c 2f       	mov	r24, r28
    4394:	df 91       	pop	r29
    4396:	cf 91       	pop	r28
    4398:	1f 91       	pop	r17
    439a:	0f 91       	pop	r16
    439c:	ff 90       	pop	r15
    439e:	08 95       	ret

Disassembly of section .text.StructTMToHW:

00004126 <StructTMToHW>:
}

// Converts struct tm to SMCP7940NTime structure
static void StructTMToHW(struct tm *psTimeTM,
						 SMCP7940NTime *psTime)
{
    4126:	cf 93       	push	r28
    4128:	df 93       	push	r29
    412a:	dc 01       	movw	r26, r24
    412c:	fb 01       	movw	r30, r22
	memset((void *) psTime, 0, sizeof(*psTime));
    412e:	87 e0       	ldi	r24, 0x07	; 7
    4130:	eb 01       	movw	r28, r22
    4132:	19 92       	st	Y+, r1
    4134:	8a 95       	dec	r24
    4136:	e9 f7       	brne	.-6      	; 0x4132 <StructTMToHW+0xc>
	
	psTime->u8Seconds = psTimeTM->tm_sec;
    4138:	8c 91       	ld	r24, X
    413a:	80 83       	st	Z, r24
	psTime->u8Minutes = psTimeTM->tm_min;
    413c:	12 96       	adiw	r26, 0x02	; 2
    413e:	8c 91       	ld	r24, X
    4140:	12 97       	sbiw	r26, 0x02	; 2
    4142:	81 83       	std	Z+1, r24	; 0x01
	psTime->u8Hours = psTimeTM->tm_hour;
    4144:	14 96       	adiw	r26, 0x04	; 4
    4146:	8c 91       	ld	r24, X
    4148:	14 97       	sbiw	r26, 0x04	; 4
    414a:	82 83       	std	Z+2, r24	; 0x02
	psTime->u8Day = psTimeTM->tm_mday;
    414c:	16 96       	adiw	r26, 0x06	; 6
    414e:	8c 91       	ld	r24, X
    4150:	16 97       	sbiw	r26, 0x06	; 6
    4152:	84 83       	std	Z+4, r24	; 0x04
	psTime->u8Month = psTimeTM->tm_mon;
    4154:	18 96       	adiw	r26, 0x08	; 8
    4156:	8c 91       	ld	r24, X
    4158:	18 97       	sbiw	r26, 0x08	; 8
    415a:	85 83       	std	Z+5, r24	; 0x05
	
	if (psTimeTM->tm_year > (2099-1900))
    415c:	1a 96       	adiw	r26, 0x0a	; 10
    415e:	8d 91       	ld	r24, X+
    4160:	9c 91       	ld	r25, X
    4162:	1b 97       	sbiw	r26, 0x0b	; 11
    4164:	88 3c       	cpi	r24, 0xC8	; 200
    4166:	91 05       	cpc	r25, r1
    4168:	1c f0       	brlt	.+6      	; 0x4170 <StructTMToHW+0x4a>
	{
		psTime->u8Year = psTimeTM->tm_year - 2100;
    416a:	84 53       	subi	r24, 0x34	; 52
    416c:	86 83       	std	Z+6, r24	; 0x06
    416e:	02 c0       	rjmp	.+4      	; 0x4174 <StructTMToHW+0x4e>
	}
	else
	{
		psTime->u8Year = psTimeTM->tm_year - 2000;
    4170:	80 5d       	subi	r24, 0xD0	; 208
    4172:	86 83       	std	Z+6, r24	; 0x06
	}
	
}
    4174:	df 91       	pop	r29
    4176:	cf 91       	pop	r28
    4178:	08 95       	ret

Disassembly of section .text.HWToStructTM:

00003a42 <HWToStructTM>:
}

// Converts an SMCP7940NTime structure to struct tm
static void HWToStructTM(SMCP7940NTime *psTime,
						 struct tm *psTimeTM)
{
    3a42:	cf 93       	push	r28
    3a44:	df 93       	push	r29
    3a46:	dc 01       	movw	r26, r24
    3a48:	fb 01       	movw	r30, r22
	// At this point, the time is in STime and we should
	// turn that in to time_t
	memset((void *) psTimeTM, 0, sizeof(*psTimeTM));
    3a4a:	89 e1       	ldi	r24, 0x19	; 25
    3a4c:	eb 01       	movw	r28, r22
    3a4e:	19 92       	st	Y+, r1
    3a50:	8a 95       	dec	r24
    3a52:	e9 f7       	brne	.-6      	; 0x3a4e <HWToStructTM+0xc>
	
	psTimeTM->tm_sec = psTime->u8Seconds;
    3a54:	8c 91       	ld	r24, X
    3a56:	90 e0       	ldi	r25, 0x00	; 0
    3a58:	91 83       	std	Z+1, r25	; 0x01
    3a5a:	80 83       	st	Z, r24
	psTimeTM->tm_min = psTime->u8Minutes;
    3a5c:	11 96       	adiw	r26, 0x01	; 1
    3a5e:	8c 91       	ld	r24, X
    3a60:	11 97       	sbiw	r26, 0x01	; 1
    3a62:	90 e0       	ldi	r25, 0x00	; 0
    3a64:	93 83       	std	Z+3, r25	; 0x03
    3a66:	82 83       	std	Z+2, r24	; 0x02
	psTimeTM->tm_hour = psTime->u8Hours;
    3a68:	12 96       	adiw	r26, 0x02	; 2
    3a6a:	8c 91       	ld	r24, X
    3a6c:	12 97       	sbiw	r26, 0x02	; 2
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	95 83       	std	Z+5, r25	; 0x05
    3a72:	84 83       	std	Z+4, r24	; 0x04
	psTimeTM->tm_mday = psTime->u8Day;
    3a74:	14 96       	adiw	r26, 0x04	; 4
    3a76:	8c 91       	ld	r24, X
    3a78:	14 97       	sbiw	r26, 0x04	; 4
    3a7a:	90 e0       	ldi	r25, 0x00	; 0
    3a7c:	97 83       	std	Z+7, r25	; 0x07
    3a7e:	86 83       	std	Z+6, r24	; 0x06
	psTimeTM->tm_mon = psTime->u8Month - 1;
    3a80:	15 96       	adiw	r26, 0x05	; 5
    3a82:	8c 91       	ld	r24, X
    3a84:	15 97       	sbiw	r26, 0x05	; 5
    3a86:	90 e0       	ldi	r25, 0x00	; 0
    3a88:	01 97       	sbiw	r24, 0x01	; 1
    3a8a:	91 87       	std	Z+9, r25	; 0x09
    3a8c:	80 87       	std	Z+8, r24	; 0x08
	
	if (psTime->u8Year < YEAR_ROLLOVER_CUTOFF)
    3a8e:	16 96       	adiw	r26, 0x06	; 6
    3a90:	8c 91       	ld	r24, X
    3a92:	84 31       	cpi	r24, 0x14	; 20
    3a94:	30 f4       	brcc	.+12     	; 0x3aa2 <HWToStructTM+0x60>
	{
		psTimeTM->tm_year = 2100 + psTime->u8Year;
    3a96:	90 e0       	ldi	r25, 0x00	; 0
    3a98:	8c 5c       	subi	r24, 0xCC	; 204
    3a9a:	97 4f       	sbci	r25, 0xF7	; 247
    3a9c:	93 87       	std	Z+11, r25	; 0x0b
    3a9e:	82 87       	std	Z+10, r24	; 0x0a
    3aa0:	05 c0       	rjmp	.+10     	; 0x3aac <HWToStructTM+0x6a>
	}
	else
	{
		psTimeTM->tm_year = 2000 + psTime->u8Year;
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	80 53       	subi	r24, 0x30	; 48
    3aa6:	98 4f       	sbci	r25, 0xF8	; 248
    3aa8:	93 87       	std	Z+11, r25	; 0x0b
    3aaa:	82 87       	std	Z+10, r24	; 0x0a
	}	
	
	psTimeTM->tm_year -= 1900;
    3aac:	82 85       	ldd	r24, Z+10	; 0x0a
    3aae:	93 85       	ldd	r25, Z+11	; 0x0b
    3ab0:	8c 56       	subi	r24, 0x6C	; 108
    3ab2:	97 40       	sbci	r25, 0x07	; 7
    3ab4:	93 87       	std	Z+11, r25	; 0x0b
    3ab6:	82 87       	std	Z+10, r24	; 0x0a
}
    3ab8:	df 91       	pop	r29
    3aba:	cf 91       	pop	r28
    3abc:	08 95       	ret

Disassembly of section .text.__vector_10:

000037b8 <__vector_10>:
// # Of seconds since January 1, 1970
static volatile uint64_t sg_u64Time;

// Called once per second on rev 1 and newer hardware
ISR(INT3_vect, ISR_NOBLOCK)
{
    37b8:	78 94       	sei
    37ba:	1f 92       	push	r1
    37bc:	0f 92       	push	r0
    37be:	0f b6       	in	r0, 0x3f	; 63
    37c0:	0f 92       	push	r0
    37c2:	11 24       	eor	r1, r1
    37c4:	2f 93       	push	r18
    37c6:	3f 93       	push	r19
    37c8:	4f 93       	push	r20
    37ca:	5f 93       	push	r21
    37cc:	6f 93       	push	r22
    37ce:	7f 93       	push	r23
    37d0:	8f 93       	push	r24
    37d2:	9f 93       	push	r25
    37d4:	af 93       	push	r26
	EIFR |= (1 << INTF3);
    37d6:	8c b3       	in	r24, 0x1c	; 28
    37d8:	88 60       	ori	r24, 0x08	; 8
    37da:	8c bb       	out	0x1c, r24	; 28
	sg_u64Time++;
    37dc:	20 91 41 09 	lds	r18, 0x0941	; 0x800941 <sg_u64Time>
    37e0:	30 91 42 09 	lds	r19, 0x0942	; 0x800942 <sg_u64Time+0x1>
    37e4:	40 91 43 09 	lds	r20, 0x0943	; 0x800943 <sg_u64Time+0x2>
    37e8:	50 91 44 09 	lds	r21, 0x0944	; 0x800944 <sg_u64Time+0x3>
    37ec:	60 91 45 09 	lds	r22, 0x0945	; 0x800945 <sg_u64Time+0x4>
    37f0:	70 91 46 09 	lds	r23, 0x0946	; 0x800946 <sg_u64Time+0x5>
    37f4:	80 91 47 09 	lds	r24, 0x0947	; 0x800947 <sg_u64Time+0x6>
    37f8:	90 91 48 09 	lds	r25, 0x0948	; 0x800948 <sg_u64Time+0x7>
    37fc:	a1 e0       	ldi	r26, 0x01	; 1
    37fe:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <__adddi3_s8>
    3802:	20 93 41 09 	sts	0x0941, r18	; 0x800941 <sg_u64Time>
    3806:	30 93 42 09 	sts	0x0942, r19	; 0x800942 <sg_u64Time+0x1>
    380a:	40 93 43 09 	sts	0x0943, r20	; 0x800943 <sg_u64Time+0x2>
    380e:	50 93 44 09 	sts	0x0944, r21	; 0x800944 <sg_u64Time+0x3>
    3812:	60 93 45 09 	sts	0x0945, r22	; 0x800945 <sg_u64Time+0x4>
    3816:	70 93 46 09 	sts	0x0946, r23	; 0x800946 <sg_u64Time+0x5>
    381a:	80 93 47 09 	sts	0x0947, r24	; 0x800947 <sg_u64Time+0x6>
    381e:	90 93 48 09 	sts	0x0948, r25	; 0x800948 <sg_u64Time+0x7>
}
    3822:	af 91       	pop	r26
    3824:	9f 91       	pop	r25
    3826:	8f 91       	pop	r24
    3828:	7f 91       	pop	r23
    382a:	6f 91       	pop	r22
    382c:	5f 91       	pop	r21
    382e:	4f 91       	pop	r20
    3830:	3f 91       	pop	r19
    3832:	2f 91       	pop	r18
    3834:	0f 90       	pop	r0
    3836:	0f be       	out	0x3f, r0	; 63
    3838:	0f 90       	pop	r0
    383a:	1f 90       	pop	r1
    383c:	18 95       	reti

Disassembly of section .text.RTCReadRegisters:

000039c4 <RTCReadRegisters>:
}

bool RTCReadRegisters( uint8_t u8RegisterAddr, 
					   uint8_t* pu8Data, 
					   uint8_t u8Length )
{
    39c4:	ff 92       	push	r15
    39c6:	0f 93       	push	r16
    39c8:	1f 93       	push	r17
    39ca:	cf 93       	push	r28
    39cc:	df 93       	push	r29
    39ce:	f8 2e       	mov	r15, r24
    39d0:	8b 01       	movw	r16, r22
    39d2:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    39d4:	41 11       	cpse	r20, r1
    39d6:	07 c0       	rjmp	.+14     	; 0x39e6 <RTCReadRegisters+0x22>
    39d8:	4f e5       	ldi	r20, 0x5F	; 95
    39da:	50 e0       	ldi	r21, 0x00	; 0
    39dc:	66 ef       	ldi	r22, 0xF6	; 246
    39de:	72 e0       	ldi	r23, 0x02	; 2
    39e0:	80 e0       	ldi	r24, 0x00	; 0
    39e2:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    39e6:	41 e0       	ldi	r20, 0x01	; 1
    39e8:	60 e0       	ldi	r22, 0x00	; 0
    39ea:	8e ed       	ldi	r24, 0xDE	; 222
    39ec:	0e 94 ae 21 	call	0x435c	; 0x435c <RTCStartTransaction>
    39f0:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    39f2:	88 23       	and	r24, r24
    39f4:	e9 f0       	breq	.+58     	; 0x3a30 <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    39f6:	8f 2d       	mov	r24, r15
    39f8:	0e 94 8a 1e 	call	0x3d14	; 0x3d14 <I2CTxByte>
    39fc:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    39fe:	88 23       	and	r24, r24
    3a00:	b9 f0       	breq	.+46     	; 0x3a30 <RTCReadRegisters+0x6c>
	{
		goto errorExit;
	}
	
	// Send repeated start with read
	bResult = RTCStartTransaction( RTC_ADDRESS, true, false );
    3a02:	40 e0       	ldi	r20, 0x00	; 0
    3a04:	61 e0       	ldi	r22, 0x01	; 1
    3a06:	8e ed       	ldi	r24, 0xDE	; 222
    3a08:	0e 94 ae 21 	call	0x435c	; 0x435c <RTCStartTransaction>
    3a0c:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3a0e:	81 11       	cpse	r24, r1
    3a10:	08 c0       	rjmp	.+16     	; 0x3a22 <RTCReadRegisters+0x5e>
    3a12:	0e c0       	rjmp	.+28     	; 0x3a30 <RTCReadRegisters+0x6c>
		goto errorExit;
	}
	
	while( u8Length >= 2 )
	{
		*pu8Data = I2CRxByte( true );
    3a14:	81 e0       	ldi	r24, 0x01	; 1
    3a16:	0e 94 9d 1d 	call	0x3b3a	; 0x3b3a <I2CRxByte>
    3a1a:	f8 01       	movw	r30, r16
    3a1c:	81 93       	st	Z+, r24
    3a1e:	8f 01       	movw	r16, r30
		pu8Data++;
		u8Length--;
    3a20:	c1 50       	subi	r28, 0x01	; 1
	if( false == bResult )
	{
		goto errorExit;
	}
	
	while( u8Length >= 2 )
    3a22:	c2 30       	cpi	r28, 0x02	; 2
    3a24:	b8 f7       	brcc	.-18     	; 0x3a14 <RTCReadRegisters+0x50>
		pu8Data++;
		u8Length--;
	}
	
	// Final read with NACK
	*pu8Data = I2CRxByte( false );
    3a26:	80 e0       	ldi	r24, 0x00	; 0
    3a28:	0e 94 9d 1d 	call	0x3b3a	; 0x3b3a <I2CRxByte>
    3a2c:	f8 01       	movw	r30, r16
    3a2e:	80 83       	st	Z, r24
	
errorExit:

	I2CStop();
    3a30:	0e 94 3a 24 	call	0x4874	; 0x4874 <I2CStop>
	
	return(bResult);
}
    3a34:	8d 2f       	mov	r24, r29
    3a36:	df 91       	pop	r29
    3a38:	cf 91       	pop	r28
    3a3a:	1f 91       	pop	r17
    3a3c:	0f 91       	pop	r16
    3a3e:	ff 90       	pop	r15
    3a40:	08 95       	ret

Disassembly of section .text.RTCReadHW:

0000295a <RTCReadHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    295a:	cf 93       	push	r28
    295c:	df 93       	push	r29
    295e:	ec 01       	movw	r28, r24
    2960:	47 e0       	ldi	r20, 0x07	; 7
    2962:	bc 01       	movw	r22, r24
    2964:	80 e0       	ldi	r24, 0x00	; 0
    2966:	0e 94 e2 1c 	call	0x39c4	; 0x39c4 <RTCReadRegisters>
    296a:	88 23       	and	r24, r24
    296c:	09 f4       	brne	.+2      	; 0x2970 <RTCReadHW+0x16>
    296e:	63 c0       	rjmp	.+198    	; 0x2a36 <RTCReadHW+0xdc>
    2970:	98 81       	ld	r25, Y
    2972:	29 2f       	mov	r18, r25
    2974:	22 95       	swap	r18
    2976:	2f 70       	andi	r18, 0x0F	; 15
    2978:	27 70       	andi	r18, 0x07	; 7
    297a:	22 0f       	add	r18, r18
    297c:	32 2f       	mov	r19, r18
    297e:	33 0f       	add	r19, r19
    2980:	33 0f       	add	r19, r19
    2982:	23 0f       	add	r18, r19
    2984:	9f 70       	andi	r25, 0x0F	; 15
    2986:	92 0f       	add	r25, r18
    2988:	98 83       	st	Y, r25
    298a:	99 81       	ldd	r25, Y+1	; 0x01
    298c:	29 2f       	mov	r18, r25
    298e:	22 95       	swap	r18
    2990:	2f 70       	andi	r18, 0x0F	; 15
    2992:	27 70       	andi	r18, 0x07	; 7
    2994:	22 0f       	add	r18, r18
    2996:	32 2f       	mov	r19, r18
    2998:	33 0f       	add	r19, r19
    299a:	33 0f       	add	r19, r19
    299c:	23 0f       	add	r18, r19
    299e:	9f 70       	andi	r25, 0x0F	; 15
    29a0:	92 0f       	add	r25, r18
    29a2:	99 83       	std	Y+1, r25	; 0x01
    29a4:	9a 81       	ldd	r25, Y+2	; 0x02
    29a6:	96 ff       	sbrs	r25, 6
    29a8:	11 c0       	rjmp	.+34     	; 0x29cc <RTCReadHW+0x72>
    29aa:	94 fb       	bst	r25, 4
    29ac:	22 27       	eor	r18, r18
    29ae:	20 f9       	bld	r18, 0
    29b0:	22 0f       	add	r18, r18
    29b2:	32 2f       	mov	r19, r18
    29b4:	33 0f       	add	r19, r19
    29b6:	33 0f       	add	r19, r19
    29b8:	23 0f       	add	r18, r19
    29ba:	39 2f       	mov	r19, r25
    29bc:	3f 70       	andi	r19, 0x0F	; 15
    29be:	23 0f       	add	r18, r19
    29c0:	2a 83       	std	Y+2, r18	; 0x02
    29c2:	95 ff       	sbrs	r25, 5
    29c4:	0f c0       	rjmp	.+30     	; 0x29e4 <RTCReadHW+0x8a>
    29c6:	24 5f       	subi	r18, 0xF4	; 244
    29c8:	2a 83       	std	Y+2, r18	; 0x02
    29ca:	0c c0       	rjmp	.+24     	; 0x29e4 <RTCReadHW+0x8a>
    29cc:	29 2f       	mov	r18, r25
    29ce:	22 95       	swap	r18
    29d0:	2f 70       	andi	r18, 0x0F	; 15
    29d2:	23 70       	andi	r18, 0x03	; 3
    29d4:	22 0f       	add	r18, r18
    29d6:	32 2f       	mov	r19, r18
    29d8:	33 0f       	add	r19, r19
    29da:	33 0f       	add	r19, r19
    29dc:	23 0f       	add	r18, r19
    29de:	9f 70       	andi	r25, 0x0F	; 15
    29e0:	92 0f       	add	r25, r18
    29e2:	9a 83       	std	Y+2, r25	; 0x02
    29e4:	9b 81       	ldd	r25, Y+3	; 0x03
    29e6:	97 70       	andi	r25, 0x07	; 7
    29e8:	9b 83       	std	Y+3, r25	; 0x03
    29ea:	9c 81       	ldd	r25, Y+4	; 0x04
    29ec:	29 2f       	mov	r18, r25
    29ee:	22 95       	swap	r18
    29f0:	2f 70       	andi	r18, 0x0F	; 15
    29f2:	23 70       	andi	r18, 0x03	; 3
    29f4:	22 0f       	add	r18, r18
    29f6:	32 2f       	mov	r19, r18
    29f8:	33 0f       	add	r19, r19
    29fa:	33 0f       	add	r19, r19
    29fc:	23 0f       	add	r18, r19
    29fe:	9f 70       	andi	r25, 0x0F	; 15
    2a00:	92 0f       	add	r25, r18
    2a02:	9c 83       	std	Y+4, r25	; 0x04
    2a04:	9d 81       	ldd	r25, Y+5	; 0x05
    2a06:	94 fb       	bst	r25, 4
    2a08:	22 27       	eor	r18, r18
    2a0a:	20 f9       	bld	r18, 0
    2a0c:	22 0f       	add	r18, r18
    2a0e:	32 2f       	mov	r19, r18
    2a10:	33 0f       	add	r19, r19
    2a12:	33 0f       	add	r19, r19
    2a14:	23 0f       	add	r18, r19
    2a16:	9f 70       	andi	r25, 0x0F	; 15
    2a18:	92 0f       	add	r25, r18
    2a1a:	9d 83       	std	Y+5, r25	; 0x05
    2a1c:	9e 81       	ldd	r25, Y+6	; 0x06
    2a1e:	29 2f       	mov	r18, r25
    2a20:	22 95       	swap	r18
    2a22:	2f 70       	andi	r18, 0x0F	; 15
    2a24:	22 0f       	add	r18, r18
    2a26:	32 2f       	mov	r19, r18
    2a28:	33 0f       	add	r19, r19
    2a2a:	33 0f       	add	r19, r19
    2a2c:	23 0f       	add	r18, r19
    2a2e:	9f 70       	andi	r25, 0x0F	; 15
    2a30:	92 0f       	add	r25, r18
    2a32:	9c 5e       	subi	r25, 0xEC	; 236
    2a34:	9e 83       	std	Y+6, r25	; 0x06
    2a36:	df 91       	pop	r29
    2a38:	cf 91       	pop	r28
    2a3a:	08 95       	ret

Disassembly of section .text.RTCWriteRegisters:

00003d7e <RTCWriteRegisters>:
}

bool RTCWriteRegisters( uint8_t u8RegisterAddr,
						uint8_t* pu8Data, 
						uint8_t u8Length )
{
    3d7e:	ff 92       	push	r15
    3d80:	0f 93       	push	r16
    3d82:	1f 93       	push	r17
    3d84:	cf 93       	push	r28
    3d86:	df 93       	push	r29
    3d88:	f8 2e       	mov	r15, r24
    3d8a:	8b 01       	movw	r16, r22
    3d8c:	c4 2f       	mov	r28, r20
	bool bResult;
	
	MBASSERT( u8Length >= 1 );
    3d8e:	41 11       	cpse	r20, r1
    3d90:	07 c0       	rjmp	.+14     	; 0x3da0 <RTCWriteRegisters+0x22>
    3d92:	42 e9       	ldi	r20, 0x92	; 146
    3d94:	50 e0       	ldi	r21, 0x00	; 0
    3d96:	66 ef       	ldi	r22, 0xF6	; 246
    3d98:	72 e0       	ldi	r23, 0x02	; 2
    3d9a:	80 e0       	ldi	r24, 0x00	; 0
    3d9c:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
	
	// First send device address and write register address
	bResult = RTCStartTransaction( RTC_ADDRESS, false, true );
    3da0:	41 e0       	ldi	r20, 0x01	; 1
    3da2:	60 e0       	ldi	r22, 0x00	; 0
    3da4:	8e ed       	ldi	r24, 0xDE	; 222
    3da6:	0e 94 ae 21 	call	0x435c	; 0x435c <RTCStartTransaction>
    3daa:	d8 2f       	mov	r29, r24
	
	// Couldn't get an ACK?  Give up now
	if( false == bResult )
    3dac:	88 23       	and	r24, r24
    3dae:	99 f0       	breq	.+38     	; 0x3dd6 <RTCWriteRegisters+0x58>
	{
		goto errorExit;
	}
	
	// Send the register address
	bResult = I2CTxByte( u8RegisterAddr );
    3db0:	8f 2d       	mov	r24, r15
    3db2:	0e 94 8a 1e 	call	0x3d14	; 0x3d14 <I2CTxByte>
    3db6:	d8 2f       	mov	r29, r24
	
	if( false == bResult )
    3db8:	81 11       	cpse	r24, r1
    3dba:	0b c0       	rjmp	.+22     	; 0x3dd2 <RTCWriteRegisters+0x54>
    3dbc:	0c c0       	rjmp	.+24     	; 0x3dd6 <RTCWriteRegisters+0x58>
	}
	
	// Now immediately send the sequential data
	while( u8Length )
	{
		bResult = I2CTxByte( *pu8Data );
    3dbe:	f8 01       	movw	r30, r16
    3dc0:	80 81       	ld	r24, Z
    3dc2:	0e 94 8a 1e 	call	0x3d14	; 0x3d14 <I2CTxByte>
    3dc6:	d8 2f       	mov	r29, r24
		
		if( false == bResult )
    3dc8:	88 23       	and	r24, r24
    3dca:	29 f0       	breq	.+10     	; 0x3dd6 <RTCWriteRegisters+0x58>
		{
			goto errorExit;
		}
		
		pu8Data++;
    3dcc:	0f 5f       	subi	r16, 0xFF	; 255
    3dce:	1f 4f       	sbci	r17, 0xFF	; 255
		u8Length--;
    3dd0:	c1 50       	subi	r28, 0x01	; 1
	{
		goto errorExit;
	}
	
	// Now immediately send the sequential data
	while( u8Length )
    3dd2:	c1 11       	cpse	r28, r1
    3dd4:	f4 cf       	rjmp	.-24     	; 0x3dbe <RTCWriteRegisters+0x40>
		u8Length--;
	}
	
errorExit:

	I2CStop();
    3dd6:	0e 94 3a 24 	call	0x4874	; 0x4874 <I2CStop>
	
	return( bResult );
}
    3dda:	8d 2f       	mov	r24, r29
    3ddc:	df 91       	pop	r29
    3dde:	cf 91       	pop	r28
    3de0:	1f 91       	pop	r17
    3de2:	0f 91       	pop	r16
    3de4:	ff 90       	pop	r15
    3de6:	08 95       	ret

Disassembly of section .text.RTCWriteHW:

00002764 <RTCWriteHW>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    2764:	fc 01       	movw	r30, r24
    2766:	20 81       	ld	r18, Z
    2768:	8d ec       	ldi	r24, 0xCD	; 205
    276a:	28 9f       	mul	r18, r24
    276c:	91 2d       	mov	r25, r1
    276e:	11 24       	eor	r1, r1
    2770:	96 95       	lsr	r25
    2772:	96 95       	lsr	r25
    2774:	96 95       	lsr	r25
    2776:	30 e1       	ldi	r19, 0x10	; 16
    2778:	93 9f       	mul	r25, r19
    277a:	a0 01       	movw	r20, r0
    277c:	11 24       	eor	r1, r1
    277e:	99 0f       	add	r25, r25
    2780:	39 2f       	mov	r19, r25
    2782:	33 0f       	add	r19, r19
    2784:	33 0f       	add	r19, r19
    2786:	93 0f       	add	r25, r19
    2788:	29 1b       	sub	r18, r25
    278a:	24 2b       	or	r18, r20
    278c:	20 83       	st	Z, r18
    278e:	21 81       	ldd	r18, Z+1	; 0x01
    2790:	28 9f       	mul	r18, r24
    2792:	91 2d       	mov	r25, r1
    2794:	11 24       	eor	r1, r1
    2796:	96 95       	lsr	r25
    2798:	96 95       	lsr	r25
    279a:	96 95       	lsr	r25
    279c:	30 e1       	ldi	r19, 0x10	; 16
    279e:	93 9f       	mul	r25, r19
    27a0:	a0 01       	movw	r20, r0
    27a2:	11 24       	eor	r1, r1
    27a4:	99 0f       	add	r25, r25
    27a6:	39 2f       	mov	r19, r25
    27a8:	33 0f       	add	r19, r19
    27aa:	33 0f       	add	r19, r19
    27ac:	93 0f       	add	r25, r19
    27ae:	29 1b       	sub	r18, r25
    27b0:	24 2b       	or	r18, r20
    27b2:	21 83       	std	Z+1, r18	; 0x01
    27b4:	42 81       	ldd	r20, Z+2	; 0x02
    27b6:	48 9f       	mul	r20, r24
    27b8:	91 2d       	mov	r25, r1
    27ba:	11 24       	eor	r1, r1
    27bc:	96 95       	lsr	r25
    27be:	96 95       	lsr	r25
    27c0:	96 95       	lsr	r25
    27c2:	50 e1       	ldi	r21, 0x10	; 16
    27c4:	95 9f       	mul	r25, r21
    27c6:	90 01       	movw	r18, r0
    27c8:	11 24       	eor	r1, r1
    27ca:	99 0f       	add	r25, r25
    27cc:	39 2f       	mov	r19, r25
    27ce:	33 0f       	add	r19, r19
    27d0:	33 0f       	add	r19, r19
    27d2:	93 0f       	add	r25, r19
    27d4:	49 1b       	sub	r20, r25
    27d6:	24 2b       	or	r18, r20
    27d8:	2f 7b       	andi	r18, 0xBF	; 191
    27da:	22 83       	std	Z+2, r18	; 0x02
    27dc:	93 81       	ldd	r25, Z+3	; 0x03
    27de:	97 70       	andi	r25, 0x07	; 7
    27e0:	98 60       	ori	r25, 0x08	; 8
    27e2:	93 83       	std	Z+3, r25	; 0x03
    27e4:	24 81       	ldd	r18, Z+4	; 0x04
    27e6:	28 9f       	mul	r18, r24
    27e8:	91 2d       	mov	r25, r1
    27ea:	11 24       	eor	r1, r1
    27ec:	96 95       	lsr	r25
    27ee:	96 95       	lsr	r25
    27f0:	96 95       	lsr	r25
    27f2:	30 e1       	ldi	r19, 0x10	; 16
    27f4:	93 9f       	mul	r25, r19
    27f6:	a0 01       	movw	r20, r0
    27f8:	11 24       	eor	r1, r1
    27fa:	99 0f       	add	r25, r25
    27fc:	39 2f       	mov	r19, r25
    27fe:	33 0f       	add	r19, r19
    2800:	33 0f       	add	r19, r19
    2802:	93 0f       	add	r25, r19
    2804:	29 1b       	sub	r18, r25
    2806:	24 2b       	or	r18, r20
    2808:	24 83       	std	Z+4, r18	; 0x04
    280a:	25 81       	ldd	r18, Z+5	; 0x05
    280c:	28 9f       	mul	r18, r24
    280e:	91 2d       	mov	r25, r1
    2810:	11 24       	eor	r1, r1
    2812:	96 95       	lsr	r25
    2814:	96 95       	lsr	r25
    2816:	96 95       	lsr	r25
    2818:	30 e1       	ldi	r19, 0x10	; 16
    281a:	93 9f       	mul	r25, r19
    281c:	a0 01       	movw	r20, r0
    281e:	11 24       	eor	r1, r1
    2820:	99 0f       	add	r25, r25
    2822:	39 2f       	mov	r19, r25
    2824:	33 0f       	add	r19, r19
    2826:	33 0f       	add	r19, r19
    2828:	93 0f       	add	r25, r19
    282a:	29 1b       	sub	r18, r25
    282c:	24 2b       	or	r18, r20
    282e:	25 83       	std	Z+5, r18	; 0x05
    2830:	96 81       	ldd	r25, Z+6	; 0x06
    2832:	98 9f       	mul	r25, r24
    2834:	81 2d       	mov	r24, r1
    2836:	11 24       	eor	r1, r1
    2838:	86 95       	lsr	r24
    283a:	86 95       	lsr	r24
    283c:	86 95       	lsr	r24
    283e:	40 e1       	ldi	r20, 0x10	; 16
    2840:	84 9f       	mul	r24, r20
    2842:	90 01       	movw	r18, r0
    2844:	11 24       	eor	r1, r1
    2846:	88 0f       	add	r24, r24
    2848:	38 2f       	mov	r19, r24
    284a:	33 0f       	add	r19, r19
    284c:	33 0f       	add	r19, r19
    284e:	83 0f       	add	r24, r19
    2850:	98 1b       	sub	r25, r24
    2852:	92 2b       	or	r25, r18
    2854:	96 83       	std	Z+6, r25	; 0x06
    2856:	47 e0       	ldi	r20, 0x07	; 7
    2858:	bf 01       	movw	r22, r30
    285a:	80 e0       	ldi	r24, 0x00	; 0
    285c:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    2860:	08 95       	ret

Disassembly of section .text.RTCSetTime:

00002f3e <RTCSetTime>:

// This sets the RTC to the specific time passed in. True is returned
// if it's 
bool RTCSetTime(uint64_t u64Timet)
{
    2f3e:	0f 93       	push	r16
    2f40:	1f 93       	push	r17
    2f42:	cf 93       	push	r28
    2f44:	df 93       	push	r29
    2f46:	cd b7       	in	r28, 0x3d	; 61
    2f48:	de b7       	in	r29, 0x3e	; 62
    2f4a:	a8 97       	sbiw	r28, 0x28	; 40
    2f4c:	0f b6       	in	r0, 0x3f	; 63
    2f4e:	f8 94       	cli
    2f50:	de bf       	out	0x3e, r29	; 62
    2f52:	0f be       	out	0x3f, r0	; 63
    2f54:	cd bf       	out	0x3d, r28	; 61
    2f56:	29 a3       	std	Y+33, r18	; 0x21
    2f58:	3a a3       	std	Y+34, r19	; 0x22
    2f5a:	4b a3       	std	Y+35, r20	; 0x23
    2f5c:	5c a3       	std	Y+36, r21	; 0x24
    2f5e:	6d a3       	std	Y+37, r22	; 0x25
    2f60:	7e a3       	std	Y+38, r23	; 0x26
    2f62:	8f a3       	std	Y+39, r24	; 0x27
    2f64:	98 a7       	std	Y+40, r25	; 0x28
	struct tm sTime;
	struct tm *psTime;
	SMCP7940NTime sTimeHW;

	// Convert to GMTime
	memset((void *) &sTime, 0, sizeof(sTime));
    2f66:	fe 01       	movw	r30, r28
    2f68:	31 96       	adiw	r30, 0x01	; 1
    2f6a:	89 e1       	ldi	r24, 0x19	; 25
    2f6c:	df 01       	movw	r26, r30
    2f6e:	1d 92       	st	X+, r1
    2f70:	8a 95       	dec	r24
    2f72:	e9 f7       	brne	.-6      	; 0x2f6e <RTCSetTime+0x30>
	psTime = gmtime((const time_t *) &u64Timet);
    2f74:	be 01       	movw	r22, r28
    2f76:	6f 5d       	subi	r22, 0xDF	; 223
    2f78:	7f 4f       	sbci	r23, 0xFF	; 255
    2f7a:	80 e8       	ldi	r24, 0x80	; 128
    2f7c:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <gmtime>
    2f80:	8c 01       	movw	r16, r24
	MBASSERT(psTime);
    2f82:	89 2b       	or	r24, r25
    2f84:	39 f4       	brne	.+14     	; 0x2f94 <RTCSetTime+0x56>
    2f86:	42 e8       	ldi	r20, 0x82	; 130
    2f88:	51 e0       	ldi	r21, 0x01	; 1
    2f8a:	66 ef       	ldi	r22, 0xF6	; 246
    2f8c:	72 e0       	ldi	r23, 0x02	; 2
    2f8e:	80 e0       	ldi	r24, 0x00	; 0
    2f90:	0e 94 95 23 	call	0x472a	; 0x472a <PlatformAssert>
	memcpy((void *) &sTime, (void *) psTime, sizeof(sTime));
    2f94:	a8 01       	movw	r20, r16
    2f96:	60 e8       	ldi	r22, 0x80	; 128
    2f98:	29 e1       	ldi	r18, 0x19	; 25
    2f9a:	30 e0       	ldi	r19, 0x00	; 0
    2f9c:	ce 01       	movw	r24, r28
    2f9e:	01 96       	adiw	r24, 0x01	; 1
    2fa0:	0e 94 21 23 	call	0x4642	; 0x4642 <memcpy>
	
	// Now convert to hardware
	StructTMToHW(&sTime,
    2fa4:	be 01       	movw	r22, r28
    2fa6:	66 5e       	subi	r22, 0xE6	; 230
    2fa8:	7f 4f       	sbci	r23, 0xFF	; 255
    2faa:	ce 01       	movw	r24, r28
    2fac:	01 96       	adiw	r24, 0x01	; 1
    2fae:	0e 94 93 20 	call	0x4126	; 0x4126 <StructTMToHW>
				 &sTimeHW);
	
	// Set the time			 
	cli();
    2fb2:	f8 94       	cli
	sg_u64Time = u64Timet;
    2fb4:	79 a1       	ldd	r23, Y+33	; 0x21
    2fb6:	6a a1       	ldd	r22, Y+34	; 0x22
    2fb8:	5b a1       	ldd	r21, Y+35	; 0x23
    2fba:	4c a1       	ldd	r20, Y+36	; 0x24
    2fbc:	3d a1       	ldd	r19, Y+37	; 0x25
    2fbe:	2e a1       	ldd	r18, Y+38	; 0x26
    2fc0:	9f a1       	ldd	r25, Y+39	; 0x27
    2fc2:	88 a5       	ldd	r24, Y+40	; 0x28
    2fc4:	70 93 41 09 	sts	0x0941, r23	; 0x800941 <sg_u64Time>
    2fc8:	60 93 42 09 	sts	0x0942, r22	; 0x800942 <sg_u64Time+0x1>
    2fcc:	50 93 43 09 	sts	0x0943, r21	; 0x800943 <sg_u64Time+0x2>
    2fd0:	40 93 44 09 	sts	0x0944, r20	; 0x800944 <sg_u64Time+0x3>
    2fd4:	30 93 45 09 	sts	0x0945, r19	; 0x800945 <sg_u64Time+0x4>
    2fd8:	20 93 46 09 	sts	0x0946, r18	; 0x800946 <sg_u64Time+0x5>
    2fdc:	90 93 47 09 	sts	0x0947, r25	; 0x800947 <sg_u64Time+0x6>
    2fe0:	80 93 48 09 	sts	0x0948, r24	; 0x800948 <sg_u64Time+0x7>
	sei();
    2fe4:	78 94       	sei
	
	// Now go tell the hardware about it
	return(RTCWriteHW(&sTimeHW));
    2fe6:	ce 01       	movw	r24, r28
    2fe8:	4a 96       	adiw	r24, 0x1a	; 26
    2fea:	0e 94 b2 13 	call	0x2764	; 0x2764 <RTCWriteHW>
}
    2fee:	a8 96       	adiw	r28, 0x28	; 40
    2ff0:	0f b6       	in	r0, 0x3f	; 63
    2ff2:	f8 94       	cli
    2ff4:	de bf       	out	0x3e, r29	; 62
    2ff6:	0f be       	out	0x3f, r0	; 63
    2ff8:	cd bf       	out	0x3d, r28	; 61
    2ffa:	df 91       	pop	r29
    2ffc:	cf 91       	pop	r28
    2ffe:	1f 91       	pop	r17
    3000:	0f 91       	pop	r16
    3002:	08 95       	ret

Disassembly of section .text.RTCInit:

00001658 <RTCInit>:
	sei();
	
	psSrc = gmtime((const time_t *) &u64Time);
	memcpy((void *) psTime, (void *) psSrc, sizeof(*psTime));
	return(true);
}
    1658:	ff 92       	push	r15
    165a:	0f 93       	push	r16
    165c:	1f 93       	push	r17
    165e:	cf 93       	push	r28
    1660:	df 93       	push	r29
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    1666:	a1 97       	sbiw	r28, 0x21	; 33
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	f8 94       	cli
    166c:	de bf       	out	0x3e, r29	; 62
    166e:	0f be       	out	0x3f, r0	; 63
    1670:	cd bf       	out	0x3d, r28	; 61
    1672:	19 82       	std	Y+1, r1	; 0x01
    1674:	41 e0       	ldi	r20, 0x01	; 1
    1676:	be 01       	movw	r22, r28
    1678:	6f 5f       	subi	r22, 0xFF	; 255
    167a:	7f 4f       	sbci	r23, 0xFF	; 255
    167c:	87 e0       	ldi	r24, 0x07	; 7
    167e:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    1682:	18 2f       	mov	r17, r24
    1684:	88 23       	and	r24, r24
    1686:	09 f4       	brne	.+2      	; 0x168a <RTCInit+0x32>
    1688:	eb c0       	rjmp	.+470    	; 0x1860 <RTCInit+0x208>
    168a:	80 e8       	ldi	r24, 0x80	; 128
    168c:	89 83       	std	Y+1, r24	; 0x01
    168e:	41 e0       	ldi	r20, 0x01	; 1
    1690:	be 01       	movw	r22, r28
    1692:	6f 5f       	subi	r22, 0xFF	; 255
    1694:	7f 4f       	sbci	r23, 0xFF	; 255
    1696:	80 e0       	ldi	r24, 0x00	; 0
    1698:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    169c:	18 2f       	mov	r17, r24
    169e:	81 11       	cpse	r24, r1
    16a0:	17 c0       	rjmp	.+46     	; 0x16d0 <RTCInit+0x78>
    16a2:	de c0       	rjmp	.+444    	; 0x1860 <RTCInit+0x208>
    16a4:	19 82       	std	Y+1, r1	; 0x01
    16a6:	41 e0       	ldi	r20, 0x01	; 1
    16a8:	be 01       	movw	r22, r28
    16aa:	6f 5f       	subi	r22, 0xFF	; 255
    16ac:	7f 4f       	sbci	r23, 0xFF	; 255
    16ae:	83 e0       	ldi	r24, 0x03	; 3
    16b0:	0e 94 e2 1c 	call	0x39c4	; 0x39c4 <RTCReadRegisters>
    16b4:	18 2f       	mov	r17, r24
    16b6:	88 23       	and	r24, r24
    16b8:	09 f4       	brne	.+2      	; 0x16bc <RTCInit+0x64>
    16ba:	d2 c0       	rjmp	.+420    	; 0x1860 <RTCInit+0x208>
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	85 fd       	sbrc	r24, 5
    16c0:	0a c0       	rjmp	.+20     	; 0x16d6 <RTCInit+0x7e>
    16c2:	60 e0       	ldi	r22, 0x00	; 0
    16c4:	70 e0       	ldi	r23, 0x00	; 0
    16c6:	cb 01       	movw	r24, r22
    16c8:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    16cc:	0f 5f       	subi	r16, 0xFF	; 255
    16ce:	01 c0       	rjmp	.+2      	; 0x16d2 <RTCInit+0x7a>
    16d0:	00 e0       	ldi	r16, 0x00	; 0
    16d2:	08 3c       	cpi	r16, 0xC8	; 200
    16d4:	38 f3       	brcs	.-50     	; 0x16a4 <RTCInit+0x4c>
    16d6:	08 3c       	cpi	r16, 0xC8	; 200
    16d8:	08 f0       	brcs	.+2      	; 0x16dc <RTCInit+0x84>
    16da:	c2 c0       	rjmp	.+388    	; 0x1860 <RTCInit+0x208>
    16dc:	89 81       	ldd	r24, Y+1	; 0x01
    16de:	88 60       	ori	r24, 0x08	; 8
    16e0:	89 83       	std	Y+1, r24	; 0x01
    16e2:	41 e0       	ldi	r20, 0x01	; 1
    16e4:	be 01       	movw	r22, r28
    16e6:	6f 5f       	subi	r22, 0xFF	; 255
    16e8:	7f 4f       	sbci	r23, 0xFF	; 255
    16ea:	83 e0       	ldi	r24, 0x03	; 3
    16ec:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    16f0:	18 2f       	mov	r17, r24
    16f2:	88 23       	and	r24, r24
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <RTCInit+0xa0>
    16f6:	b4 c0       	rjmp	.+360    	; 0x1860 <RTCInit+0x208>
    16f8:	41 e0       	ldi	r20, 0x01	; 1
    16fa:	be 01       	movw	r22, r28
    16fc:	6f 5f       	subi	r22, 0xFF	; 255
    16fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1700:	82 e0       	ldi	r24, 0x02	; 2
    1702:	0e 94 e2 1c 	call	0x39c4	; 0x39c4 <RTCReadRegisters>
    1706:	18 2f       	mov	r17, r24
    1708:	88 23       	and	r24, r24
    170a:	09 f4       	brne	.+2      	; 0x170e <RTCInit+0xb6>
    170c:	a9 c0       	rjmp	.+338    	; 0x1860 <RTCInit+0x208>
    170e:	89 81       	ldd	r24, Y+1	; 0x01
    1710:	8f 7b       	andi	r24, 0xBF	; 191
    1712:	89 83       	std	Y+1, r24	; 0x01
    1714:	41 e0       	ldi	r20, 0x01	; 1
    1716:	be 01       	movw	r22, r28
    1718:	6f 5f       	subi	r22, 0xFF	; 255
    171a:	7f 4f       	sbci	r23, 0xFF	; 255
    171c:	82 e0       	ldi	r24, 0x02	; 2
    171e:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    1722:	18 2f       	mov	r17, r24
    1724:	88 23       	and	r24, r24
    1726:	09 f4       	brne	.+2      	; 0x172a <RTCInit+0xd2>
    1728:	9b c0       	rjmp	.+310    	; 0x1860 <RTCInit+0x208>
    172a:	ce 01       	movw	r24, r28
    172c:	02 96       	adiw	r24, 0x02	; 2
    172e:	0e 94 ad 14 	call	0x295a	; 0x295a <RTCReadHW>
    1732:	18 2f       	mov	r17, r24
    1734:	88 23       	and	r24, r24
    1736:	09 f4       	brne	.+2      	; 0x173a <RTCInit+0xe2>
    1738:	93 c0       	rjmp	.+294    	; 0x1860 <RTCInit+0x208>
    173a:	8a 81       	ldd	r24, Y+2	; 0x02
    173c:	8c 33       	cpi	r24, 0x3C	; 60
    173e:	10 f4       	brcc	.+4      	; 0x1744 <RTCInit+0xec>
    1740:	10 e0       	ldi	r17, 0x00	; 0
    1742:	01 c0       	rjmp	.+2      	; 0x1746 <RTCInit+0xee>
    1744:	11 e0       	ldi	r17, 0x01	; 1
    1746:	8b 81       	ldd	r24, Y+3	; 0x03
    1748:	8c 33       	cpi	r24, 0x3C	; 60
    174a:	08 f0       	brcs	.+2      	; 0x174e <RTCInit+0xf6>
    174c:	11 e0       	ldi	r17, 0x01	; 1
    174e:	8c 81       	ldd	r24, Y+4	; 0x04
    1750:	8c 33       	cpi	r24, 0x3C	; 60
    1752:	08 f0       	brcs	.+2      	; 0x1756 <RTCInit+0xfe>
    1754:	11 e0       	ldi	r17, 0x01	; 1
    1756:	8d 81       	ldd	r24, Y+5	; 0x05
    1758:	81 50       	subi	r24, 0x01	; 1
    175a:	87 30       	cpi	r24, 0x07	; 7
    175c:	08 f0       	brcs	.+2      	; 0x1760 <RTCInit+0x108>
    175e:	11 e0       	ldi	r17, 0x01	; 1
    1760:	2f 81       	ldd	r18, Y+7	; 0x07
    1762:	8f ef       	ldi	r24, 0xFF	; 255
    1764:	82 0f       	add	r24, r18
    1766:	8c 30       	cpi	r24, 0x0C	; 12
    1768:	18 f5       	brcc	.+70     	; 0x17b0 <RTCInit+0x158>
    176a:	0e 81       	ldd	r16, Y+6	; 0x06
    176c:	00 23       	and	r16, r16
    176e:	11 f1       	breq	.+68     	; 0x17b4 <RTCInit+0x15c>
    1770:	82 2f       	mov	r24, r18
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	01 97       	sbiw	r24, 0x01	; 1
    1776:	09 2e       	mov	r0, r25
    1778:	00 0c       	add	r0, r0
    177a:	aa 0b       	sbc	r26, r26
    177c:	87 5d       	subi	r24, 0xD7	; 215
    177e:	9c 4f       	sbci	r25, 0xFC	; 252
    1780:	af 4f       	sbci	r26, 0xFF	; 255
    1782:	fc 01       	movw	r30, r24
    1784:	f4 90       	lpm	r15, Z
    1786:	a7 fd       	sbrc	r26, 7
    1788:	f0 80       	ld	r15, Z
    178a:	22 30       	cpi	r18, 0x02	; 2
    178c:	71 f4       	brne	.+28     	; 0x17aa <RTCInit+0x152>
    178e:	88 85       	ldd	r24, Y+8	; 0x08
    1790:	90 e0       	ldi	r25, 0x00	; 0
    1792:	84 31       	cpi	r24, 0x14	; 20
    1794:	91 05       	cpc	r25, r1
    1796:	18 f4       	brcc	.+6      	; 0x179e <RTCInit+0x146>
    1798:	8c 5c       	subi	r24, 0xCC	; 204
    179a:	97 4f       	sbci	r25, 0xF7	; 247
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <RTCInit+0x14a>
    179e:	80 53       	subi	r24, 0x30	; 48
    17a0:	98 4f       	sbci	r25, 0xF8	; 248
    17a2:	0e 94 a1 22 	call	0x4542	; 0x4542 <IsLeapYear>
    17a6:	81 11       	cpse	r24, r1
    17a8:	f3 94       	inc	r15
    17aa:	f0 16       	cp	r15, r16
    17ac:	28 f0       	brcs	.+10     	; 0x17b8 <RTCInit+0x160>
    17ae:	05 c0       	rjmp	.+10     	; 0x17ba <RTCInit+0x162>
    17b0:	11 e0       	ldi	r17, 0x01	; 1
    17b2:	03 c0       	rjmp	.+6      	; 0x17ba <RTCInit+0x162>
    17b4:	11 e0       	ldi	r17, 0x01	; 1
    17b6:	01 c0       	rjmp	.+2      	; 0x17ba <RTCInit+0x162>
    17b8:	11 e0       	ldi	r17, 0x01	; 1
    17ba:	11 23       	and	r17, r17
    17bc:	b9 f0       	breq	.+46     	; 0x17ec <RTCInit+0x194>
    17be:	1a 82       	std	Y+2, r1	; 0x02
    17c0:	1b 82       	std	Y+3, r1	; 0x03
    17c2:	1c 82       	std	Y+4, r1	; 0x04
    17c4:	81 e0       	ldi	r24, 0x01	; 1
    17c6:	8e 83       	std	Y+6, r24	; 0x06
    17c8:	8f 83       	std	Y+7, r24	; 0x07
    17ca:	88 e1       	ldi	r24, 0x18	; 24
    17cc:	88 87       	std	Y+8, r24	; 0x08
    17ce:	ce 01       	movw	r24, r28
    17d0:	02 96       	adiw	r24, 0x02	; 2
    17d2:	0e 94 b2 13 	call	0x2764	; 0x2764 <RTCWriteHW>
    17d6:	18 2f       	mov	r17, r24
    17d8:	88 23       	and	r24, r24
    17da:	09 f4       	brne	.+2      	; 0x17de <RTCInit+0x186>
    17dc:	41 c0       	rjmp	.+130    	; 0x1860 <RTCInit+0x208>
    17de:	ce 01       	movw	r24, r28
    17e0:	02 96       	adiw	r24, 0x02	; 2
    17e2:	0e 94 ad 14 	call	0x295a	; 0x295a <RTCReadHW>
    17e6:	18 2f       	mov	r17, r24
    17e8:	88 23       	and	r24, r24
    17ea:	d1 f1       	breq	.+116    	; 0x1860 <RTCInit+0x208>
    17ec:	be 01       	movw	r22, r28
    17ee:	67 5f       	subi	r22, 0xF7	; 247
    17f0:	7f 4f       	sbci	r23, 0xFF	; 255
    17f2:	ce 01       	movw	r24, r28
    17f4:	02 96       	adiw	r24, 0x02	; 2
    17f6:	0e 94 21 1d 	call	0x3a42	; 0x3a42 <HWToStructTM>
    17fa:	ce 01       	movw	r24, r28
    17fc:	09 96       	adiw	r24, 0x09	; 9
    17fe:	0e 94 1f 1c 	call	0x383e	; 0x383e <mktime>
    1802:	8b 01       	movw	r16, r22
    1804:	9c 01       	movw	r18, r24
    1806:	f8 94       	cli
    1808:	00 93 41 09 	sts	0x0941, r16	; 0x800941 <sg_u64Time>
    180c:	10 93 42 09 	sts	0x0942, r17	; 0x800942 <sg_u64Time+0x1>
    1810:	20 93 43 09 	sts	0x0943, r18	; 0x800943 <sg_u64Time+0x2>
    1814:	30 93 44 09 	sts	0x0944, r19	; 0x800944 <sg_u64Time+0x3>
    1818:	10 92 45 09 	sts	0x0945, r1	; 0x800945 <sg_u64Time+0x4>
    181c:	10 92 46 09 	sts	0x0946, r1	; 0x800946 <sg_u64Time+0x5>
    1820:	10 92 47 09 	sts	0x0947, r1	; 0x800947 <sg_u64Time+0x6>
    1824:	10 92 48 09 	sts	0x0948, r1	; 0x800948 <sg_u64Time+0x7>
    1828:	78 94       	sei
    182a:	87 b1       	in	r24, 0x07	; 7
    182c:	8e 7f       	andi	r24, 0xFE	; 254
    182e:	87 b9       	out	0x07, r24	; 7
    1830:	88 b1       	in	r24, 0x08	; 8
    1832:	81 60       	ori	r24, 0x01	; 1
    1834:	88 b9       	out	0x08, r24	; 8
    1836:	41 e0       	ldi	r20, 0x01	; 1
    1838:	be 01       	movw	r22, r28
    183a:	6f 5f       	subi	r22, 0xFF	; 255
    183c:	7f 4f       	sbci	r23, 0xFF	; 255
    183e:	87 e0       	ldi	r24, 0x07	; 7
    1840:	0e 94 e2 1c 	call	0x39c4	; 0x39c4 <RTCReadRegisters>
    1844:	18 2f       	mov	r17, r24
    1846:	88 23       	and	r24, r24
    1848:	59 f0       	breq	.+22     	; 0x1860 <RTCInit+0x208>
    184a:	89 81       	ldd	r24, Y+1	; 0x01
    184c:	80 64       	ori	r24, 0x40	; 64
    184e:	89 83       	std	Y+1, r24	; 0x01
    1850:	41 e0       	ldi	r20, 0x01	; 1
    1852:	be 01       	movw	r22, r28
    1854:	6f 5f       	subi	r22, 0xFF	; 255
    1856:	7f 4f       	sbci	r23, 0xFF	; 255
    1858:	87 e0       	ldi	r24, 0x07	; 7
    185a:	0e 94 bf 1e 	call	0x3d7e	; 0x3d7e <RTCWriteRegisters>
    185e:	18 2f       	mov	r17, r24
    1860:	81 2f       	mov	r24, r17
    1862:	a1 96       	adiw	r28, 0x21	; 33
    1864:	0f b6       	in	r0, 0x3f	; 63
    1866:	f8 94       	cli
    1868:	de bf       	out	0x3e, r29	; 62
    186a:	0f be       	out	0x3f, r0	; 63
    186c:	cd bf       	out	0x3d, r28	; 61
    186e:	df 91       	pop	r29
    1870:	cf 91       	pop	r28
    1872:	1f 91       	pop	r17
    1874:	0f 91       	pop	r16
    1876:	ff 90       	pop	r15
    1878:	08 95       	ret

Disassembly of section .text.SDSetCS:

00004cfa <SDSetCS>:
static uint8_t sg_u8CSD[16];

// This will provide a !CS assertion or deassertion with pre/postamble clock
static void SDSetCS(bool bAsserted)
{
	if (bAsserted)
    4cfa:	88 23       	and	r24, r24
    4cfc:	21 f0       	breq	.+8      	; 0x4d06 <SDSetCS+0xc>
	{
		SD_CS_ASSERT();
    4cfe:	88 b1       	in	r24, 0x08	; 8
    4d00:	8f 7b       	andi	r24, 0xBF	; 191
    4d02:	88 b9       	out	0x08, r24	; 8
    4d04:	08 95       	ret
	}
	else
	{
		SD_CS_DEASSERT();
    4d06:	88 b1       	in	r24, 0x08	; 8
    4d08:	80 64       	ori	r24, 0x40	; 64
    4d0a:	88 b9       	out	0x08, r24	; 8
    4d0c:	08 95       	ret

Disassembly of section .text.SDPowerup:

0000449a <SDPowerup>:

// Sends SD powerup sequence to card and attempts to initialize it
static void SDPowerup(void)
{
	// Set SPI baud rate to (SD_SPEED_SLOW, which is the max for the init sequence)
	(void) SPISetBaudRate(SD_SPEED_SLOW);
    449a:	60 e8       	ldi	r22, 0x80	; 128
    449c:	7a e1       	ldi	r23, 0x1A	; 26
    449e:	86 e0       	ldi	r24, 0x06	; 6
    44a0:	90 e0       	ldi	r25, 0x00	; 0
    44a2:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <SPISetBaudRate>
	
	// Deassert chip select
	SD_CS_DEASSERT();
    44a6:	88 b1       	in	r24, 0x08	; 8
    44a8:	80 64       	ori	r24, 0x40	; 64
    44aa:	88 b9       	out	0x08, r24	; 8
	
	// Delay time after possible deassertion (2ms)
	Delay(2000);
    44ac:	60 ed       	ldi	r22, 0xD0	; 208
    44ae:	77 e0       	ldi	r23, 0x07	; 7
    44b0:	80 e0       	ldi	r24, 0x00	; 0
    44b2:	90 e0       	ldi	r25, 0x00	; 0
    44b4:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
	
	// Send 74/80 bits of 0xff as a reset (80 bits required since we're byte-
	// sized transactions)
	SPIWritePattern(0xff,
    44b8:	40 e1       	ldi	r20, 0x10	; 16
    44ba:	50 e0       	ldi	r21, 0x00	; 0
    44bc:	6f ef       	ldi	r22, 0xFF	; 255
    44be:	70 e0       	ldi	r23, 0x00	; 0
    44c0:	82 e0       	ldi	r24, 0x02	; 2
    44c2:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
				    128/8);

	// Delay time after write
	Delay(2000);
    44c6:	60 ed       	ldi	r22, 0xD0	; 208
    44c8:	77 e0       	ldi	r23, 0x07	; 7
    44ca:	80 e0       	ldi	r24, 0x00	; 0
    44cc:	90 e0       	ldi	r25, 0x00	; 0
    44ce:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    44d2:	08 95       	ret

Disassembly of section .text.SDCommand:

00003300 <SDCommand>:
#define CMD8_CRC    0x87

// Sends a command to the SD card, including argument an CRC
static uint8_t SDCommand(uint8_t u8Cmd,
						 uint32_t u32Arg)
{
    3300:	df 92       	push	r13
    3302:	ef 92       	push	r14
    3304:	ff 92       	push	r15
    3306:	0f 93       	push	r16
    3308:	1f 93       	push	r17
    330a:	cf 93       	push	r28
    330c:	df 93       	push	r29
    330e:	cd b7       	in	r28, 0x3d	; 61
    3310:	de b7       	in	r29, 0x3e	; 62
    3312:	27 97       	sbiw	r28, 0x07	; 7
    3314:	0f b6       	in	r0, 0x3f	; 63
    3316:	f8 94       	cli
    3318:	de bf       	out	0x3e, r29	; 62
    331a:	0f be       	out	0x3f, r0	; 63
    331c:	cd bf       	out	0x3d, r28	; 61
    331e:	18 2f       	mov	r17, r24
    3320:	04 2f       	mov	r16, r20
    3322:	f5 2e       	mov	r15, r21
    3324:	e6 2e       	mov	r14, r22
    3326:	d7 2e       	mov	r13, r23
	uint8_t u8Buffer[sizeof(u8Cmd) + sizeof(u32Arg) + sizeof(u8CRC)];
	uint8_t u8Response;
	uint8_t u8Count;
	
	// If this is an ACMD, prefix a CMD55
	if (u8Cmd & 0x80)
    3328:	88 23       	and	r24, r24
    332a:	4c f4       	brge	.+18     	; 0x333e <SDCommand+0x3e>
	{
		u8Response = SDCommand(CMD55,
    332c:	40 e0       	ldi	r20, 0x00	; 0
    332e:	50 e0       	ldi	r21, 0x00	; 0
    3330:	ba 01       	movw	r22, r20
    3332:	87 e3       	ldi	r24, 0x37	; 55
    3334:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    3338:	8f 83       	std	Y+7, r24	; 0x07
							   CMD55_ARG);
							   
		if (u8Response > 1)
    333a:	82 30       	cpi	r24, 0x02	; 2
    333c:	40 f5       	brcc	.+80     	; 0x338e <SDCommand+0x8e>
			return(u8Response);
		}
	}
	
	// SD Command (OR in 0x40 so bit 47 is always a 1
	u8Buffer[0] = (u8Cmd & 0x7f) | 0x40;
    333e:	81 2f       	mov	r24, r17
    3340:	8f 73       	andi	r24, 0x3F	; 63
    3342:	80 64       	ori	r24, 0x40	; 64
    3344:	89 83       	std	Y+1, r24	; 0x01
	
	// 32 Bits of argument
	u8Buffer[1] = (uint8_t) (u32Arg >> 24);
    3346:	da 82       	std	Y+2, r13	; 0x02
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
    3348:	eb 82       	std	Y+3, r14	; 0x03
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
    334a:	fc 82       	std	Y+4, r15	; 0x04
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
    334c:	0d 83       	std	Y+5, r16	; 0x05
	
	// Valid CRCs for specific commands
	u8CRC = 0;
	if (CMD0 == u8Cmd)
    334e:	11 23       	and	r17, r17
    3350:	11 f0       	breq	.+4      	; 0x3356 <SDCommand+0x56>
	u8Buffer[2] = (uint8_t) (u32Arg >> 16);
	u8Buffer[3] = (uint8_t) (u32Arg >> 8);
	u8Buffer[4] = (uint8_t) (u32Arg >> 0);
	
	// Valid CRCs for specific commands
	u8CRC = 0;
    3352:	80 e0       	ldi	r24, 0x00	; 0
    3354:	01 c0       	rjmp	.+2      	; 0x3358 <SDCommand+0x58>
	if (CMD0 == u8Cmd)
	{
		u8CRC = 0x95;
    3356:	85 e9       	ldi	r24, 0x95	; 149
	}
	
	if (CMD8 == u8Cmd)
    3358:	18 30       	cpi	r17, 0x08	; 8
    335a:	09 f4       	brne	.+2      	; 0x335e <SDCommand+0x5e>
	{
		u8CRC = 0x87;
    335c:	87 e8       	ldi	r24, 0x87	; 135
	}
	
	// Now the CRC - Bit 0 means "ignore CRC"
	u8Buffer[5] = (uint8_t) (u8CRC | 0x01);
    335e:	81 60       	ori	r24, 0x01	; 1
    3360:	8e 83       	std	Y+6, r24	; 0x06
	
	// Send all bytes to the SD card
	SPIWrite(u8Buffer,
    3362:	46 e0       	ldi	r20, 0x06	; 6
    3364:	50 e0       	ldi	r21, 0x00	; 0
    3366:	be 01       	movw	r22, r28
    3368:	6f 5f       	subi	r22, 0xFF	; 255
    336a:	7f 4f       	sbci	r23, 0xFF	; 255
    336c:	81 e0       	ldi	r24, 0x01	; 1
    336e:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			 sizeof(u8Buffer));
			 
	u8Count = 10;
    3372:	1a e0       	ldi	r17, 0x0A	; 10
	
	do 
	{
		SPIRead(&u8Response,
    3374:	41 e0       	ldi	r20, 0x01	; 1
    3376:	50 e0       	ldi	r21, 0x00	; 0
    3378:	be 01       	movw	r22, r28
    337a:	69 5f       	subi	r22, 0xF9	; 249
    337c:	7f 4f       	sbci	r23, 0xFF	; 255
    337e:	83 e0       	ldi	r24, 0x03	; 3
    3380:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
				sizeof(u8Response));
	} while ((u8Response & 0x80) && --u8Count);
    3384:	8f 81       	ldd	r24, Y+7	; 0x07
    3386:	88 23       	and	r24, r24
    3388:	14 f4       	brge	.+4      	; 0x338e <SDCommand+0x8e>
    338a:	11 50       	subi	r17, 0x01	; 1
    338c:	99 f7       	brne	.-26     	; 0x3374 <SDCommand+0x74>
	
	return(u8Response);
}
    338e:	27 96       	adiw	r28, 0x07	; 7
    3390:	0f b6       	in	r0, 0x3f	; 63
    3392:	f8 94       	cli
    3394:	de bf       	out	0x3e, r29	; 62
    3396:	0f be       	out	0x3f, r0	; 63
    3398:	cd bf       	out	0x3d, r28	; 61
    339a:	df 91       	pop	r29
    339c:	cf 91       	pop	r28
    339e:	1f 91       	pop	r17
    33a0:	0f 91       	pop	r16
    33a2:	ff 90       	pop	r15
    33a4:	ef 90       	pop	r14
    33a6:	df 90       	pop	r13
    33a8:	08 95       	ret

Disassembly of section .text.SDGoIdle:

00004b90 <SDGoIdle>:
			sizeof(uint32_t));
}

// SD - Go idle!
static uint8_t SDGoIdle(uint8_t *pu8Response)
{
    4b90:	cf 93       	push	r28
	uint8_t u8Response;
	
	SDSetCS(true);
    4b92:	81 e0       	ldi	r24, 0x01	; 1
    4b94:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	// Send our CMD0 (go idle)
	u8Response = SDCommand(CMD0,
    4b98:	40 e0       	ldi	r20, 0x00	; 0
    4b9a:	50 e0       	ldi	r21, 0x00	; 0
    4b9c:	ba 01       	movw	r22, r20
    4b9e:	80 e0       	ldi	r24, 0x00	; 0
    4ba0:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    4ba4:	c8 2f       	mov	r28, r24
						   CMD0_ARG);
						   
	SDSetCS(false);
    4ba6:	80 e0       	ldi	r24, 0x00	; 0
    4ba8:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>

	return(u8Response);
}
    4bac:	8c 2f       	mov	r24, r28
    4bae:	cf 91       	pop	r28
    4bb0:	08 95       	ret

Disassembly of section .text.SDSendOpCondition:

00004576 <SDSendOpCondition>:
#define ACMD41_CRC  0x00

// Send operation condition
static uint8_t SDSendOpCondition(uint8_t *pu8Response,
								 uint32_t u32Arg)
{
    4576:	cf 92       	push	r12
    4578:	df 92       	push	r13
    457a:	ef 92       	push	r14
    457c:	ff 92       	push	r15
    457e:	cf 93       	push	r28
    4580:	6a 01       	movw	r12, r20
    4582:	7b 01       	movw	r14, r22
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    4584:	81 e0       	ldi	r24, 0x01	; 1
    4586:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(ACMD41,
    458a:	b7 01       	movw	r22, r14
    458c:	a6 01       	movw	r20, r12
    458e:	89 ea       	ldi	r24, 0xA9	; 169
    4590:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    4594:	c8 2f       	mov	r28, r24
						   u32Arg);
	// Deassert chip select
	SDSetCS(false);
    4596:	80 e0       	ldi	r24, 0x00	; 0
    4598:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	return(u8Response);
}
    459c:	8c 2f       	mov	r24, r28
    459e:	cf 91       	pop	r28
    45a0:	ff 90       	pop	r15
    45a2:	ef 90       	pop	r14
    45a4:	df 90       	pop	r13
    45a6:	cf 90       	pop	r12
    45a8:	08 95       	ret

Disassembly of section .text.SDSendOpConditionArg:

00004024 <SDSendOpConditionArg>:
	return(u8Response);
}

static uint8_t SDSendOpConditionArg(uint8_t *pu8Resp,
									uint32_t u32Arg)
{
    4024:	cf 92       	push	r12
    4026:	df 92       	push	r13
    4028:	ef 92       	push	r14
    402a:	ff 92       	push	r15
    402c:	0f 93       	push	r16
    402e:	1f 93       	push	r17
    4030:	cf 93       	push	r28
    4032:	df 93       	push	r29
    4034:	8c 01       	movw	r16, r24
    4036:	6a 01       	movw	r12, r20
    4038:	7b 01       	movw	r14, r22
	uint8_t u8Attempts;
	uint8_t u8Response;
	
	u8Attempts = 0;
    403a:	c0 e0       	ldi	r28, 0x00	; 0
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    403c:	0f c0       	rjmp	.+30     	; 0x405c <SDSendOpConditionArg+0x38>
	{
		u8Response = SDSendOpCondition(pu8Resp,
    403e:	b7 01       	movw	r22, r14
    4040:	a6 01       	movw	r20, r12
    4042:	c8 01       	movw	r24, r16
    4044:	0e 94 bb 22 	call	0x4576	; 0x4576 <SDSendOpCondition>
    4048:	d8 2f       	mov	r29, r24
									   u32Arg);
		if (0 == u8Response)
    404a:	88 23       	and	r24, r24
    404c:	49 f0       	breq	.+18     	; 0x4060 <SDSendOpConditionArg+0x3c>
		{
			break;
		}
			
		// Give it a little time to settle
		Delay(10000);
    404e:	60 e1       	ldi	r22, 0x10	; 16
    4050:	77 e2       	ldi	r23, 0x27	; 39
    4052:	80 e0       	ldi	r24, 0x00	; 0
    4054:	90 e0       	ldi	r25, 0x00	; 0
    4056:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
		u8Attempts++;
    405a:	cf 5f       	subi	r28, 0xFF	; 255
	uint8_t u8Response;
	
	u8Attempts = 0;
		
	// Loop until it comes alive - if it comes alive. Put the card in idle state.
	while (u8Attempts < SD_GO_IDLE_RETRIES)
    405c:	c4 36       	cpi	r28, 0x64	; 100
    405e:	78 f3       	brcs	.-34     	; 0x403e <SDSendOpConditionArg+0x1a>
		Delay(10000);
		u8Attempts++;
	}

	// If we've retried too much, bail out. We're done.
	if (SD_GO_IDLE_RETRIES == u8Attempts)
    4060:	c4 36       	cpi	r28, 0x64	; 100
    4062:	09 f4       	brne	.+2      	; 0x4066 <SDSendOpConditionArg+0x42>
	{
		u8Response = 0x80;
    4064:	d0 e8       	ldi	r29, 0x80	; 128
	}
	
	return(u8Response);
}
    4066:	8d 2f       	mov	r24, r29
    4068:	df 91       	pop	r29
    406a:	cf 91       	pop	r28
    406c:	1f 91       	pop	r17
    406e:	0f 91       	pop	r16
    4070:	ff 90       	pop	r15
    4072:	ef 90       	pop	r14
    4074:	df 90       	pop	r13
    4076:	cf 90       	pop	r12
    4078:	08 95       	ret

Disassembly of section .text.SDWaitResponse7:

00004dd8 <SDWaitResponse7>:

// This will return true if a response 7 was received, otherwise false
static void SDWaitResponse7(uint8_t *pu8ResponseByte)
{
	// Go read the remaining 4 bytes
	SPIRead(pu8ResponseByte,
    4dd8:	44 e0       	ldi	r20, 0x04	; 4
    4dda:	50 e0       	ldi	r21, 0x00	; 0
    4ddc:	bc 01       	movw	r22, r24
    4dde:	83 e0       	ldi	r24, 0x03	; 3
    4de0:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
    4de4:	08 95       	ret

Disassembly of section .text.SDSendInterfaceCondition:

000045aa <SDSendInterfaceCondition>:
	return(u8Response);
}

// Send interface condition
static uint8_t SDSendInterfaceCondition(uint8_t *pu8Response)
{
    45aa:	0f 93       	push	r16
    45ac:	1f 93       	push	r17
    45ae:	cf 93       	push	r28
    45b0:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	SDSetCS(true);
    45b2:	81 e0       	ldi	r24, 0x01	; 1
    45b4:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	// Send our CMD8 Send interface condition
	u8Response = SDCommand(CMD8,
    45b8:	4a ea       	ldi	r20, 0xAA	; 170
    45ba:	51 e0       	ldi	r21, 0x01	; 1
    45bc:	60 e0       	ldi	r22, 0x00	; 0
    45be:	70 e0       	ldi	r23, 0x00	; 0
    45c0:	88 e0       	ldi	r24, 0x08	; 8
    45c2:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    45c6:	c8 2f       	mov	r28, r24
						   CMD8_ARG);
						   
	SDWaitResponse7(pu8Response);
    45c8:	c8 01       	movw	r24, r16
    45ca:	0e 94 ec 26 	call	0x4dd8	; 0x4dd8 <SDWaitResponse7>
		
	SDSetCS(false);
    45ce:	80 e0       	ldi	r24, 0x00	; 0
    45d0:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>

	return(u8Response);
}
    45d4:	8c 2f       	mov	r24, r28
    45d6:	cf 91       	pop	r28
    45d8:	1f 91       	pop	r17
    45da:	0f 91       	pop	r16
    45dc:	08 95       	ret

Disassembly of section .text.SDReadOCR:

000045de <SDReadOCR>:
#define CMD58_ARG   0x00000000
#define CMD58_CRC   0x00

// Go read the OCR
static uint8_t SDReadOCR(uint8_t *pu8Response)
{
    45de:	0f 93       	push	r16
    45e0:	1f 93       	push	r17
    45e2:	cf 93       	push	r28
    45e4:	8c 01       	movw	r16, r24
	uint8_t u8Response;
	
	// Assert chip select
	SDSetCS(true);
    45e6:	81 e0       	ldi	r24, 0x01	; 1
    45e8:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	// Send the app command
	u8Response = SDCommand(CMD58,
    45ec:	40 e0       	ldi	r20, 0x00	; 0
    45ee:	50 e0       	ldi	r21, 0x00	; 0
    45f0:	ba 01       	movw	r22, r20
    45f2:	8a e3       	ldi	r24, 0x3A	; 58
    45f4:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    45f8:	c8 2f       	mov	r28, r24
						   CMD58_ARG);

	// Read response
	SDWaitResponse7(pu8Response);
    45fa:	c8 01       	movw	r24, r16
    45fc:	0e 94 ec 26 	call	0x4dd8	; 0x4dd8 <SDWaitResponse7>

	// Deassert chip select
	SDSetCS(false);
    4600:	80 e0       	ldi	r24, 0x00	; 0
    4602:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	return(u8Response);
}
    4606:	8c 2f       	mov	r24, r28
    4608:	cf 91       	pop	r28
    460a:	1f 91       	pop	r17
    460c:	0f 91       	pop	r16
    460e:	08 95       	ret

Disassembly of section .text.SDReadCSD:

00003abe <SDReadCSD>:
#define CMD9_ARG    0x000000000
#define CMD9_CRC    0x00

// Read CSD (card specific data) - CSD is 128 bits - see the SD spec for details.
static uint8_t SDReadCSD(uint8_t *pu8CSD)
{
    3abe:	ef 92       	push	r14
    3ac0:	ff 92       	push	r15
    3ac2:	0f 93       	push	r16
    3ac4:	1f 93       	push	r17
    3ac6:	cf 93       	push	r28
    3ac8:	df 93       	push	r29
    3aca:	0f 92       	push	r0
    3acc:	cd b7       	in	r28, 0x3d	; 61
    3ace:	de b7       	in	r29, 0x3e	; 62
    3ad0:	7c 01       	movw	r14, r24
	uint8_t u8Response;
	uint8_t u8CmdResponse;
	uint8_t u8Count = 8;
	
	SDSetCS(true);
    3ad2:	81 e0       	ldi	r24, 0x01	; 1
    3ad4:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	
	// Send our CMD9 (read CSD)
	u8CmdResponse = SDCommand(CMD9,
    3ad8:	40 e0       	ldi	r20, 0x00	; 0
    3ada:	50 e0       	ldi	r21, 0x00	; 0
    3adc:	ba 01       	movw	r22, r20
    3ade:	89 e0       	ldi	r24, 0x09	; 9
    3ae0:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    3ae4:	08 2f       	mov	r16, r24
							  CMD9_ARG);
	
	// Success! Let's get a response
	if (u8CmdResponse)
    3ae6:	81 11       	cpse	r24, r1
    3ae8:	1c c0       	rjmp	.+56     	; 0x3b22 <SDReadCSD+0x64>
    3aea:	18 e0       	ldi	r17, 0x08	; 8
    3aec:	01 c0       	rjmp	.+2      	; 0x3af0 <SDReadCSD+0x32>
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
			 (u8Count--));
    3aee:	18 2f       	mov	r17, r24
	}
	
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
    3af0:	41 e0       	ldi	r20, 0x01	; 1
    3af2:	50 e0       	ldi	r21, 0x00	; 0
    3af4:	be 01       	movw	r22, r28
    3af6:	6f 5f       	subi	r22, 0xFF	; 255
    3af8:	7f 4f       	sbci	r23, 0xFF	; 255
    3afa:	83 e0       	ldi	r24, 0x03	; 3
    3afc:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3b00:	89 81       	ldd	r24, Y+1	; 0x01
			 (u8Count--));
    3b02:	8e 3f       	cpi	r24, 0xFE	; 254
    3b04:	29 f0       	breq	.+10     	; 0x3b10 <SDReadCSD+0x52>
    3b06:	8f ef       	ldi	r24, 0xFF	; 255
    3b08:	81 0f       	add	r24, r17
	// Wait until SD_START_TOKEN (start of data sector). We should easily see it in a few bytes.
	do 
	{
		SPIRead(&u8Response,
			    sizeof(u8Response));
	} while ((u8Response != SD_START_TOKEN) &&
    3b0a:	11 11       	cpse	r17, r1
    3b0c:	f0 cf       	rjmp	.-32     	; 0x3aee <SDReadCSD+0x30>
    3b0e:	01 c0       	rjmp	.+2      	; 0x3b12 <SDReadCSD+0x54>
    3b10:	81 2f       	mov	r24, r17
			 (u8Count--));
			 
	// If we haven't seen it in u8Count bytes, then error the call
	if (0 == u8Count)
    3b12:	88 23       	and	r24, r24
    3b14:	31 f0       	breq	.+12     	; 0x3b22 <SDReadCSD+0x64>
	{
		goto errorExit;
	}
	
	// Go read the remaining 16 bytes
	SPIRead(pu8CSD,
    3b16:	40 e1       	ldi	r20, 0x10	; 16
    3b18:	50 e0       	ldi	r21, 0x00	; 0
    3b1a:	b7 01       	movw	r22, r14
    3b1c:	83 e0       	ldi	r24, 0x03	; 3
    3b1e:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
		    16);
	
errorExit:	
	SDSetCS(false);
    3b22:	80 e0       	ldi	r24, 0x00	; 0
    3b24:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
	return(u8CmdResponse);
	
}
    3b28:	80 2f       	mov	r24, r16
    3b2a:	0f 90       	pop	r0
    3b2c:	df 91       	pop	r29
    3b2e:	cf 91       	pop	r28
    3b30:	1f 91       	pop	r17
    3b32:	0f 91       	pop	r16
    3b34:	ff 90       	pop	r15
    3b36:	ef 90       	pop	r14
    3b38:	08 95       	ret

Disassembly of section .text.SDReceiveDataBlock:

000036a6 <SDReceiveDataBlock>:
}

// Receives a datablock during the data phase which may take some time
static bool SDReceiveDataBlock(uint8_t *pu8Buffer,
							   uint16_t u16RXCount)
{
    36a6:	cf 92       	push	r12
    36a8:	df 92       	push	r13
    36aa:	ef 92       	push	r14
    36ac:	ff 92       	push	r15
    36ae:	0f 93       	push	r16
    36b0:	1f 93       	push	r17
    36b2:	cf 93       	push	r28
    36b4:	df 93       	push	r29
    36b6:	0f 92       	push	r0
    36b8:	cd b7       	in	r28, 0x3d	; 61
    36ba:	de b7       	in	r29, 0x3e	; 62
    36bc:	7c 01       	movw	r14, r24
    36be:	6b 01       	movw	r12, r22
	uint8_t u8Response;
	uint16_t u16Count = 4096;
    36c0:	00 e0       	ldi	r16, 0x00	; 0
    36c2:	10 e1       	ldi	r17, 0x10	; 16
    36c4:	01 c0       	rjmp	.+2      	; 0x36c8 <SDReceiveDataBlock+0x22>
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
    36c6:	89 01       	movw	r16, r18
	uint16_t u16Count = 4096;
	
	// Wait for response token
	do 
	{
		SPIRead(&u8Response,
    36c8:	41 e0       	ldi	r20, 0x01	; 1
    36ca:	50 e0       	ldi	r21, 0x00	; 0
    36cc:	be 01       	movw	r22, r28
    36ce:	6f 5f       	subi	r22, 0xFF	; 255
    36d0:	7f 4f       	sbci	r23, 0xFF	; 255
    36d2:	83 e0       	ldi	r24, 0x03	; 3
    36d4:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    36d8:	89 81       	ldd	r24, Y+1	; 0x01
		   (u16Count--));
    36da:	8e 3f       	cpi	r24, 0xFE	; 254
    36dc:	29 f0       	breq	.+10     	; 0x36e8 <SDReceiveDataBlock+0x42>
    36de:	98 01       	movw	r18, r16
    36e0:	21 50       	subi	r18, 0x01	; 1
    36e2:	31 09       	sbc	r19, r1
	do 
	{
		SPIRead(&u8Response,
				sizeof(u8Response));
	} 
	while ((u8Response != SD_START_TOKEN) &&
    36e4:	01 2b       	or	r16, r17
    36e6:	79 f7       	brne	.-34     	; 0x36c6 <SDReceiveDataBlock+0x20>
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
    36e8:	8e 3f       	cpi	r24, 0xFE	; 254
    36ea:	b9 f4       	brne	.+46     	; 0x371a <SDReceiveDataBlock+0x74>
	{
		return(false);
	}
	
	// Start of data. Pull it down.
	SPIRead(pu8Buffer,
    36ec:	a6 01       	movw	r20, r12
    36ee:	b7 01       	movw	r22, r14
    36f0:	83 e0       	ldi	r24, 0x03	; 3
    36f2:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			u16RXCount);
			
	// Discard CRC
	SPIRead(&u8Response,
    36f6:	41 e0       	ldi	r20, 0x01	; 1
    36f8:	50 e0       	ldi	r21, 0x00	; 0
    36fa:	be 01       	movw	r22, r28
    36fc:	6f 5f       	subi	r22, 0xFF	; 255
    36fe:	7f 4f       	sbci	r23, 0xFF	; 255
    3700:	83 e0       	ldi	r24, 0x03	; 3
    3702:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			sizeof(u8Response));
	SPIRead(&u8Response,
    3706:	41 e0       	ldi	r20, 0x01	; 1
    3708:	50 e0       	ldi	r21, 0x00	; 0
    370a:	be 01       	movw	r22, r28
    370c:	6f 5f       	subi	r22, 0xFF	; 255
    370e:	7f 4f       	sbci	r23, 0xFF	; 255
    3710:	83 e0       	ldi	r24, 0x03	; 3
    3712:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			sizeof(u8Response));
	return(true);			   
    3716:	81 e0       	ldi	r24, 0x01	; 1
    3718:	01 c0       	rjmp	.+2      	; 0x371c <SDReceiveDataBlock+0x76>
	while ((u8Response != SD_START_TOKEN) &&
		   (u16Count--));
		   
	if (u8Response != SD_START_TOKEN)
	{
		return(false);
    371a:	80 e0       	ldi	r24, 0x00	; 0
	SPIRead(&u8Response,
			sizeof(u8Response));
	SPIRead(&u8Response,
			sizeof(u8Response));
	return(true);			   
}
    371c:	0f 90       	pop	r0
    371e:	df 91       	pop	r29
    3720:	cf 91       	pop	r28
    3722:	1f 91       	pop	r17
    3724:	0f 91       	pop	r16
    3726:	ff 90       	pop	r15
    3728:	ef 90       	pop	r14
    372a:	df 90       	pop	r13
    372c:	cf 90       	pop	r12
    372e:	08 95       	ret

Disassembly of section .text.SDTransmitDataBlock:

000030c8 <SDTransmitDataBlock>:

// Transmits a datablock during the data phase which may take some time
static bool SDTransmitDataBlock(uint8_t *pu8Buffer,
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
    30c8:	ef 92       	push	r14
    30ca:	ff 92       	push	r15
    30cc:	0f 93       	push	r16
    30ce:	1f 93       	push	r17
    30d0:	cf 93       	push	r28
    30d2:	df 93       	push	r29
    30d4:	00 d0       	rcall	.+0      	; 0x30d6 <SDTransmitDataBlock+0xe>
    30d6:	cd b7       	in	r28, 0x3d	; 61
    30d8:	de b7       	in	r29, 0x3e	; 62
    30da:	8c 01       	movw	r16, r24
    30dc:	7b 01       	movw	r14, r22
    30de:	4a 83       	std	Y+2, r20	; 0x02
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;

	// Send the data phase token (whatever it is)
	SPIWrite(&u8DataPhaseToken,
    30e0:	41 e0       	ldi	r20, 0x01	; 1
    30e2:	50 e0       	ldi	r21, 0x00	; 0
    30e4:	be 01       	movw	r22, r28
    30e6:	6e 5f       	subi	r22, 0xFE	; 254
    30e8:	7f 4f       	sbci	r23, 0xFF	; 255
    30ea:	81 e0       	ldi	r24, 0x01	; 1
    30ec:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
			 sizeof(u8DataPhaseToken));
	
	if (u8DataPhaseToken != SD_STOP_TRANSACTION)
    30f0:	8a 81       	ldd	r24, Y+2	; 0x02
    30f2:	8d 3f       	cpi	r24, 0xFD	; 253
    30f4:	e1 f1       	breq	.+120    	; 0x316e <SDTransmitDataBlock+0xa6>
	{
		// As long as we're not stopping a transaction, we're writing data
		SPIWrite(pu8Buffer,
    30f6:	a7 01       	movw	r20, r14
    30f8:	b8 01       	movw	r22, r16
    30fa:	81 e0       	ldi	r24, 0x01	; 1
    30fc:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
    3100:	00 e0       	ldi	r16, 0x00	; 0
    3102:	10 e0       	ldi	r17, 0x00	; 0
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    3104:	0d c0       	rjmp	.+26     	; 0x3120 <SDTransmitDataBlock+0x58>
		{
			// Get some data
			SPIRead(&u8Response,
    3106:	41 e0       	ldi	r20, 0x01	; 1
    3108:	50 e0       	ldi	r21, 0x00	; 0
    310a:	be 01       	movw	r22, r28
    310c:	6f 5f       	subi	r22, 0xFF	; 255
    310e:	7f 4f       	sbci	r23, 0xFF	; 255
    3110:	83 e0       	ldi	r24, 0x03	; 3
    3112:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
					sizeof(u8Response));
			if (u8Response != 0xff)
    3116:	89 81       	ldd	r24, Y+1	; 0x01
    3118:	8f 3f       	cpi	r24, 0xFF	; 255
    311a:	31 f4       	brne	.+12     	; 0x3128 <SDTransmitDataBlock+0x60>
			{
				break;
			}
				
			++u16Attempts;
    311c:	0f 5f       	subi	r16, 0xFF	; 255
    311e:	1f 4f       	sbci	r17, 0xFF	; 255
		SPIWrite(pu8Buffer,
				 u16TXCount);
				 
		// Wait for acceptance of the sector
		u16Attempts = 0;
		while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    3120:	0e 39       	cpi	r16, 0x9E	; 158
    3122:	88 e9       	ldi	r24, 0x98	; 152
    3124:	18 07       	cpc	r17, r24
    3126:	78 f3       	brcs	.-34     	; 0x3106 <SDTransmitDataBlock+0x3e>
				
			++u16Attempts;
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    3128:	0e 39       	cpi	r16, 0x9E	; 158
    312a:	18 49       	sbci	r17, 0x98	; 152
    312c:	11 f1       	breq	.+68     	; 0x3172 <SDTransmitDataBlock+0xaa>
			bResult = false;
			goto errorExit;
		}
			
		// See if the data was accepted
		u8Response &= 0x1f;
    312e:	89 81       	ldd	r24, Y+1	; 0x01
    3130:	8f 71       	andi	r24, 0x1F	; 31
    3132:	89 83       	std	Y+1, r24	; 0x01
		if (0x05 == u8Response)
    3134:	85 30       	cpi	r24, 0x05	; 5
    3136:	81 f0       	breq	.+32     	; 0x3158 <SDTransmitDataBlock+0x90>
			// Success!
		}
		else
		{
			// Sector not accepted
			bResult = false;
    3138:	80 e0       	ldi	r24, 0x00	; 0
    313a:	1e c0       	rjmp	.+60     	; 0x3178 <SDTransmitDataBlock+0xb0>
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
			{
				// Wait for the card to accept writing the sector
				SPIRead(&u8Response,
    313c:	41 e0       	ldi	r20, 0x01	; 1
    313e:	50 e0       	ldi	r21, 0x00	; 0
    3140:	be 01       	movw	r22, r28
    3142:	6f 5f       	subi	r22, 0xFF	; 255
    3144:	7f 4f       	sbci	r23, 0xFF	; 255
    3146:	83 e0       	ldi	r24, 0x03	; 3
    3148:	0e 94 ba 1f 	call	0x3f74	; 0x3f74 <SPITransaction>
						sizeof(u8Response));
				if (u8Response)
    314c:	89 81       	ldd	r24, Y+1	; 0x01
    314e:	81 11       	cpse	r24, r1
    3150:	09 c0       	rjmp	.+18     	; 0x3164 <SDTransmitDataBlock+0x9c>
				{
					break;
				}
					
				++u16Attempts;
    3152:	0f 5f       	subi	r16, 0xFF	; 255
    3154:	1f 4f       	sbci	r17, 0xFF	; 255
    3156:	02 c0       	rjmp	.+4      	; 0x315c <SDTransmitDataBlock+0x94>
    3158:	00 e0       	ldi	r16, 0x00	; 0
    315a:	10 e0       	ldi	r17, 0x00	; 0
		u8Response &= 0x1f;
		if (0x05 == u8Response)
		{
			// Wait for the write to finish
			u16Attempts = 0;
			while (u16Attempts < SD_MAX_WRITE_ATTEMPTS)
    315c:	0e 39       	cpi	r16, 0x9E	; 158
    315e:	88 e9       	ldi	r24, 0x98	; 152
    3160:	18 07       	cpc	r17, r24
    3162:	60 f3       	brcs	.-40     	; 0x313c <SDTransmitDataBlock+0x74>
				}
					
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
    3164:	0e 39       	cpi	r16, 0x9E	; 158
    3166:	18 49       	sbci	r17, 0x98	; 152
    3168:	31 f0       	breq	.+12     	; 0x3176 <SDTransmitDataBlock+0xae>
							    uint16_t u16TXCount,
								uint8_t u8DataPhaseToken)
{
	uint8_t u8Response;
	uint16_t u16Attempts;
	bool bResult = true;
    316a:	81 e0       	ldi	r24, 0x01	; 1
    316c:	05 c0       	rjmp	.+10     	; 0x3178 <SDTransmitDataBlock+0xb0>
    316e:	81 e0       	ldi	r24, 0x01	; 1
    3170:	03 c0       	rjmp	.+6      	; 0x3178 <SDTransmitDataBlock+0xb0>
		}
			
		// We've timed out or else the card is dead
		if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
		{
			bResult = false;
    3172:	80 e0       	ldi	r24, 0x00	; 0
    3174:	01 c0       	rjmp	.+2      	; 0x3178 <SDTransmitDataBlock+0xb0>
				++u16Attempts;
			}
				
			if (SD_MAX_WRITE_ATTEMPTS == u16Attempts)
			{
				bResult = false;
    3176:	80 e0       	ldi	r24, 0x00	; 0
		}
	}
	
errorExit:
	return(bResult);
}
    3178:	0f 90       	pop	r0
    317a:	0f 90       	pop	r0
    317c:	df 91       	pop	r29
    317e:	cf 91       	pop	r28
    3180:	1f 91       	pop	r17
    3182:	0f 91       	pop	r16
    3184:	ff 90       	pop	r15
    3186:	ef 90       	pop	r14
    3188:	08 95       	ret

Disassembly of section .text.SDInit:

00002172 <SDInit>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    2172:	1f 93       	push	r17
    2174:	cf 93       	push	r28
    2176:	df 93       	push	r29
    2178:	00 d0       	rcall	.+0      	; 0x217a <SDInit+0x8>
    217a:	00 d0       	rcall	.+0      	; 0x217c <SDInit+0xa>
    217c:	0f 92       	push	r0
    217e:	cd b7       	in	r28, 0x3d	; 61
    2180:	de b7       	in	r29, 0x3e	; 62
    2182:	87 b1       	in	r24, 0x07	; 7
    2184:	80 64       	ori	r24, 0x40	; 64
    2186:	87 b9       	out	0x07, r24	; 7
    2188:	88 b1       	in	r24, 0x08	; 8
    218a:	80 64       	ori	r24, 0x40	; 64
    218c:	88 b9       	out	0x08, r24	; 8
    218e:	88 b1       	in	r24, 0x08	; 8
    2190:	80 64       	ori	r24, 0x40	; 64
    2192:	88 b9       	out	0x08, r24	; 8
    2194:	0e 94 ab 23 	call	0x4756	; 0x4756 <SPIInit>
    2198:	0e 94 4d 22 	call	0x449a	; 0x449a <SDPowerup>
    219c:	10 e0       	ldi	r17, 0x00	; 0
    219e:	0d c0       	rjmp	.+26     	; 0x21ba <SDInit+0x48>
    21a0:	ce 01       	movw	r24, r28
    21a2:	01 96       	adiw	r24, 0x01	; 1
    21a4:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <SDGoIdle>
    21a8:	81 30       	cpi	r24, 0x01	; 1
    21aa:	49 f0       	breq	.+18     	; 0x21be <SDInit+0x4c>
    21ac:	60 e1       	ldi	r22, 0x10	; 16
    21ae:	77 e2       	ldi	r23, 0x27	; 39
    21b0:	80 e0       	ldi	r24, 0x00	; 0
    21b2:	90 e0       	ldi	r25, 0x00	; 0
    21b4:	0e 94 e7 20 	call	0x41ce	; 0x41ce <Delay>
    21b8:	1f 5f       	subi	r17, 0xFF	; 255
    21ba:	14 36       	cpi	r17, 0x64	; 100
    21bc:	88 f3       	brcs	.-30     	; 0x21a0 <SDInit+0x2e>
    21be:	14 36       	cpi	r17, 0x64	; 100
    21c0:	09 f4       	brne	.+2      	; 0x21c4 <SDInit+0x52>
    21c2:	76 c0       	rjmp	.+236    	; 0x22b0 <SDInit+0x13e>
    21c4:	ce 01       	movw	r24, r28
    21c6:	01 96       	adiw	r24, 0x01	; 1
    21c8:	25 e0       	ldi	r18, 0x05	; 5
    21ca:	fc 01       	movw	r30, r24
    21cc:	11 92       	st	Z+, r1
    21ce:	2a 95       	dec	r18
    21d0:	e9 f7       	brne	.-6      	; 0x21cc <SDInit+0x5a>
    21d2:	0e 94 d5 22 	call	0x45aa	; 0x45aa <SDSendInterfaceCondition>
    21d6:	81 30       	cpi	r24, 0x01	; 1
    21d8:	09 f0       	breq	.+2      	; 0x21dc <SDInit+0x6a>
    21da:	5e c0       	rjmp	.+188    	; 0x2298 <SDInit+0x126>
    21dc:	8c 81       	ldd	r24, Y+4	; 0x04
    21de:	8a 3a       	cpi	r24, 0xAA	; 170
    21e0:	09 f0       	breq	.+2      	; 0x21e4 <SDInit+0x72>
    21e2:	68 c0       	rjmp	.+208    	; 0x22b4 <SDInit+0x142>
    21e4:	40 e0       	ldi	r20, 0x00	; 0
    21e6:	50 e0       	ldi	r21, 0x00	; 0
    21e8:	60 e0       	ldi	r22, 0x00	; 0
    21ea:	70 e4       	ldi	r23, 0x40	; 64
    21ec:	ce 01       	movw	r24, r28
    21ee:	01 96       	adiw	r24, 0x01	; 1
    21f0:	0e 94 12 20 	call	0x4024	; 0x4024 <SDSendOpConditionArg>
    21f4:	81 11       	cpse	r24, r1
    21f6:	60 c0       	rjmp	.+192    	; 0x22b8 <SDInit+0x146>
    21f8:	ce 01       	movw	r24, r28
    21fa:	01 96       	adiw	r24, 0x01	; 1
    21fc:	0e 94 ef 22 	call	0x45de	; 0x45de <SDReadOCR>
    2200:	88 23       	and	r24, r24
    2202:	0c f4       	brge	.+2      	; 0x2206 <SDInit+0x94>
    2204:	5b c0       	rjmp	.+182    	; 0x22bc <SDInit+0x14a>
    2206:	89 e2       	ldi	r24, 0x29	; 41
    2208:	99 e0       	ldi	r25, 0x09	; 9
    220a:	0e 94 5f 1d 	call	0x3abe	; 0x3abe <SDReadCSD>
    220e:	88 23       	and	r24, r24
    2210:	0c f4       	brge	.+2      	; 0x2214 <SDInit+0xa2>
    2212:	56 c0       	rjmp	.+172    	; 0x22c0 <SDInit+0x14e>
    2214:	e9 e2       	ldi	r30, 0x29	; 41
    2216:	f9 e0       	ldi	r31, 0x09	; 9
    2218:	87 81       	ldd	r24, Z+7	; 0x07
    221a:	8f 73       	andi	r24, 0x3F	; 63
    221c:	90 e0       	ldi	r25, 0x00	; 0
    221e:	a0 e0       	ldi	r26, 0x00	; 0
    2220:	b0 e0       	ldi	r27, 0x00	; 0
    2222:	bc 01       	movw	r22, r24
    2224:	55 27       	eor	r21, r21
    2226:	44 27       	eor	r20, r20
    2228:	90 85       	ldd	r25, Z+8	; 0x08
    222a:	89 2f       	mov	r24, r25
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	a0 e0       	ldi	r26, 0x00	; 0
    2230:	b0 e0       	ldi	r27, 0x00	; 0
    2232:	ba 2f       	mov	r27, r26
    2234:	a9 2f       	mov	r26, r25
    2236:	98 2f       	mov	r25, r24
    2238:	88 27       	eor	r24, r24
    223a:	84 2b       	or	r24, r20
    223c:	95 2b       	or	r25, r21
    223e:	a6 2b       	or	r26, r22
    2240:	b7 2b       	or	r27, r23
    2242:	21 85       	ldd	r18, Z+9	; 0x09
    2244:	82 2b       	or	r24, r18
    2246:	01 96       	adiw	r24, 0x01	; 1
    2248:	a1 1d       	adc	r26, r1
    224a:	b1 1d       	adc	r27, r1
    224c:	07 2e       	mov	r0, r23
    224e:	7a e0       	ldi	r23, 0x0A	; 10
    2250:	88 0f       	add	r24, r24
    2252:	99 1f       	adc	r25, r25
    2254:	aa 1f       	adc	r26, r26
    2256:	bb 1f       	adc	r27, r27
    2258:	7a 95       	dec	r23
    225a:	d1 f7       	brne	.-12     	; 0x2250 <SDInit+0xde>
    225c:	70 2d       	mov	r23, r0
    225e:	80 93 50 09 	sts	0x0950, r24	; 0x800950 <sg_u32SDSectorCount>
    2262:	90 93 51 09 	sts	0x0951, r25	; 0x800951 <sg_u32SDSectorCount+0x1>
    2266:	a0 93 52 09 	sts	0x0952, r26	; 0x800952 <sg_u32SDSectorCount+0x2>
    226a:	b0 93 53 09 	sts	0x0953, r27	; 0x800953 <sg_u32SDSectorCount+0x3>
    226e:	25 81       	ldd	r18, Z+5	; 0x05
    2270:	2f 70       	andi	r18, 0x0F	; 15
    2272:	81 e0       	ldi	r24, 0x01	; 1
    2274:	90 e0       	ldi	r25, 0x00	; 0
    2276:	02 c0       	rjmp	.+4      	; 0x227c <SDInit+0x10a>
    2278:	88 0f       	add	r24, r24
    227a:	99 1f       	adc	r25, r25
    227c:	2a 95       	dec	r18
    227e:	e2 f7       	brpl	.-8      	; 0x2278 <SDInit+0x106>
    2280:	90 93 5b 09 	sts	0x095B, r25	; 0x80095b <sg_u16BlockSize+0x1>
    2284:	80 93 5a 09 	sts	0x095A, r24	; 0x80095a <sg_u16BlockSize>
    2288:	60 ec       	ldi	r22, 0xC0	; 192
    228a:	78 ed       	ldi	r23, 0xD8	; 216
    228c:	87 ea       	ldi	r24, 0xA7	; 167
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <SPISetBaudRate>
    2294:	81 e0       	ldi	r24, 0x01	; 1
    2296:	17 c0       	rjmp	.+46     	; 0x22c6 <SDInit+0x154>
    2298:	40 e0       	ldi	r20, 0x00	; 0
    229a:	50 e0       	ldi	r21, 0x00	; 0
    229c:	60 e0       	ldi	r22, 0x00	; 0
    229e:	70 e4       	ldi	r23, 0x40	; 64
    22a0:	ce 01       	movw	r24, r28
    22a2:	01 96       	adiw	r24, 0x01	; 1
    22a4:	0e 94 12 20 	call	0x4024	; 0x4024 <SDSendOpConditionArg>
    22a8:	81 11       	cpse	r24, r1
    22aa:	0c c0       	rjmp	.+24     	; 0x22c4 <SDInit+0x152>
    22ac:	81 e0       	ldi	r24, 0x01	; 1
    22ae:	0b c0       	rjmp	.+22     	; 0x22c6 <SDInit+0x154>
    22b0:	80 e0       	ldi	r24, 0x00	; 0
    22b2:	09 c0       	rjmp	.+18     	; 0x22c6 <SDInit+0x154>
    22b4:	80 e0       	ldi	r24, 0x00	; 0
    22b6:	07 c0       	rjmp	.+14     	; 0x22c6 <SDInit+0x154>
    22b8:	80 e0       	ldi	r24, 0x00	; 0
    22ba:	05 c0       	rjmp	.+10     	; 0x22c6 <SDInit+0x154>
    22bc:	80 e0       	ldi	r24, 0x00	; 0
    22be:	03 c0       	rjmp	.+6      	; 0x22c6 <SDInit+0x154>
    22c0:	80 e0       	ldi	r24, 0x00	; 0
    22c2:	01 c0       	rjmp	.+2      	; 0x22c6 <SDInit+0x154>
    22c4:	80 e0       	ldi	r24, 0x00	; 0
    22c6:	0f 90       	pop	r0
    22c8:	0f 90       	pop	r0
    22ca:	0f 90       	pop	r0
    22cc:	0f 90       	pop	r0
    22ce:	0f 90       	pop	r0
    22d0:	df 91       	pop	r29
    22d2:	cf 91       	pop	r28
    22d4:	1f 91       	pop	r17
    22d6:	08 95       	ret

Disassembly of section .text.SDRead:

00002cd2 <SDRead>:

// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
    2cd2:	8f 92       	push	r8
    2cd4:	9f 92       	push	r9
    2cd6:	af 92       	push	r10
    2cd8:	bf 92       	push	r11
    2cda:	cf 92       	push	r12
    2cdc:	df 92       	push	r13
    2cde:	ef 92       	push	r14
    2ce0:	ff 92       	push	r15
    2ce2:	0f 93       	push	r16
    2ce4:	1f 93       	push	r17
    2ce6:	cf 93       	push	r28
    2ce8:	df 93       	push	r29
    2cea:	4b 01       	movw	r8, r22
    2cec:	5c 01       	movw	r10, r24
    2cee:	ea 01       	movw	r28, r20
    2cf0:	68 01       	movw	r12, r16
    2cf2:	79 01       	movw	r14, r18
	bool bResult = false;
	
	// Pet the watchdog
	WatchdogReset();
    2cf4:	0e 94 21 27 	call	0x4e42	; 0x4e42 <WatchdogReset>
		
	// Assert chip select
	SDSetCS(true);
    2cf8:	81 e0       	ldi	r24, 0x01	; 1
    2cfa:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>

	if (1 == u32SectorCount)
    2cfe:	81 e0       	ldi	r24, 0x01	; 1
    2d00:	c8 16       	cp	r12, r24
    2d02:	d1 04       	cpc	r13, r1
    2d04:	e1 04       	cpc	r14, r1
    2d06:	f1 04       	cpc	r15, r1
    2d08:	81 f4       	brne	.+32     	; 0x2d2a <SDRead+0x58>
	{
		if (0 == SDCommand(CMD17,
    2d0a:	b5 01       	movw	r22, r10
    2d0c:	a4 01       	movw	r20, r8
    2d0e:	81 e1       	ldi	r24, 0x11	; 17
    2d10:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2d14:	81 11       	cpse	r24, r1
    2d16:	35 c0       	rjmp	.+106    	; 0x2d82 <SDRead+0xb0>
						   u32Sector))
		{
			bResult = SDReceiveDataBlock(pu8Buffer,
    2d18:	60 91 5a 09 	lds	r22, 0x095A	; 0x80095a <sg_u16BlockSize>
    2d1c:	70 91 5b 09 	lds	r23, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2d20:	ce 01       	movw	r24, r28
    2d22:	0e 94 53 1b 	call	0x36a6	; 0x36a6 <SDReceiveDataBlock>
    2d26:	18 2f       	mov	r17, r24
    2d28:	2f c0       	rjmp	.+94     	; 0x2d88 <SDRead+0xb6>
		}
	}
	else
	{
		// Multisector
		if (0 == SDCommand(CMD18,
    2d2a:	b5 01       	movw	r22, r10
    2d2c:	a4 01       	movw	r20, r8
    2d2e:	82 e1       	ldi	r24, 0x12	; 18
    2d30:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2d34:	88 23       	and	r24, r24
    2d36:	19 f0       	breq	.+6      	; 0x2d3e <SDRead+0x6c>
    2d38:	26 c0       	rjmp	.+76     	; 0x2d86 <SDRead+0xb4>
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2d3a:	6c 01       	movw	r12, r24
    2d3c:	7d 01       	movw	r14, r26
		if (0 == SDCommand(CMD18,
						   u32Sector))
		{
			do 
			{
				bResult = SDReceiveDataBlock(pu8Buffer,
    2d3e:	60 91 5a 09 	lds	r22, 0x095A	; 0x80095a <sg_u16BlockSize>
    2d42:	70 91 5b 09 	lds	r23, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2d46:	ce 01       	movw	r24, r28
    2d48:	0e 94 53 1b 	call	0x36a6	; 0x36a6 <SDReceiveDataBlock>
    2d4c:	18 2f       	mov	r17, r24
							 				 sg_u16BlockSize);
				// Pet the watchdog
				WatchdogReset();
    2d4e:	0e 94 21 27 	call	0x4e42	; 0x4e42 <WatchdogReset>
				
				pu8Buffer += sg_u16BlockSize;
    2d52:	80 91 5a 09 	lds	r24, 0x095A	; 0x80095a <sg_u16BlockSize>
    2d56:	90 91 5b 09 	lds	r25, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2d5a:	c8 0f       	add	r28, r24
    2d5c:	d9 1f       	adc	r29, r25
			} 
			while ((bResult) &&
				   (u32SectorCount--));
    2d5e:	11 23       	and	r17, r17
    2d60:	49 f0       	breq	.+18     	; 0x2d74 <SDRead+0xa2>
    2d62:	d7 01       	movw	r26, r14
    2d64:	c6 01       	movw	r24, r12
    2d66:	01 97       	sbiw	r24, 0x01	; 1
    2d68:	a1 09       	sbc	r26, r1
    2d6a:	b1 09       	sbc	r27, r1
				// Pet the watchdog
				WatchdogReset();
				
				pu8Buffer += sg_u16BlockSize;
			} 
			while ((bResult) &&
    2d6c:	cd 28       	or	r12, r13
    2d6e:	ce 28       	or	r12, r14
    2d70:	cf 28       	or	r12, r15
    2d72:	19 f7       	brne	.-58     	; 0x2d3a <SDRead+0x68>
				   (u32SectorCount--));
				   
			// Regardless, send a stop command
			(void) SDCommand(CMD12,
    2d74:	40 e0       	ldi	r20, 0x00	; 0
    2d76:	50 e0       	ldi	r21, 0x00	; 0
    2d78:	ba 01       	movw	r22, r20
    2d7a:	8c e0       	ldi	r24, 0x0C	; 12
    2d7c:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2d80:	03 c0       	rjmp	.+6      	; 0x2d88 <SDRead+0xb6>
// Read one or more sectors from SD
bool SDRead(uint32_t u32Sector,
			uint8_t *pu8Buffer,
			uint32_t u32SectorCount)
{
	bool bResult = false;
    2d82:	10 e0       	ldi	r17, 0x00	; 0
    2d84:	01 c0       	rjmp	.+2      	; 0x2d88 <SDRead+0xb6>
    2d86:	10 e0       	ldi	r17, 0x00	; 0
		{
			// Failed
		}
	}
	
	SDSetCS(false);
    2d88:	80 e0       	ldi	r24, 0x00	; 0
    2d8a:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>

	return(bResult);
}
    2d8e:	81 2f       	mov	r24, r17
    2d90:	df 91       	pop	r29
    2d92:	cf 91       	pop	r28
    2d94:	1f 91       	pop	r17
    2d96:	0f 91       	pop	r16
    2d98:	ff 90       	pop	r15
    2d9a:	ef 90       	pop	r14
    2d9c:	df 90       	pop	r13
    2d9e:	cf 90       	pop	r12
    2da0:	bf 90       	pop	r11
    2da2:	af 90       	pop	r10
    2da4:	9f 90       	pop	r9
    2da6:	8f 90       	pop	r8
    2da8:	08 95       	ret

Disassembly of section .text.SDWrite:

00002b1a <SDWrite>:

bool SDGetBlockSize(uint32_t *pu32BlockSize)
{
	*pu32BlockSize = sg_u16BlockSize;
	return(true);
}
    2b1a:	8f 92       	push	r8
    2b1c:	9f 92       	push	r9
    2b1e:	af 92       	push	r10
    2b20:	bf 92       	push	r11
    2b22:	cf 92       	push	r12
    2b24:	df 92       	push	r13
    2b26:	ef 92       	push	r14
    2b28:	ff 92       	push	r15
    2b2a:	0f 93       	push	r16
    2b2c:	1f 93       	push	r17
    2b2e:	cf 93       	push	r28
    2b30:	df 93       	push	r29
    2b32:	4b 01       	movw	r8, r22
    2b34:	5c 01       	movw	r10, r24
    2b36:	ea 01       	movw	r28, r20
    2b38:	68 01       	movw	r12, r16
    2b3a:	79 01       	movw	r14, r18
    2b3c:	0e 94 21 27 	call	0x4e42	; 0x4e42 <WatchdogReset>
    2b40:	81 e0       	ldi	r24, 0x01	; 1
    2b42:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
    2b46:	81 e0       	ldi	r24, 0x01	; 1
    2b48:	c8 16       	cp	r12, r24
    2b4a:	d1 04       	cpc	r13, r1
    2b4c:	e1 04       	cpc	r14, r1
    2b4e:	f1 04       	cpc	r15, r1
    2b50:	89 f4       	brne	.+34     	; 0x2b74 <SDWrite+0x5a>
    2b52:	b5 01       	movw	r22, r10
    2b54:	a4 01       	movw	r20, r8
    2b56:	88 e1       	ldi	r24, 0x18	; 24
    2b58:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2b5c:	81 11       	cpse	r24, r1
    2b5e:	37 c0       	rjmp	.+110    	; 0x2bce <SDWrite+0xb4>
    2b60:	60 91 5a 09 	lds	r22, 0x095A	; 0x80095a <sg_u16BlockSize>
    2b64:	70 91 5b 09 	lds	r23, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2b68:	4e ef       	ldi	r20, 0xFE	; 254
    2b6a:	ce 01       	movw	r24, r28
    2b6c:	0e 94 64 18 	call	0x30c8	; 0x30c8 <SDTransmitDataBlock>
    2b70:	18 2f       	mov	r17, r24
    2b72:	30 c0       	rjmp	.+96     	; 0x2bd4 <SDWrite+0xba>
    2b74:	b5 01       	movw	r22, r10
    2b76:	a4 01       	movw	r20, r8
    2b78:	89 e1       	ldi	r24, 0x19	; 25
    2b7a:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2b7e:	88 23       	and	r24, r24
    2b80:	19 f0       	breq	.+6      	; 0x2b88 <SDWrite+0x6e>
    2b82:	27 c0       	rjmp	.+78     	; 0x2bd2 <SDWrite+0xb8>
    2b84:	6c 01       	movw	r12, r24
    2b86:	7d 01       	movw	r14, r26
    2b88:	60 91 5a 09 	lds	r22, 0x095A	; 0x80095a <sg_u16BlockSize>
    2b8c:	70 91 5b 09 	lds	r23, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2b90:	4c ef       	ldi	r20, 0xFC	; 252
    2b92:	ce 01       	movw	r24, r28
    2b94:	0e 94 64 18 	call	0x30c8	; 0x30c8 <SDTransmitDataBlock>
    2b98:	18 2f       	mov	r17, r24
    2b9a:	0e 94 21 27 	call	0x4e42	; 0x4e42 <WatchdogReset>
    2b9e:	80 91 5a 09 	lds	r24, 0x095A	; 0x80095a <sg_u16BlockSize>
    2ba2:	90 91 5b 09 	lds	r25, 0x095B	; 0x80095b <sg_u16BlockSize+0x1>
    2ba6:	c8 0f       	add	r28, r24
    2ba8:	d9 1f       	adc	r29, r25
    2baa:	11 23       	and	r17, r17
    2bac:	49 f0       	breq	.+18     	; 0x2bc0 <SDWrite+0xa6>
    2bae:	d7 01       	movw	r26, r14
    2bb0:	c6 01       	movw	r24, r12
    2bb2:	01 97       	sbiw	r24, 0x01	; 1
    2bb4:	a1 09       	sbc	r26, r1
    2bb6:	b1 09       	sbc	r27, r1
    2bb8:	cd 28       	or	r12, r13
    2bba:	ce 28       	or	r12, r14
    2bbc:	cf 28       	or	r12, r15
    2bbe:	11 f7       	brne	.-60     	; 0x2b84 <SDWrite+0x6a>
    2bc0:	40 e0       	ldi	r20, 0x00	; 0
    2bc2:	50 e0       	ldi	r21, 0x00	; 0
    2bc4:	ba 01       	movw	r22, r20
    2bc6:	8c e0       	ldi	r24, 0x0C	; 12
    2bc8:	0e 94 80 19 	call	0x3300	; 0x3300 <SDCommand>
    2bcc:	03 c0       	rjmp	.+6      	; 0x2bd4 <SDWrite+0xba>
    2bce:	10 e0       	ldi	r17, 0x00	; 0
    2bd0:	01 c0       	rjmp	.+2      	; 0x2bd4 <SDWrite+0xba>
    2bd2:	10 e0       	ldi	r17, 0x00	; 0
    2bd4:	80 e0       	ldi	r24, 0x00	; 0
    2bd6:	0e 94 7d 26 	call	0x4cfa	; 0x4cfa <SDSetCS>
    2bda:	81 2f       	mov	r24, r17
    2bdc:	df 91       	pop	r29
    2bde:	cf 91       	pop	r28
    2be0:	1f 91       	pop	r17
    2be2:	0f 91       	pop	r16
    2be4:	ff 90       	pop	r15
    2be6:	ef 90       	pop	r14
    2be8:	df 90       	pop	r13
    2bea:	cf 90       	pop	r12
    2bec:	bf 90       	pop	r11
    2bee:	af 90       	pop	r10
    2bf0:	9f 90       	pop	r9
    2bf2:	8f 90       	pop	r8
    2bf4:	08 95       	ret

Disassembly of section .text.SPITransaction:

00003f74 <SPITransaction>:

// Do a SPI transaction - read or write (or write pattern)
void SPITransaction(ESPIBusState eSPIBusState,
					uint8_t *pu8Buffer,
					uint16_t u16ByteCount)
{
    3f74:	fb 01       	movw	r30, r22
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
    3f76:	83 30       	cpi	r24, 0x03	; 3
    3f78:	71 f4       	brne	.+28     	; 0x3f96 <SPITransaction+0x22>
    3f7a:	08 c0       	rjmp	.+16     	; 0x3f8c <SPITransaction+0x18>
	{
		while (u16ByteCount--)
		{
			// Clock out 0xff so we can receive the data
			SPDR = 0xff;
    3f7c:	2f ef       	ldi	r18, 0xFF	; 255
    3f7e:	2e bd       	out	0x2e, r18	; 46

			// Wait for data to be available
			while (0 == (SPSR & (1 << SPIF)));
    3f80:	0d b4       	in	r0, 0x2d	; 45
    3f82:	07 fe       	sbrs	r0, 7
    3f84:	fd cf       	rjmp	.-6      	; 0x3f80 <SPITransaction+0xc>
			
			// Read the byte
			*pu8Buffer = SPDR;
    3f86:	2e b5       	in	r18, 0x2e	; 46
    3f88:	21 93       	st	Z+, r18
					uint16_t u16ByteCount)
{
	// If we're transmitting, start the transaction
	if (ESTATE_RX_DATA == eSPIBusState)
	{
		while (u16ByteCount--)
    3f8a:	ac 01       	movw	r20, r24
    3f8c:	ca 01       	movw	r24, r20
    3f8e:	01 97       	sbiw	r24, 0x01	; 1
    3f90:	45 2b       	or	r20, r21
    3f92:	a1 f7       	brne	.-24     	; 0x3f7c <SPITransaction+0x8>
    3f94:	08 95       	ret
			*pu8Buffer = SPDR;
			++pu8Buffer;
		}
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
    3f96:	81 30       	cpi	r24, 0x01	; 1
    3f98:	61 f4       	brne	.+24     	; 0x3fb2 <SPITransaction+0x3e>
    3f9a:	06 c0       	rjmp	.+12     	; 0x3fa8 <SPITransaction+0x34>
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			SPDR = *pu8Buffer;
    3f9c:	21 91       	ld	r18, Z+
    3f9e:	2e bd       	out	0x2e, r18	; 46
			++pu8Buffer;
			
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    3fa0:	0d b4       	in	r0, 0x2d	; 45
    3fa2:	07 fe       	sbrs	r0, 7
    3fa4:	fd cf       	rjmp	.-6      	; 0x3fa0 <SPITransaction+0x2c>
	}
	else
	if (ESTATE_TX_DATA == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    3fa6:	ac 01       	movw	r20, r24
    3fa8:	ca 01       	movw	r24, r20
    3faa:	01 97       	sbiw	r24, 0x01	; 1
    3fac:	45 2b       	or	r20, r21
    3fae:	b1 f7       	brne	.-20     	; 0x3f9c <SPITransaction+0x28>
    3fb0:	08 95       	ret
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
		}
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
    3fb2:	82 30       	cpi	r24, 0x02	; 2
    3fb4:	51 f4       	brne	.+20     	; 0x3fca <SPITransaction+0x56>
    3fb6:	05 c0       	rjmp	.+10     	; 0x3fc2 <SPITransaction+0x4e>
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
		{
			// This is OK - as the position where the pointer would normally
			// be is just the pattern (single byte)
			SPDR = (uint8_t) (pu8Buffer);
    3fb8:	ee bd       	out	0x2e, r30	; 46
		
			// Wait for the transmit to complete
			while (0 == (SPSR & (1 << SPIF)));
    3fba:	0d b4       	in	r0, 0x2d	; 45
    3fbc:	07 fe       	sbrs	r0, 7
    3fbe:	fd cf       	rjmp	.-6      	; 0x3fba <SPITransaction+0x46>
	}
	else
	if (ESTATE_TX_PATTERN == eSPIBusState)
	{
		// Clock out whatever our data is in our queue
		while (u16ByteCount--)
    3fc0:	ac 01       	movw	r20, r24
    3fc2:	ca 01       	movw	r24, r20
    3fc4:	01 97       	sbiw	r24, 0x01	; 1
    3fc6:	45 2b       	or	r20, r21
    3fc8:	b9 f7       	brne	.-18     	; 0x3fb8 <SPITransaction+0x44>
    3fca:	08 95       	ret

Disassembly of section .text.SPISetBaudRate:

00002e74 <SPISetBaudRate>:
	{FCLKIO >> 7,	(1 << SPR1) | (0 << SPR0),	0},					// /128
};

// Sets the SPI baud rate and returns the actual baud rate selected
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
    2e74:	cf 92       	push	r12
    2e76:	df 92       	push	r13
    2e78:	ef 92       	push	r14
    2e7a:	ff 92       	push	r15
    2e7c:	6b 01       	movw	r12, r22
    2e7e:	7c 01       	movw	r14, r24
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2e80:	20 e0       	ldi	r18, 0x00	; 0
    2e82:	19 c0       	rjmp	.+50     	; 0x2eb6 <SPISetBaudRate+0x42>
	{
		if (u32BaudRate >= sg_sSPIBaudRates[u8Loop].u32BaudRate)
    2e84:	82 2f       	mov	r24, r18
    2e86:	90 e0       	ldi	r25, 0x00	; 0
    2e88:	ac 01       	movw	r20, r24
    2e8a:	44 0f       	add	r20, r20
    2e8c:	55 1f       	adc	r21, r21
    2e8e:	84 0f       	add	r24, r20
    2e90:	95 1f       	adc	r25, r21
    2e92:	88 0f       	add	r24, r24
    2e94:	99 1f       	adc	r25, r25
    2e96:	09 2e       	mov	r0, r25
    2e98:	00 0c       	add	r0, r0
    2e9a:	aa 0b       	sbc	r26, r26
    2e9c:	85 55       	subi	r24, 0x55	; 85
    2e9e:	9d 4f       	sbci	r25, 0xFD	; 253
    2ea0:	af 4f       	sbci	r26, 0xFF	; 255
    2ea2:	fc 01       	movw	r30, r24
    2ea4:	5a 2f       	mov	r21, r26
    2ea6:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <__xload_4>
    2eaa:	c6 16       	cp	r12, r22
    2eac:	d7 06       	cpc	r13, r23
    2eae:	e8 06       	cpc	r14, r24
    2eb0:	f9 06       	cpc	r15, r25
    2eb2:	18 f4       	brcc	.+6      	; 0x2eba <SPISetBaudRate+0x46>
uint32_t SPISetBaudRate(uint32_t u32BaudRate)
{
	uint8_t u8Loop;
	
	// Find the baud rate that's the closest
	for (u8Loop = 0; u8Loop < (sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])); u8Loop++)
    2eb4:	2f 5f       	subi	r18, 0xFF	; 255
    2eb6:	27 30       	cpi	r18, 0x07	; 7
    2eb8:	28 f3       	brcs	.-54     	; 0x2e84 <SPISetBaudRate+0x10>
			break;
		}
	}

	// If we've hit the end, use the slowest speed
	if ((sizeof(sg_sSPIBaudRates) / sizeof(sg_sSPIBaudRates[0])) == u8Loop)
    2eba:	27 30       	cpi	r18, 0x07	; 7
    2ebc:	09 f4       	brne	.+2      	; 0x2ec0 <SPISetBaudRate+0x4c>
	{
		u8Loop--;
    2ebe:	21 50       	subi	r18, 0x01	; 1
	}

	// Found one!
	SPCR = (SPCR & (uint8_t) ~((1 << SPR1) | (1 << SPR0))) | sg_sSPIBaudRates[u8Loop].u8SPCR;
    2ec0:	6c b5       	in	r22, 0x2c	; 44
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	a9 01       	movw	r20, r18
    2ec6:	44 0f       	add	r20, r20
    2ec8:	55 1f       	adc	r21, r21
    2eca:	ca 01       	movw	r24, r20
    2ecc:	82 0f       	add	r24, r18
    2ece:	93 1f       	adc	r25, r19
    2ed0:	88 0f       	add	r24, r24
    2ed2:	99 1f       	adc	r25, r25
    2ed4:	04 96       	adiw	r24, 0x04	; 4
    2ed6:	09 2e       	mov	r0, r25
    2ed8:	00 0c       	add	r0, r0
    2eda:	aa 0b       	sbc	r26, r26
    2edc:	85 55       	subi	r24, 0x55	; 85
    2ede:	9d 4f       	sbci	r25, 0xFD	; 253
    2ee0:	af 4f       	sbci	r26, 0xFF	; 255
    2ee2:	fc 01       	movw	r30, r24
    2ee4:	84 91       	lpm	r24, Z
    2ee6:	a7 fd       	sbrc	r26, 7
    2ee8:	80 81       	ld	r24, Z
    2eea:	6c 7f       	andi	r22, 0xFC	; 252
    2eec:	86 2b       	or	r24, r22
    2eee:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPSR & (uint8_t) ~(1 << SPI2X)) | sg_sSPIBaudRates[u8Loop].u8SPSR;
    2ef0:	6d b5       	in	r22, 0x2d	; 45
    2ef2:	ca 01       	movw	r24, r20
    2ef4:	82 0f       	add	r24, r18
    2ef6:	93 1f       	adc	r25, r19
    2ef8:	88 0f       	add	r24, r24
    2efa:	99 1f       	adc	r25, r25
    2efc:	05 96       	adiw	r24, 0x05	; 5
    2efe:	09 2e       	mov	r0, r25
    2f00:	00 0c       	add	r0, r0
    2f02:	aa 0b       	sbc	r26, r26
    2f04:	85 55       	subi	r24, 0x55	; 85
    2f06:	9d 4f       	sbci	r25, 0xFD	; 253
    2f08:	af 4f       	sbci	r26, 0xFF	; 255
    2f0a:	fc 01       	movw	r30, r24
    2f0c:	84 91       	lpm	r24, Z
    2f0e:	a7 fd       	sbrc	r26, 7
    2f10:	80 81       	ld	r24, Z
    2f12:	6e 7f       	andi	r22, 0xFE	; 254
    2f14:	86 2b       	or	r24, r22
    2f16:	8d bd       	out	0x2d, r24	; 45
	return(sg_sSPIBaudRates[u8Loop].u32BaudRate);
    2f18:	24 0f       	add	r18, r20
    2f1a:	35 1f       	adc	r19, r21
    2f1c:	22 0f       	add	r18, r18
    2f1e:	33 1f       	adc	r19, r19
    2f20:	03 2e       	mov	r0, r19
    2f22:	00 0c       	add	r0, r0
    2f24:	44 0b       	sbc	r20, r20
    2f26:	25 55       	subi	r18, 0x55	; 85
    2f28:	3d 4f       	sbci	r19, 0xFD	; 253
    2f2a:	4f 4f       	sbci	r20, 0xFF	; 255
    2f2c:	f9 01       	movw	r30, r18
    2f2e:	54 2f       	mov	r21, r20
    2f30:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <__xload_4>
}
    2f34:	ff 90       	pop	r15
    2f36:	ef 90       	pop	r14
    2f38:	df 90       	pop	r13
    2f3a:	cf 90       	pop	r12
    2f3c:	08 95       	ret

Disassembly of section .text.SPIInit:

00004756 <SPIInit>:

void SPIInit(void)
{
	// Set MOSI and SCK to output
	DDR_SPI |= (1 << MOSI) | (1 << SCK);
    4756:	84 b1       	in	r24, 0x04	; 4
    4758:	82 68       	ori	r24, 0x82	; 130
    475a:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= (uint8_t) ~(1 << MISO);
    475c:	84 b1       	in	r24, 0x04	; 4
    475e:	8e 7f       	andi	r24, 0xFE	; 254
    4760:	84 b9       	out	0x04, r24	; 4
	
	// MISO As input (need our pullup)
	PORT_SPI |= (1 << MISO);
    4762:	85 b1       	in	r24, 0x05	; 5
    4764:	81 60       	ori	r24, 0x01	; 1
    4766:	85 b9       	out	0x05, r24	; 5
	
	// Enable SPI engine, master only, and clock to fosc/128 and SPI mode 0 (which is what SD wants)
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR1) | (1 << SPR0);
    4768:	83 e5       	ldi	r24, 0x53	; 83
    476a:	8c bd       	out	0x2c, r24	; 44
	
	// Zero out SPSR (all zeroes)
	SPSR = 0;
    476c:	1d bc       	out	0x2d, r1	; 45
	
	// Zero out SPIPS so the SPI IP is connected to MISO, MOSI, SCK, and SS
	MCUCR &= (uint8_t) ~(1 << SPIPS);
    476e:	85 b7       	in	r24, 0x35	; 53
    4770:	8f 77       	andi	r24, 0x7F	; 127
    4772:	85 bf       	out	0x35, r24	; 53

	// Set to something slow/compatible
	(void) SPISetBaudRate(400000);
    4774:	60 e8       	ldi	r22, 0x80	; 128
    4776:	7a e1       	ldi	r23, 0x1A	; 26
    4778:	86 e0       	ldi	r24, 0x06	; 6
    477a:	90 e0       	ldi	r25, 0x00	; 0
    477c:	0e 94 3a 17 	call	0x2e74	; 0x2e74 <SPISetBaudRate>
    4780:	08 95       	ret

Disassembly of section .text.readGlobalState:

000043e4 <readGlobalState>:

static GlobalState gState;
static uint32_t currentSector;
static uint8_t __attribute__((aligned(4))) frameBuffer[FRAME_BUFFER_SIZE];  // Enlarged to handle full frame

static bool readGlobalState(void) {
    43e4:	0f 93       	push	r16
    43e6:	1f 93       	push	r17
    43e8:	cf 93       	push	r28
	if (!SDRead(0, frameBuffer, 1)) {
    43ea:	01 e0       	ldi	r16, 0x01	; 1
    43ec:	10 e0       	ldi	r17, 0x00	; 0
    43ee:	20 e0       	ldi	r18, 0x00	; 0
    43f0:	30 e0       	ldi	r19, 0x00	; 0
    43f2:	48 e2       	ldi	r20, 0x28	; 40
    43f4:	53 e0       	ldi	r21, 0x03	; 3
    43f6:	60 e0       	ldi	r22, 0x00	; 0
    43f8:	70 e0       	ldi	r23, 0x00	; 0
    43fa:	cb 01       	movw	r24, r22
    43fc:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <SDRead>
    4400:	c8 2f       	mov	r28, r24
    4402:	88 23       	and	r24, r24
    4404:	49 f0       	breq	.+18     	; 0x4418 <readGlobalState+0x34>
		return false;
	}
	memcpy(&gState, frameBuffer, sizeof(GlobalState));
    4406:	48 e2       	ldi	r20, 0x28	; 40
    4408:	53 e0       	ldi	r21, 0x03	; 3
    440a:	60 e8       	ldi	r22, 0x80	; 128
    440c:	28 ed       	ldi	r18, 0xD8	; 216
    440e:	31 e0       	ldi	r19, 0x01	; 1
    4410:	88 e2       	ldi	r24, 0x28	; 40
    4412:	97 e0       	ldi	r25, 0x07	; 7
    4414:	0e 94 21 23 	call	0x4642	; 0x4642 <memcpy>
	// TODO: Implement checksum verification
	return true;
}
    4418:	8c 2f       	mov	r24, r28
    441a:	cf 91       	pop	r28
    441c:	1f 91       	pop	r17
    441e:	0f 91       	pop	r16
    4420:	08 95       	ret

Disassembly of section .text.writeGlobalState:

00004610 <writeGlobalState>:

static bool writeGlobalState(void) {
    4610:	0f 93       	push	r16
    4612:	1f 93       	push	r17
	memcpy(frameBuffer, &gState, sizeof(GlobalState));
    4614:	48 e2       	ldi	r20, 0x28	; 40
    4616:	57 e0       	ldi	r21, 0x07	; 7
    4618:	60 e8       	ldi	r22, 0x80	; 128
    461a:	28 ed       	ldi	r18, 0xD8	; 216
    461c:	31 e0       	ldi	r19, 0x01	; 1
    461e:	88 e2       	ldi	r24, 0x28	; 40
    4620:	93 e0       	ldi	r25, 0x03	; 3
    4622:	0e 94 21 23 	call	0x4642	; 0x4642 <memcpy>
	// TODO: Calculate and update checksum
	return SDWrite(0, frameBuffer, 1);
    4626:	01 e0       	ldi	r16, 0x01	; 1
    4628:	10 e0       	ldi	r17, 0x00	; 0
    462a:	20 e0       	ldi	r18, 0x00	; 0
    462c:	30 e0       	ldi	r19, 0x00	; 0
    462e:	48 e2       	ldi	r20, 0x28	; 40
    4630:	53 e0       	ldi	r21, 0x03	; 3
    4632:	60 e0       	ldi	r22, 0x00	; 0
    4634:	70 e0       	ldi	r23, 0x00	; 0
    4636:	cb 01       	movw	r24, r22
    4638:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <SDWrite>
}
    463c:	1f 91       	pop	r17
    463e:	0f 91       	pop	r16
    4640:	08 95       	ret

Disassembly of section .text.updateSessionMap:

00002bf6 <updateSessionMap>:

static bool updateSessionMap(void) {
    2bf6:	8f 92       	push	r8
    2bf8:	9f 92       	push	r9
    2bfa:	af 92       	push	r10
    2bfc:	bf 92       	push	r11
    2bfe:	cf 92       	push	r12
    2c00:	df 92       	push	r13
    2c02:	ef 92       	push	r14
    2c04:	ff 92       	push	r15
    2c06:	0f 93       	push	r16
    2c08:	1f 93       	push	r17
	uint32_t mapSector = gState.activeSessionMapSector;
    2c0a:	e8 e2       	ldi	r30, 0x28	; 40
    2c0c:	f7 e0       	ldi	r31, 0x07	; 7
    2c0e:	c4 8c       	ldd	r12, Z+28	; 0x1c
    2c10:	d5 8c       	ldd	r13, Z+29	; 0x1d
    2c12:	e6 8c       	ldd	r14, Z+30	; 0x1e
    2c14:	f7 8c       	ldd	r15, Z+31	; 0x1f
	uint32_t mapOffset = gState.activeSessionMapOffset;
    2c16:	80 a0       	ldd	r8, Z+32	; 0x20
    2c18:	91 a0       	ldd	r9, Z+33	; 0x21
    2c1a:	a2 a0       	ldd	r10, Z+34	; 0x22
    2c1c:	b3 a0       	ldd	r11, Z+35	; 0x23

	if (!SDRead(mapSector, frameBuffer, 1)) {
    2c1e:	01 e0       	ldi	r16, 0x01	; 1
    2c20:	10 e0       	ldi	r17, 0x00	; 0
    2c22:	20 e0       	ldi	r18, 0x00	; 0
    2c24:	30 e0       	ldi	r19, 0x00	; 0
    2c26:	48 e2       	ldi	r20, 0x28	; 40
    2c28:	53 e0       	ldi	r21, 0x03	; 3
    2c2a:	c7 01       	movw	r24, r14
    2c2c:	b6 01       	movw	r22, r12
    2c2e:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <SDRead>
    2c32:	88 23       	and	r24, r24
    2c34:	09 f4       	brne	.+2      	; 0x2c38 <updateSessionMap+0x42>
    2c36:	42 c0       	rjmp	.+132    	; 0x2cbc <updateSessionMap+0xc6>
		return false;
	}

	// Update session map
	*(uint64_t*)(frameBuffer + mapOffset) = gState.newSessionSector;
    2c38:	f4 01       	movw	r30, r8
    2c3a:	e8 5d       	subi	r30, 0xD8	; 216
    2c3c:	fc 4f       	sbci	r31, 0xFC	; 252
    2c3e:	00 91 40 07 	lds	r16, 0x0740	; 0x800740 <gState+0x18>
    2c42:	10 91 41 07 	lds	r17, 0x0741	; 0x800741 <gState+0x19>
    2c46:	20 91 42 07 	lds	r18, 0x0742	; 0x800742 <gState+0x1a>
    2c4a:	30 91 43 07 	lds	r19, 0x0743	; 0x800743 <gState+0x1b>
    2c4e:	00 83       	st	Z, r16
    2c50:	11 83       	std	Z+1, r17	; 0x01
    2c52:	22 83       	std	Z+2, r18	; 0x02
    2c54:	33 83       	std	Z+3, r19	; 0x03
    2c56:	14 82       	std	Z+4, r1	; 0x04
    2c58:	15 82       	std	Z+5, r1	; 0x05
    2c5a:	16 82       	std	Z+6, r1	; 0x06
    2c5c:	17 82       	std	Z+7, r1	; 0x07

	if (!SDWrite(mapSector, frameBuffer, 1)) {
    2c5e:	01 e0       	ldi	r16, 0x01	; 1
    2c60:	10 e0       	ldi	r17, 0x00	; 0
    2c62:	20 e0       	ldi	r18, 0x00	; 0
    2c64:	30 e0       	ldi	r19, 0x00	; 0
    2c66:	48 e2       	ldi	r20, 0x28	; 40
    2c68:	53 e0       	ldi	r21, 0x03	; 3
    2c6a:	c7 01       	movw	r24, r14
    2c6c:	b6 01       	movw	r22, r12
    2c6e:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <SDWrite>
    2c72:	88 23       	and	r24, r24
    2c74:	19 f1       	breq	.+70     	; 0x2cbc <updateSessionMap+0xc6>
		return false;
	}

	// Update map pointers
	gState.activeSessionMapOffset += sizeof(uint64_t);
    2c76:	e8 e2       	ldi	r30, 0x28	; 40
    2c78:	f7 e0       	ldi	r31, 0x07	; 7
    2c7a:	80 a1       	ldd	r24, Z+32	; 0x20
    2c7c:	91 a1       	ldd	r25, Z+33	; 0x21
    2c7e:	a2 a1       	ldd	r26, Z+34	; 0x22
    2c80:	b3 a1       	ldd	r27, Z+35	; 0x23
    2c82:	08 96       	adiw	r24, 0x08	; 8
    2c84:	a1 1d       	adc	r26, r1
    2c86:	b1 1d       	adc	r27, r1
    2c88:	80 a3       	std	Z+32, r24	; 0x20
    2c8a:	91 a3       	std	Z+33, r25	; 0x21
    2c8c:	a2 a3       	std	Z+34, r26	; 0x22
    2c8e:	b3 a3       	std	Z+35, r27	; 0x23
	if (gState.activeSessionMapOffset >= SECTOR_SIZE) {
    2c90:	81 15       	cp	r24, r1
    2c92:	92 40       	sbci	r25, 0x02	; 2
    2c94:	a1 05       	cpc	r26, r1
    2c96:	b1 05       	cpc	r27, r1
    2c98:	78 f0       	brcs	.+30     	; 0x2cb8 <updateSessionMap+0xc2>
		gState.activeSessionMapSector++;
    2c9a:	84 8d       	ldd	r24, Z+28	; 0x1c
    2c9c:	95 8d       	ldd	r25, Z+29	; 0x1d
    2c9e:	a6 8d       	ldd	r26, Z+30	; 0x1e
    2ca0:	b7 8d       	ldd	r27, Z+31	; 0x1f
    2ca2:	01 96       	adiw	r24, 0x01	; 1
    2ca4:	a1 1d       	adc	r26, r1
    2ca6:	b1 1d       	adc	r27, r1
    2ca8:	84 8f       	std	Z+28, r24	; 0x1c
    2caa:	95 8f       	std	Z+29, r25	; 0x1d
    2cac:	a6 8f       	std	Z+30, r26	; 0x1e
    2cae:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
    2cb0:	10 a2       	std	Z+32, r1	; 0x20
    2cb2:	11 a2       	std	Z+33, r1	; 0x21
    2cb4:	12 a2       	std	Z+34, r1	; 0x22
    2cb6:	13 a2       	std	Z+35, r1	; 0x23
	}

	return writeGlobalState();
    2cb8:	0e 94 08 23 	call	0x4610	; 0x4610 <writeGlobalState>
}
    2cbc:	1f 91       	pop	r17
    2cbe:	0f 91       	pop	r16
    2cc0:	ff 90       	pop	r15
    2cc2:	ef 90       	pop	r14
    2cc4:	df 90       	pop	r13
    2cc6:	cf 90       	pop	r12
    2cc8:	bf 90       	pop	r11
    2cca:	af 90       	pop	r10
    2ccc:	9f 90       	pop	r9
    2cce:	8f 90       	pop	r8
    2cd0:	08 95       	ret

Disassembly of section .text.STORE_Init:

000038c4 <STORE_Init>:

bool STORE_Init(void) {
    38c4:	cf 93       	push	r28
	if (!SDInit()) {
    38c6:	0e 94 b9 10 	call	0x2172	; 0x2172 <SDInit>
    38ca:	c8 2f       	mov	r28, r24
    38cc:	88 23       	and	r24, r24
    38ce:	c1 f1       	breq	.+112    	; 0x3940 <STORE_Init+0x7c>
		return false;
	}

	if (!readGlobalState()) {
    38d0:	0e 94 f2 21 	call	0x43e4	; 0x43e4 <readGlobalState>
    38d4:	81 11       	cpse	r24, r1
    38d6:	22 c0       	rjmp	.+68     	; 0x391c <STORE_Init+0x58>
		// Initialize global state if it doesn't exist
		memset(&gState, 0, sizeof(GlobalState));
    38d8:	e8 e2       	ldi	r30, 0x28	; 40
    38da:	f7 e0       	ldi	r31, 0x07	; 7
    38dc:	88 ed       	ldi	r24, 0xD8	; 216
    38de:	91 e0       	ldi	r25, 0x01	; 1
    38e0:	df 01       	movw	r26, r30
    38e2:	9c 01       	movw	r18, r24
    38e4:	1d 92       	st	X+, r1
    38e6:	21 50       	subi	r18, 0x01	; 1
    38e8:	30 40       	sbci	r19, 0x00	; 0
    38ea:	e1 f7       	brne	.-8      	; 0x38e4 <STORE_Init+0x20>
		gState.firstSessionSector = 1;
    38ec:	81 e0       	ldi	r24, 0x01	; 1
    38ee:	90 e0       	ldi	r25, 0x00	; 0
    38f0:	a0 e0       	ldi	r26, 0x00	; 0
    38f2:	b0 e0       	ldi	r27, 0x00	; 0
    38f4:	84 87       	std	Z+12, r24	; 0x0c
    38f6:	95 87       	std	Z+13, r25	; 0x0d
    38f8:	a6 87       	std	Z+14, r26	; 0x0e
    38fa:	b7 87       	std	Z+15, r27	; 0x0f
		gState.newSessionSector = 1;
    38fc:	80 8f       	std	Z+24, r24	; 0x18
    38fe:	91 8f       	std	Z+25, r25	; 0x19
    3900:	a2 8f       	std	Z+26, r26	; 0x1a
    3902:	b3 8f       	std	Z+27, r27	; 0x1b
		gState.activeSessionMapSector = 4;
    3904:	84 e0       	ldi	r24, 0x04	; 4
    3906:	90 e0       	ldi	r25, 0x00	; 0
    3908:	a0 e0       	ldi	r26, 0x00	; 0
    390a:	b0 e0       	ldi	r27, 0x00	; 0
    390c:	84 8f       	std	Z+28, r24	; 0x1c
    390e:	95 8f       	std	Z+29, r25	; 0x1d
    3910:	a6 8f       	std	Z+30, r26	; 0x1e
    3912:	b7 8f       	std	Z+31, r27	; 0x1f
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
    3914:	0e 94 08 23 	call	0x4610	; 0x4610 <writeGlobalState>
    3918:	88 23       	and	r24, r24
    391a:	89 f0       	breq	.+34     	; 0x393e <STORE_Init+0x7a>
			return false;
		}
	}

	currentSector = gState.newSessionSector;
    391c:	80 91 40 07 	lds	r24, 0x0740	; 0x800740 <gState+0x18>
    3920:	90 91 41 07 	lds	r25, 0x0741	; 0x800741 <gState+0x19>
    3924:	a0 91 42 07 	lds	r26, 0x0742	; 0x800742 <gState+0x1a>
    3928:	b0 91 43 07 	lds	r27, 0x0743	; 0x800743 <gState+0x1b>
    392c:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <currentSector>
    3930:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <currentSector+0x1>
    3934:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <currentSector+0x2>
    3938:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <currentSector+0x3>
	return true;
    393c:	01 c0       	rjmp	.+2      	; 0x3940 <STORE_Init+0x7c>
		gState.newSessionSector = 1;
		gState.activeSessionMapSector = 4;
		gState.activeSessionMapOffset = 0;
		// TODO: Initialize other fields as needed
		if (!writeGlobalState()) {
			return false;
    393e:	c8 2f       	mov	r28, r24
		}
	}

	currentSector = gState.newSessionSector;
	return true;
}
    3940:	8c 2f       	mov	r24, r28
    3942:	cf 91       	pop	r28
    3944:	08 95       	ret

Disassembly of section .text.STORE_WriteFrame:

00002862 <STORE_WriteFrame>:

bool STORE_WriteFrame(volatile FrameData* frame) {
    2862:	8f 92       	push	r8
    2864:	9f 92       	push	r9
    2866:	af 92       	push	r10
    2868:	bf 92       	push	r11
    286a:	cf 92       	push	r12
    286c:	df 92       	push	r13
    286e:	ef 92       	push	r14
    2870:	ff 92       	push	r15
    2872:	0f 93       	push	r16
    2874:	1f 93       	push	r17
    2876:	cf 93       	push	r28
    2878:	df 93       	push	r29
	uint32_t bytesWritten = 0;
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
    287a:	fc 01       	movw	r30, r24
    287c:	24 81       	ldd	r18, Z+4	; 0x04
    287e:	35 81       	ldd	r19, Z+5	; 0x05
    2880:	21 30       	cpi	r18, 0x01	; 1
    2882:	34 40       	sbci	r19, 0x04	; 4
    2884:	08 f0       	brcs	.+2      	; 0x2888 <STORE_WriteFrame+0x26>
    2886:	5b c0       	rjmp	.+182    	; 0x293e <STORE_WriteFrame+0xdc>
    2888:	ec 01       	movw	r28, r24
		return false;
	}
	
	// Copy frame data to our buffer
	memcpy(frameBuffer, (const void*)frame, frame->frameBytes);
    288a:	2c 81       	ldd	r18, Y+4	; 0x04
    288c:	3d 81       	ldd	r19, Y+5	; 0x05
    288e:	ac 01       	movw	r20, r24
    2890:	60 e8       	ldi	r22, 0x80	; 128
    2892:	88 e2       	ldi	r24, 0x28	; 40
    2894:	93 e0       	ldi	r25, 0x03	; 3
    2896:	0e 94 21 23 	call	0x4642	; 0x4642 <memcpy>
	
	// Zero out any remaining buffer space in last sector
	if(frame->frameBytes < FRAME_BUFFER_SIZE) {
    289a:	8c 81       	ldd	r24, Y+4	; 0x04
    289c:	9d 81       	ldd	r25, Y+5	; 0x05
    289e:	81 15       	cp	r24, r1
    28a0:	94 40       	sbci	r25, 0x04	; 4
    28a2:	70 f4       	brcc	.+28     	; 0x28c0 <STORE_WriteFrame+0x5e>
		memset(frameBuffer + frame->frameBytes, 0, FRAME_BUFFER_SIZE - frame->frameBytes);
    28a4:	2c 81       	ldd	r18, Y+4	; 0x04
    28a6:	3d 81       	ldd	r19, Y+5	; 0x05
    28a8:	8c 81       	ldd	r24, Y+4	; 0x04
    28aa:	9d 81       	ldd	r25, Y+5	; 0x05
    28ac:	40 e0       	ldi	r20, 0x00	; 0
    28ae:	54 e0       	ldi	r21, 0x04	; 4
    28b0:	42 1b       	sub	r20, r18
    28b2:	53 0b       	sbc	r21, r19
    28b4:	60 e0       	ldi	r22, 0x00	; 0
    28b6:	70 e0       	ldi	r23, 0x00	; 0
    28b8:	88 5d       	subi	r24, 0xD8	; 216
    28ba:	9c 4f       	sbci	r25, 0xFC	; 252
    28bc:	0e 94 9a 26 	call	0x4d34	; 0x4d34 <memset>

	currentSector = gState.newSessionSector;
	return true;
}

bool STORE_WriteFrame(volatile FrameData* frame) {
    28c0:	c1 2c       	mov	r12, r1
    28c2:	d1 2c       	mov	r13, r1
    28c4:	76 01       	movw	r14, r12
    28c6:	68 94       	set
    28c8:	c1 f8       	bld	r12, 1
    28ca:	81 2c       	mov	r8, r1
    28cc:	91 2c       	mov	r9, r1
    28ce:	54 01       	movw	r10, r8
    28d0:	2f c0       	rjmp	.+94     	; 0x2930 <STORE_WriteFrame+0xce>
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
		if(!SDWrite(currentSector, frameBuffer + currentOffset, 1)) {
    28d2:	60 91 54 09 	lds	r22, 0x0954	; 0x800954 <currentSector>
    28d6:	70 91 55 09 	lds	r23, 0x0955	; 0x800955 <currentSector+0x1>
    28da:	80 91 56 09 	lds	r24, 0x0956	; 0x800956 <currentSector+0x2>
    28de:	90 91 57 09 	lds	r25, 0x0957	; 0x800957 <currentSector+0x3>
    28e2:	01 e0       	ldi	r16, 0x01	; 1
    28e4:	10 e0       	ldi	r17, 0x00	; 0
    28e6:	20 e0       	ldi	r18, 0x00	; 0
    28e8:	30 e0       	ldi	r19, 0x00	; 0
    28ea:	a4 01       	movw	r20, r8
    28ec:	48 5d       	subi	r20, 0xD8	; 216
    28ee:	5c 4f       	sbci	r21, 0xFC	; 252
    28f0:	0e 94 8d 15 	call	0x2b1a	; 0x2b1a <SDWrite>
    28f4:	88 23       	and	r24, r24
    28f6:	21 f1       	breq	.+72     	; 0x2940 <STORE_WriteFrame+0xde>
			return false;
		}
		currentSector++;
    28f8:	80 91 54 09 	lds	r24, 0x0954	; 0x800954 <currentSector>
    28fc:	90 91 55 09 	lds	r25, 0x0955	; 0x800955 <currentSector+0x1>
    2900:	a0 91 56 09 	lds	r26, 0x0956	; 0x800956 <currentSector+0x2>
    2904:	b0 91 57 09 	lds	r27, 0x0957	; 0x800957 <currentSector+0x3>
    2908:	01 96       	adiw	r24, 0x01	; 1
    290a:	a1 1d       	adc	r26, r1
    290c:	b1 1d       	adc	r27, r1
    290e:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <currentSector>
    2912:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <currentSector+0x1>
    2916:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <currentSector+0x2>
    291a:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <currentSector+0x3>
		currentOffset += SECTOR_SIZE;
    291e:	42 e0       	ldi	r20, 0x02	; 2
    2920:	94 0e       	add	r9, r20
    2922:	a1 1c       	adc	r10, r1
    2924:	b1 1c       	adc	r11, r1
		sectorsToWrite--;
    2926:	81 e0       	ldi	r24, 0x01	; 1
    2928:	c8 1a       	sub	r12, r24
    292a:	d1 08       	sbc	r13, r1
    292c:	e1 08       	sbc	r14, r1
    292e:	f1 08       	sbc	r15, r1
	
	// Calculate how many complete sectors we need to write
	sectorsToWrite = SECTORS_PER_FRAME;
	
	// Write all sectors
	while(sectorsToWrite > 0) {
    2930:	c1 14       	cp	r12, r1
    2932:	d1 04       	cpc	r13, r1
    2934:	e1 04       	cpc	r14, r1
    2936:	f1 04       	cpc	r15, r1
    2938:	61 f6       	brne	.-104    	; 0x28d2 <STORE_WriteFrame+0x70>
		currentSector++;
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
    293a:	81 e0       	ldi	r24, 0x01	; 1
    293c:	01 c0       	rjmp	.+2      	; 0x2940 <STORE_WriteFrame+0xde>
	uint32_t currentOffset = 0;
	uint32_t sectorsToWrite;
	
	// Verify frame size
	if(frame->frameBytes > FRAME_BUFFER_SIZE) {
		return false;
    293e:	80 e0       	ldi	r24, 0x00	; 0
		currentOffset += SECTOR_SIZE;
		sectorsToWrite--;
	}
	
	return true;
}
    2940:	df 91       	pop	r29
    2942:	cf 91       	pop	r28
    2944:	1f 91       	pop	r17
    2946:	0f 91       	pop	r16
    2948:	ff 90       	pop	r15
    294a:	ef 90       	pop	r14
    294c:	df 90       	pop	r13
    294e:	cf 90       	pop	r12
    2950:	bf 90       	pop	r11
    2952:	af 90       	pop	r10
    2954:	9f 90       	pop	r9
    2956:	8f 90       	pop	r8
    2958:	08 95       	ret

Disassembly of section .text.STORE_StartNewSession:

0000417a <STORE_StartNewSession>:

bool STORE_StartNewSession(void) {
	// Update session info
	gState.sessionCount++;
    417a:	e8 e2       	ldi	r30, 0x28	; 40
    417c:	f7 e0       	ldi	r31, 0x07	; 7
    417e:	84 89       	ldd	r24, Z+20	; 0x14
    4180:	95 89       	ldd	r25, Z+21	; 0x15
    4182:	a6 89       	ldd	r26, Z+22	; 0x16
    4184:	b7 89       	ldd	r27, Z+23	; 0x17
    4186:	01 96       	adiw	r24, 0x01	; 1
    4188:	a1 1d       	adc	r26, r1
    418a:	b1 1d       	adc	r27, r1
    418c:	84 8b       	std	Z+20, r24	; 0x14
    418e:	95 8b       	std	Z+21, r25	; 0x15
    4190:	a6 8b       	std	Z+22, r26	; 0x16
    4192:	b7 8b       	std	Z+23, r27	; 0x17
	gState.newSessionSector = currentSector;
    4194:	80 91 54 09 	lds	r24, 0x0954	; 0x800954 <currentSector>
    4198:	90 91 55 09 	lds	r25, 0x0955	; 0x800955 <currentSector+0x1>
    419c:	a0 91 56 09 	lds	r26, 0x0956	; 0x800956 <currentSector+0x2>
    41a0:	b0 91 57 09 	lds	r27, 0x0957	; 0x800957 <currentSector+0x3>
    41a4:	80 8f       	std	Z+24, r24	; 0x18
    41a6:	91 8f       	std	Z+25, r25	; 0x19
    41a8:	a2 8f       	std	Z+26, r26	; 0x1a
    41aa:	b3 8f       	std	Z+27, r27	; 0x1b
	
	// Ensure sector alignment for new sessions
	if(currentSector % SECTORS_PER_FRAME != 0) {
    41ac:	80 ff       	sbrs	r24, 0
    41ae:	0c c0       	rjmp	.+24     	; 0x41c8 <STORE_StartNewSession+0x4e>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    41b0:	8e 7f       	andi	r24, 0xFE	; 254
    41b2:	02 96       	adiw	r24, 0x02	; 2
    41b4:	a1 1d       	adc	r26, r1
    41b6:	b1 1d       	adc	r27, r1
    41b8:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <currentSector>
    41bc:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <currentSector+0x1>
    41c0:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <currentSector+0x2>
    41c4:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <currentSector+0x3>
	}
	
	return updateSessionMap();
    41c8:	0e 94 fb 15 	call	0x2bf6	; 0x2bf6 <updateSessionMap>
}
    41cc:	08 95       	ret

Disassembly of section .text.STORE_EndSession:

00003fcc <STORE_EndSession>:

bool STORE_EndSession(void) {
	// Ensure we end on a frame boundary
	if(currentSector % SECTORS_PER_FRAME != 0) {
    3fcc:	80 91 54 09 	lds	r24, 0x0954	; 0x800954 <currentSector>
    3fd0:	90 91 55 09 	lds	r25, 0x0955	; 0x800955 <currentSector+0x1>
    3fd4:	a0 91 56 09 	lds	r26, 0x0956	; 0x800956 <currentSector+0x2>
    3fd8:	b0 91 57 09 	lds	r27, 0x0957	; 0x800957 <currentSector+0x3>
    3fdc:	80 ff       	sbrs	r24, 0
    3fde:	0c c0       	rjmp	.+24     	; 0x3ff8 <STORE_EndSession+0x2c>
		currentSector += SECTORS_PER_FRAME - (currentSector % SECTORS_PER_FRAME);
    3fe0:	8e 7f       	andi	r24, 0xFE	; 254
    3fe2:	02 96       	adiw	r24, 0x02	; 2
    3fe4:	a1 1d       	adc	r26, r1
    3fe6:	b1 1d       	adc	r27, r1
    3fe8:	80 93 54 09 	sts	0x0954, r24	; 0x800954 <currentSector>
    3fec:	90 93 55 09 	sts	0x0955, r25	; 0x800955 <currentSector+0x1>
    3ff0:	a0 93 56 09 	sts	0x0956, r26	; 0x800956 <currentSector+0x2>
    3ff4:	b0 93 57 09 	sts	0x0957, r27	; 0x800957 <currentSector+0x3>
	}
	
	gState.lastSessionSector = currentSector - 1;
    3ff8:	80 91 54 09 	lds	r24, 0x0954	; 0x800954 <currentSector>
    3ffc:	90 91 55 09 	lds	r25, 0x0955	; 0x800955 <currentSector+0x1>
    4000:	a0 91 56 09 	lds	r26, 0x0956	; 0x800956 <currentSector+0x2>
    4004:	b0 91 57 09 	lds	r27, 0x0957	; 0x800957 <currentSector+0x3>
    4008:	01 97       	sbiw	r24, 0x01	; 1
    400a:	a1 09       	sbc	r26, r1
    400c:	b1 09       	sbc	r27, r1
    400e:	80 93 38 07 	sts	0x0738, r24	; 0x800738 <gState+0x10>
    4012:	90 93 39 07 	sts	0x0739, r25	; 0x800739 <gState+0x11>
    4016:	a0 93 3a 07 	sts	0x073A, r26	; 0x80073a <gState+0x12>
    401a:	b0 93 3b 07 	sts	0x073B, r27	; 0x80073b <gState+0x13>
	return writeGlobalState();
    401e:	0e 94 08 23 	call	0x4610	; 0x4610 <writeGlobalState>
}
    4022:	08 95       	ret

Disassembly of section .text.vUARTtxDataAvailable:

00004b6c <vUARTtxDataAvailable>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    4b6c:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_u8SendIndex>
    4b70:	81 11       	cpse	r24, r1
    4b72:	06 c0       	rjmp	.+12     	; 0x4b80 <vUARTtxDataAvailable+0x14>
    4b74:	0e 94 fe 23 	call	0x47fc	; 0x47fc <PlatformGetSendData>
    4b78:	90 93 5d 09 	sts	0x095D, r25	; 0x80095d <sg_u8SendData+0x1>
    4b7c:	80 93 5c 09 	sts	0x095C, r24	; 0x80095c <sg_u8SendData>
    4b80:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_u8SendIndex>
    4b84:	81 11       	cpse	r24, r1
    4b86:	02 c0       	rjmp	.+4      	; 0x4b8c <vUARTtxDataAvailable+0x20>
    4b88:	81 e0       	ldi	r24, 0x01	; 1
    4b8a:	08 95       	ret
    4b8c:	80 e0       	ldi	r24, 0x00	; 0
    4b8e:	08 95       	ret

Disassembly of section .text.vUARTtxDataGet:

00004310 <vUARTtxDataGet>:
    4310:	80 91 76 09 	lds	r24, 0x0976	; 0x800976 <sg_u8SendIndex>
    4314:	81 11       	cpse	r24, r1
    4316:	10 c0       	rjmp	.+32     	; 0x4338 <vUARTtxDataGet+0x28>
    4318:	81 e0       	ldi	r24, 0x01	; 1
    431a:	0e 94 fe 23 	call	0x47fc	; 0x47fc <PlatformGetSendData>
    431e:	ec e5       	ldi	r30, 0x5C	; 92
    4320:	f9 e0       	ldi	r31, 0x09	; 9
    4322:	90 83       	st	Z, r25
    4324:	81 83       	std	Z+1, r24	; 0x01
    4326:	80 81       	ld	r24, Z
    4328:	88 23       	and	r24, r24
    432a:	24 f4       	brge	.+8      	; 0x4334 <vUARTtxDataGet+0x24>
    432c:	81 e0       	ldi	r24, 0x01	; 1
    432e:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <sg_bCellReportsReuested>
    4332:	02 c0       	rjmp	.+4      	; 0x4338 <vUARTtxDataGet+0x28>
    4334:	10 92 78 09 	sts	0x0978, r1	; 0x800978 <sg_bCellReportsReuested>
    4338:	e0 91 76 09 	lds	r30, 0x0976	; 0x800976 <sg_u8SendIndex>
    433c:	f0 e0       	ldi	r31, 0x00	; 0
    433e:	e4 5a       	subi	r30, 0xA4	; 164
    4340:	f6 4f       	sbci	r31, 0xF6	; 246
    4342:	80 81       	ld	r24, Z
    4344:	90 91 76 09 	lds	r25, 0x0976	; 0x800976 <sg_u8SendIndex>
    4348:	9f 5f       	subi	r25, 0xFF	; 255
    434a:	90 93 76 09 	sts	0x0976, r25	; 0x800976 <sg_u8SendIndex>
    434e:	90 91 76 09 	lds	r25, 0x0976	; 0x800976 <sg_u8SendIndex>
    4352:	92 30       	cpi	r25, 0x02	; 2
    4354:	10 f0       	brcs	.+4      	; 0x435a <vUARTtxDataGet+0x4a>
    4356:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_u8SendIndex>
    435a:	08 95       	ret

Disassembly of section .text.vUARTRXReset:

00004e20 <vUARTRXReset>:

// Called when we have a string timeout or need to reset the state machine
// for the MC RX side of things
void vUARTRXReset(void)
{
	sg_eCell_mc_rxState = ESTATE_IDLE;
    4e20:	10 92 7f 09 	sts	0x097F, r1	; 0x80097f <sg_eCell_mc_rxState>
	vUARTRXStart();
    4e24:	0e 94 5c 26 	call	0x4cb8	; 0x4cb8 <vUARTRXStart>
    4e28:	08 95       	ret

Disassembly of section .text.vUARTStarttx:

0000407a <vUARTStarttx>:
#endif

bool vUARTIsBusy(void) {
	return ((sg_etxState != ESTATE_IDLE) ||
		(sg_eCell_mc_rxState != ESTATE_IDLE));
}
    407a:	80 91 79 09 	lds	r24, 0x0979	; 0x800979 <sg_etxState>
    407e:	81 11       	cpse	r24, r1
    4080:	23 c0       	rjmp	.+70     	; 0x40c8 <vUARTStarttx+0x4e>
    4082:	80 91 7f 09 	lds	r24, 0x097F	; 0x80097f <sg_eCell_mc_rxState>
    4086:	81 11       	cpse	r24, r1
    4088:	21 c0       	rjmp	.+66     	; 0x40cc <vUARTStarttx+0x52>
    408a:	82 e0       	ldi	r24, 0x02	; 2
    408c:	80 93 79 09 	sts	0x0979, r24	; 0x800979 <sg_etxState>
    4090:	10 92 76 09 	sts	0x0976, r1	; 0x800976 <sg_u8SendIndex>
    4094:	10 92 7c 09 	sts	0x097C, r1	; 0x80097c <sg_u8txBitCount>
    4098:	81 e0       	ldi	r24, 0x01	; 1
    409a:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_bMCTxNextBit>
    409e:	86 b5       	in	r24, 0x26	; 38
    40a0:	8e 5c       	subi	r24, 0xCE	; 206
    40a2:	87 bd       	out	0x27, r24	; 39
    40a4:	85 b3       	in	r24, 0x15	; 21
    40a6:	82 60       	ori	r24, 0x02	; 2
    40a8:	85 bb       	out	0x15, r24	; 21
    40aa:	ee e6       	ldi	r30, 0x6E	; 110
    40ac:	f0 e0       	ldi	r31, 0x00	; 0
    40ae:	80 81       	ld	r24, Z
    40b0:	82 60       	ori	r24, 0x02	; 2
    40b2:	80 83       	st	Z, r24
    40b4:	0e 94 b6 25 	call	0x4b6c	; 0x4b6c <vUARTtxDataAvailable>
    40b8:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_btxMoreAvailable>
    40bc:	0e 94 88 21 	call	0x4310	; 0x4310 <vUARTtxDataGet>
    40c0:	80 93 7b 09 	sts	0x097B, r24	; 0x80097b <sg_u8txDataByte>
    40c4:	81 e0       	ldi	r24, 0x01	; 1
    40c6:	08 95       	ret
    40c8:	80 e0       	ldi	r24, 0x00	; 0
    40ca:	08 95       	ret
    40cc:	80 e0       	ldi	r24, 0x00	; 0
    40ce:	08 95       	ret

Disassembly of section .text.__vector_8:

00003de8 <__vector_8>:
    3de8:	1f 92       	push	r1
    3dea:	0f 92       	push	r0
    3dec:	0f b6       	in	r0, 0x3f	; 63
    3dee:	0f 92       	push	r0
    3df0:	11 24       	eor	r1, r1
    3df2:	8f 93       	push	r24
    3df4:	ef 93       	push	r30
    3df6:	ff 93       	push	r31
    3df8:	86 b5       	in	r24, 0x26	; 38
    3dfa:	85 5c       	subi	r24, 0xC5	; 197
    3dfc:	88 bd       	out	0x28, r24	; 40
    3dfe:	85 b3       	in	r24, 0x15	; 21
    3e00:	84 60       	ori	r24, 0x04	; 4
    3e02:	85 bb       	out	0x15, r24	; 21
    3e04:	ee e6       	ldi	r30, 0x6E	; 110
    3e06:	f0 e0       	ldi	r31, 0x00	; 0
    3e08:	80 81       	ld	r24, Z
    3e0a:	84 60       	ori	r24, 0x04	; 4
    3e0c:	80 83       	st	Z, r24
    3e0e:	8d b3       	in	r24, 0x1d	; 29
    3e10:	8d 7f       	andi	r24, 0xFD	; 253
    3e12:	8d bb       	out	0x1d, r24	; 29
    3e14:	80 91 75 09 	lds	r24, 0x0975	; 0x800975 <sg_bState>
    3e18:	88 23       	and	r24, r24
    3e1a:	31 f0       	breq	.+12     	; 0x3e28 <__vector_8+0x40>
    3e1c:	88 b1       	in	r24, 0x08	; 8
    3e1e:	80 68       	ori	r24, 0x80	; 128
    3e20:	88 b9       	out	0x08, r24	; 8
    3e22:	10 92 75 09 	sts	0x0975, r1	; 0x800975 <sg_bState>
    3e26:	06 c0       	rjmp	.+12     	; 0x3e34 <__vector_8+0x4c>
    3e28:	88 b1       	in	r24, 0x08	; 8
    3e2a:	8f 77       	andi	r24, 0x7F	; 127
    3e2c:	88 b9       	out	0x08, r24	; 8
    3e2e:	81 e0       	ldi	r24, 0x01	; 1
    3e30:	80 93 75 09 	sts	0x0975, r24	; 0x800975 <sg_bState>
    3e34:	81 e0       	ldi	r24, 0x01	; 1
    3e36:	80 93 7f 09 	sts	0x097F, r24	; 0x80097f <sg_eCell_mc_rxState>
    3e3a:	10 92 81 09 	sts	0x0981, r1	; 0x800981 <sg_u8Cell_mc_rxBitCount>
    3e3e:	ff 91       	pop	r31
    3e40:	ef 91       	pop	r30
    3e42:	8f 91       	pop	r24
    3e44:	0f 90       	pop	r0
    3e46:	0f be       	out	0x3f, r0	; 63
    3e48:	0f 90       	pop	r0
    3e4a:	1f 90       	pop	r1
    3e4c:	18 95       	reti

Disassembly of section .text.__vector_16:

00002a3c <__vector_16>:
    2a3c:	1f 92       	push	r1
    2a3e:	0f 92       	push	r0
    2a40:	0f b6       	in	r0, 0x3f	; 63
    2a42:	0f 92       	push	r0
    2a44:	11 24       	eor	r1, r1
    2a46:	2f 93       	push	r18
    2a48:	3f 93       	push	r19
    2a4a:	4f 93       	push	r20
    2a4c:	5f 93       	push	r21
    2a4e:	6f 93       	push	r22
    2a50:	7f 93       	push	r23
    2a52:	8f 93       	push	r24
    2a54:	9f 93       	push	r25
    2a56:	af 93       	push	r26
    2a58:	bf 93       	push	r27
    2a5a:	ef 93       	push	r30
    2a5c:	ff 93       	push	r31
    2a5e:	86 b5       	in	r24, 0x26	; 38
    2a60:	85 5d       	subi	r24, 0xD5	; 213
    2a62:	88 bd       	out	0x28, r24	; 40
    2a64:	85 b3       	in	r24, 0x15	; 21
    2a66:	84 60       	ori	r24, 0x04	; 4
    2a68:	85 bb       	out	0x15, r24	; 21
    2a6a:	ee e6       	ldi	r30, 0x6E	; 110
    2a6c:	f0 e0       	ldi	r31, 0x00	; 0
    2a6e:	80 81       	ld	r24, Z
    2a70:	84 60       	ori	r24, 0x04	; 4
    2a72:	80 83       	st	Z, r24
    2a74:	20 91 7e 09 	lds	r18, 0x097E	; 0x80097e <sg_bCell_mc_rxPriorState>
    2a78:	83 b1       	in	r24, 0x03	; 3
    2a7a:	82 fb       	bst	r24, 2
    2a7c:	88 27       	eor	r24, r24
    2a7e:	80 f9       	bld	r24, 0
    2a80:	80 93 7e 09 	sts	0x097E, r24	; 0x80097e <sg_bCell_mc_rxPriorState>
    2a84:	90 91 75 09 	lds	r25, 0x0975	; 0x800975 <sg_bState>
    2a88:	99 23       	and	r25, r25
    2a8a:	31 f0       	breq	.+12     	; 0x2a98 <__vector_16+0x5c>
    2a8c:	98 b1       	in	r25, 0x08	; 8
    2a8e:	90 68       	ori	r25, 0x80	; 128
    2a90:	98 b9       	out	0x08, r25	; 8
    2a92:	10 92 75 09 	sts	0x0975, r1	; 0x800975 <sg_bState>
    2a96:	06 c0       	rjmp	.+12     	; 0x2aa4 <__vector_16+0x68>
    2a98:	98 b1       	in	r25, 0x08	; 8
    2a9a:	9f 77       	andi	r25, 0x7F	; 127
    2a9c:	98 b9       	out	0x08, r25	; 8
    2a9e:	81 e0       	ldi	r24, 0x01	; 1
    2aa0:	80 93 75 09 	sts	0x0975, r24	; 0x800975 <sg_bState>
    2aa4:	80 91 81 09 	lds	r24, 0x0981	; 0x800981 <sg_u8Cell_mc_rxBitCount>
    2aa8:	8f 5f       	subi	r24, 0xFF	; 255
    2aaa:	80 93 81 09 	sts	0x0981, r24	; 0x800981 <sg_u8Cell_mc_rxBitCount>
    2aae:	81 30       	cpi	r24, 0x01	; 1
    2ab0:	19 f4       	brne	.+6      	; 0x2ab8 <__vector_16+0x7c>
    2ab2:	10 92 80 09 	sts	0x0980, r1	; 0x800980 <sg_u8rxDataByte>
    2ab6:	20 c0       	rjmp	.+64     	; 0x2af8 <__vector_16+0xbc>
    2ab8:	8a 30       	cpi	r24, 0x0A	; 10
    2aba:	38 f4       	brcc	.+14     	; 0x2aca <__vector_16+0x8e>
    2abc:	80 91 80 09 	lds	r24, 0x0980	; 0x800980 <sg_u8rxDataByte>
    2ac0:	88 0f       	add	r24, r24
    2ac2:	82 2b       	or	r24, r18
    2ac4:	80 93 80 09 	sts	0x0980, r24	; 0x800980 <sg_u8rxDataByte>
    2ac8:	17 c0       	rjmp	.+46     	; 0x2af8 <__vector_16+0xbc>
    2aca:	20 93 7d 09 	sts	0x097D, r18	; 0x80097d <sg_bCell_mc_rxMoreData>
    2ace:	8c e0       	ldi	r24, 0x0C	; 12
    2ad0:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    2ad4:	8c b3       	in	r24, 0x1c	; 28
    2ad6:	82 60       	ori	r24, 0x02	; 2
    2ad8:	8c bb       	out	0x1c, r24	; 28
    2ada:	8d b3       	in	r24, 0x1d	; 29
    2adc:	82 60       	ori	r24, 0x02	; 2
    2ade:	8d bb       	out	0x1d, r24	; 29
    2ae0:	ee e6       	ldi	r30, 0x6E	; 110
    2ae2:	f0 e0       	ldi	r31, 0x00	; 0
    2ae4:	80 81       	ld	r24, Z
    2ae6:	8b 7f       	andi	r24, 0xFB	; 251
    2ae8:	80 83       	st	Z, r24
    2aea:	80 91 80 09 	lds	r24, 0x0980	; 0x800980 <sg_u8rxDataByte>
    2aee:	0e 94 17 1e 	call	0x3c2e	; 0x3c2e <vUARTRXData>
    2af2:	83 e0       	ldi	r24, 0x03	; 3
    2af4:	80 93 7f 09 	sts	0x097F, r24	; 0x80097f <sg_eCell_mc_rxState>
    2af8:	ff 91       	pop	r31
    2afa:	ef 91       	pop	r30
    2afc:	bf 91       	pop	r27
    2afe:	af 91       	pop	r26
    2b00:	9f 91       	pop	r25
    2b02:	8f 91       	pop	r24
    2b04:	7f 91       	pop	r23
    2b06:	6f 91       	pop	r22
    2b08:	5f 91       	pop	r21
    2b0a:	4f 91       	pop	r20
    2b0c:	3f 91       	pop	r19
    2b0e:	2f 91       	pop	r18
    2b10:	0f 90       	pop	r0
    2b12:	0f be       	out	0x3f, r0	; 63
    2b14:	0f 90       	pop	r0
    2b16:	1f 90       	pop	r1
    2b18:	18 95       	reti

Disassembly of section .text.__vector_15:

00002414 <__vector_15>:
    2414:	1f 92       	push	r1
    2416:	0f 92       	push	r0
    2418:	0f b6       	in	r0, 0x3f	; 63
    241a:	0f 92       	push	r0
    241c:	11 24       	eor	r1, r1
    241e:	2f 93       	push	r18
    2420:	3f 93       	push	r19
    2422:	4f 93       	push	r20
    2424:	5f 93       	push	r21
    2426:	6f 93       	push	r22
    2428:	7f 93       	push	r23
    242a:	8f 93       	push	r24
    242c:	9f 93       	push	r25
    242e:	af 93       	push	r26
    2430:	bf 93       	push	r27
    2432:	ef 93       	push	r30
    2434:	ff 93       	push	r31
    2436:	86 b5       	in	r24, 0x26	; 38
    2438:	83 5d       	subi	r24, 0xD3	; 211
    243a:	87 bd       	out	0x27, r24	; 39
    243c:	85 b3       	in	r24, 0x15	; 21
    243e:	82 60       	ori	r24, 0x02	; 2
    2440:	85 bb       	out	0x15, r24	; 21
    2442:	ee e6       	ldi	r30, 0x6E	; 110
    2444:	f0 e0       	ldi	r31, 0x00	; 0
    2446:	80 81       	ld	r24, Z
    2448:	82 60       	ori	r24, 0x02	; 2
    244a:	80 83       	st	Z, r24
    244c:	80 91 77 09 	lds	r24, 0x0977	; 0x800977 <sg_bMCTxNextBit>
    2450:	88 23       	and	r24, r24
    2452:	21 f0       	breq	.+8      	; 0x245c <__vector_15+0x48>
    2454:	85 b1       	in	r24, 0x05	; 5
    2456:	88 60       	ori	r24, 0x08	; 8
    2458:	85 b9       	out	0x05, r24	; 5
    245a:	03 c0       	rjmp	.+6      	; 0x2462 <__vector_15+0x4e>
    245c:	85 b1       	in	r24, 0x05	; 5
    245e:	87 7f       	andi	r24, 0xF7	; 247
    2460:	85 b9       	out	0x05, r24	; 5
    2462:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    2466:	8f 5f       	subi	r24, 0xFF	; 255
    2468:	80 93 7c 09 	sts	0x097C, r24	; 0x80097c <sg_u8txBitCount>
    246c:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    2470:	83 30       	cpi	r24, 0x03	; 3
    2472:	61 f4       	brne	.+24     	; 0x248c <__vector_15+0x78>
    2474:	80 91 78 09 	lds	r24, 0x0978	; 0x800978 <sg_bCellReportsReuested>
    2478:	88 23       	and	r24, r24
    247a:	41 f0       	breq	.+16     	; 0x248c <__vector_15+0x78>
    247c:	8b e0       	ldi	r24, 0x0B	; 11
    247e:	80 93 7c 09 	sts	0x097C, r24	; 0x80097c <sg_u8txBitCount>
    2482:	10 92 77 09 	sts	0x0977, r1	; 0x800977 <sg_bMCTxNextBit>
    2486:	10 92 7a 09 	sts	0x097A, r1	; 0x80097a <sg_btxMoreAvailable>
    248a:	4d c0       	rjmp	.+154    	; 0x2526 <__vector_15+0x112>
    248c:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    2490:	8a 30       	cpi	r24, 0x0A	; 10
    2492:	80 f4       	brcc	.+32     	; 0x24b4 <__vector_15+0xa0>
    2494:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_u8txDataByte>
    2498:	88 23       	and	r24, r24
    249a:	24 f4       	brge	.+8      	; 0x24a4 <__vector_15+0x90>
    249c:	81 e0       	ldi	r24, 0x01	; 1
    249e:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_bMCTxNextBit>
    24a2:	02 c0       	rjmp	.+4      	; 0x24a8 <__vector_15+0x94>
    24a4:	10 92 77 09 	sts	0x0977, r1	; 0x800977 <sg_bMCTxNextBit>
    24a8:	80 91 7b 09 	lds	r24, 0x097B	; 0x80097b <sg_u8txDataByte>
    24ac:	88 0f       	add	r24, r24
    24ae:	80 93 7b 09 	sts	0x097B, r24	; 0x80097b <sg_u8txDataByte>
    24b2:	39 c0       	rjmp	.+114    	; 0x2526 <__vector_15+0x112>
    24b4:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    24b8:	8a 30       	cpi	r24, 0x0A	; 10
    24ba:	29 f4       	brne	.+10     	; 0x24c6 <__vector_15+0xb2>
    24bc:	80 91 7a 09 	lds	r24, 0x097A	; 0x80097a <sg_btxMoreAvailable>
    24c0:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_bMCTxNextBit>
    24c4:	30 c0       	rjmp	.+96     	; 0x2526 <__vector_15+0x112>
    24c6:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    24ca:	8b 30       	cpi	r24, 0x0B	; 11
    24cc:	19 f4       	brne	.+6      	; 0x24d4 <__vector_15+0xc0>
    24ce:	10 92 77 09 	sts	0x0977, r1	; 0x800977 <sg_bMCTxNextBit>
    24d2:	29 c0       	rjmp	.+82     	; 0x2526 <__vector_15+0x112>
    24d4:	80 91 7c 09 	lds	r24, 0x097C	; 0x80097c <sg_u8txBitCount>
    24d8:	8c 30       	cpi	r24, 0x0C	; 12
    24da:	29 f5       	brne	.+74     	; 0x2526 <__vector_15+0x112>
    24dc:	80 91 7a 09 	lds	r24, 0x097A	; 0x80097a <sg_btxMoreAvailable>
    24e0:	80 93 77 09 	sts	0x0977, r24	; 0x800977 <sg_bMCTxNextBit>
    24e4:	10 92 7c 09 	sts	0x097C, r1	; 0x80097c <sg_u8txBitCount>
    24e8:	80 91 7a 09 	lds	r24, 0x097A	; 0x80097a <sg_btxMoreAvailable>
    24ec:	81 11       	cpse	r24, r1
    24ee:	08 c0       	rjmp	.+16     	; 0x2500 <__vector_15+0xec>
    24f0:	10 92 79 09 	sts	0x0979, r1	; 0x800979 <sg_etxState>
    24f4:	ee e6       	ldi	r30, 0x6E	; 110
    24f6:	f0 e0       	ldi	r31, 0x00	; 0
    24f8:	80 81       	ld	r24, Z
    24fa:	8d 7f       	andi	r24, 0xFD	; 253
    24fc:	80 83       	st	Z, r24
    24fe:	13 c0       	rjmp	.+38     	; 0x2526 <__vector_15+0x112>
    2500:	0e 94 b6 25 	call	0x4b6c	; 0x4b6c <vUARTtxDataAvailable>
    2504:	80 93 7a 09 	sts	0x097A, r24	; 0x80097a <sg_btxMoreAvailable>
    2508:	0e 94 88 21 	call	0x4310	; 0x4310 <vUARTtxDataGet>
    250c:	80 93 7b 09 	sts	0x097B, r24	; 0x80097b <sg_u8txDataByte>
    2510:	86 b5       	in	r24, 0x26	; 38
    2512:	88 53       	subi	r24, 0x38	; 56
    2514:	87 bd       	out	0x27, r24	; 39
    2516:	85 b3       	in	r24, 0x15	; 21
    2518:	82 60       	ori	r24, 0x02	; 2
    251a:	85 bb       	out	0x15, r24	; 21
    251c:	ee e6       	ldi	r30, 0x6E	; 110
    251e:	f0 e0       	ldi	r31, 0x00	; 0
    2520:	80 81       	ld	r24, Z
    2522:	82 60       	ori	r24, 0x02	; 2
    2524:	80 83       	st	Z, r24
    2526:	ff 91       	pop	r31
    2528:	ef 91       	pop	r30
    252a:	bf 91       	pop	r27
    252c:	af 91       	pop	r26
    252e:	9f 91       	pop	r25
    2530:	8f 91       	pop	r24
    2532:	7f 91       	pop	r23
    2534:	6f 91       	pop	r22
    2536:	5f 91       	pop	r21
    2538:	4f 91       	pop	r20
    253a:	3f 91       	pop	r19
    253c:	2f 91       	pop	r18
    253e:	0f 90       	pop	r0
    2540:	0f be       	out	0x3f, r0	; 63
    2542:	0f 90       	pop	r0
    2544:	1f 90       	pop	r1
    2546:	18 95       	reti

Disassembly of section .text.vUARTInit:

00004674 <vUARTInit>:
    4674:	85 b7       	in	r24, 0x35	; 53
    4676:	8f 7e       	andi	r24, 0xEF	; 239
    4678:	85 bf       	out	0x35, r24	; 53
    467a:	84 b1       	in	r24, 0x04	; 4
    467c:	88 60       	ori	r24, 0x08	; 8
    467e:	84 b9       	out	0x04, r24	; 4
    4680:	84 b1       	in	r24, 0x04	; 4
    4682:	8b 7f       	andi	r24, 0xFB	; 251
    4684:	84 b9       	out	0x04, r24	; 4
    4686:	85 b1       	in	r24, 0x05	; 5
    4688:	8b 7f       	andi	r24, 0xFB	; 251
    468a:	85 b9       	out	0x05, r24	; 5
    468c:	87 b1       	in	r24, 0x07	; 7
    468e:	80 68       	ori	r24, 0x80	; 128
    4690:	87 b9       	out	0x07, r24	; 7
    4692:	8d b3       	in	r24, 0x1d	; 29
    4694:	8d 7f       	andi	r24, 0xFD	; 253
    4696:	8d bb       	out	0x1d, r24	; 29
    4698:	10 92 79 09 	sts	0x0979, r1	; 0x800979 <sg_etxState>
    469c:	85 b1       	in	r24, 0x05	; 5
    469e:	87 7f       	andi	r24, 0xF7	; 247
    46a0:	85 b9       	out	0x05, r24	; 5
    46a2:	08 95       	ret

Disassembly of section .text.vUARTInitReceive:

00004d0e <vUARTInitReceive>:
    4d0e:	8c e0       	ldi	r24, 0x0C	; 12
    4d10:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f0069>
    4d14:	8c b3       	in	r24, 0x1c	; 28
    4d16:	82 60       	ori	r24, 0x02	; 2
    4d18:	8c bb       	out	0x1c, r24	; 28
    4d1a:	8d b3       	in	r24, 0x1d	; 29
    4d1c:	82 60       	ori	r24, 0x02	; 2
    4d1e:	8d bb       	out	0x1d, r24	; 29
    4d20:	08 95       	ret

Disassembly of section .text.libgcc.div:

00004824 <__udivmodhi4>:
    4824:	aa 1b       	sub	r26, r26
    4826:	bb 1b       	sub	r27, r27
    4828:	51 e1       	ldi	r21, 0x11	; 17
    482a:	07 c0       	rjmp	.+14     	; 0x483a <__udivmodhi4_ep>

0000482c <__udivmodhi4_loop>:
    482c:	aa 1f       	adc	r26, r26
    482e:	bb 1f       	adc	r27, r27
    4830:	a6 17       	cp	r26, r22
    4832:	b7 07       	cpc	r27, r23
    4834:	10 f0       	brcs	.+4      	; 0x483a <__udivmodhi4_ep>
    4836:	a6 1b       	sub	r26, r22
    4838:	b7 0b       	sbc	r27, r23

0000483a <__udivmodhi4_ep>:
    483a:	88 1f       	adc	r24, r24
    483c:	99 1f       	adc	r25, r25
    483e:	5a 95       	dec	r21
    4840:	a9 f7       	brne	.-22     	; 0x482c <__udivmodhi4_loop>
    4842:	80 95       	com	r24
    4844:	90 95       	com	r25
    4846:	bc 01       	movw	r22, r24
    4848:	cd 01       	movw	r24, r26
    484a:	08 95       	ret

Disassembly of section .text.libgcc.div:

000043a0 <__udivmodsi4>:
    43a0:	a1 e2       	ldi	r26, 0x21	; 33
    43a2:	1a 2e       	mov	r1, r26
    43a4:	aa 1b       	sub	r26, r26
    43a6:	bb 1b       	sub	r27, r27
    43a8:	fd 01       	movw	r30, r26
    43aa:	0d c0       	rjmp	.+26     	; 0x43c6 <__udivmodsi4_ep>

000043ac <__udivmodsi4_loop>:
    43ac:	aa 1f       	adc	r26, r26
    43ae:	bb 1f       	adc	r27, r27
    43b0:	ee 1f       	adc	r30, r30
    43b2:	ff 1f       	adc	r31, r31
    43b4:	a2 17       	cp	r26, r18
    43b6:	b3 07       	cpc	r27, r19
    43b8:	e4 07       	cpc	r30, r20
    43ba:	f5 07       	cpc	r31, r21
    43bc:	20 f0       	brcs	.+8      	; 0x43c6 <__udivmodsi4_ep>
    43be:	a2 1b       	sub	r26, r18
    43c0:	b3 0b       	sbc	r27, r19
    43c2:	e4 0b       	sbc	r30, r20
    43c4:	f5 0b       	sbc	r31, r21

000043c6 <__udivmodsi4_ep>:
    43c6:	66 1f       	adc	r22, r22
    43c8:	77 1f       	adc	r23, r23
    43ca:	88 1f       	adc	r24, r24
    43cc:	99 1f       	adc	r25, r25
    43ce:	1a 94       	dec	r1
    43d0:	69 f7       	brne	.-38     	; 0x43ac <__udivmodsi4_loop>
    43d2:	60 95       	com	r22
    43d4:	70 95       	com	r23
    43d6:	80 95       	com	r24
    43d8:	90 95       	com	r25
    43da:	9b 01       	movw	r18, r22
    43dc:	ac 01       	movw	r20, r24
    43de:	bd 01       	movw	r22, r26
    43e0:	cf 01       	movw	r24, r30
    43e2:	08 95       	ret

Disassembly of section .text.libgcc.div:

000046a4 <__divmodsi4>:
    46a4:	05 2e       	mov	r0, r21
    46a6:	97 fb       	bst	r25, 7
    46a8:	1e f4       	brtc	.+6      	; 0x46b0 <__divmodsi4+0xc>
    46aa:	00 94       	com	r0
    46ac:	0e 94 c6 26 	call	0x4d8c	; 0x4d8c <__negsi2>
    46b0:	57 fd       	sbrc	r21, 7
    46b2:	07 d0       	rcall	.+14     	; 0x46c2 <__divmodsi4_neg2>
    46b4:	0e 94 d0 21 	call	0x43a0	; 0x43a0 <__udivmodsi4>
    46b8:	07 fc       	sbrc	r0, 7
    46ba:	03 d0       	rcall	.+6      	; 0x46c2 <__divmodsi4_neg2>
    46bc:	4e f4       	brtc	.+18     	; 0x46d0 <__divmodsi4_exit>
    46be:	0c 94 c6 26 	jmp	0x4d8c	; 0x4d8c <__negsi2>

000046c2 <__divmodsi4_neg2>:
    46c2:	50 95       	com	r21
    46c4:	40 95       	com	r20
    46c6:	30 95       	com	r19
    46c8:	21 95       	neg	r18
    46ca:	3f 4f       	sbci	r19, 0xFF	; 255
    46cc:	4f 4f       	sbci	r20, 0xFF	; 255
    46ce:	5f 4f       	sbci	r21, 0xFF	; 255

000046d0 <__divmodsi4_exit>:
    46d0:	08 95       	ret

Disassembly of section .text.libgcc.div:

00004d8c <__negsi2>:
    4d8c:	90 95       	com	r25
    4d8e:	80 95       	com	r24
    4d90:	70 95       	com	r23
    4d92:	61 95       	neg	r22
    4d94:	7f 4f       	sbci	r23, 0xFF	; 255
    4d96:	8f 4f       	sbci	r24, 0xFF	; 255
    4d98:	9f 4f       	sbci	r25, 0xFF	; 255
    4d9a:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004bd2 <__umulhisi3>:
    4bd2:	a2 9f       	mul	r26, r18
    4bd4:	b0 01       	movw	r22, r0
    4bd6:	b3 9f       	mul	r27, r19
    4bd8:	c0 01       	movw	r24, r0
    4bda:	a3 9f       	mul	r26, r19
    4bdc:	70 0d       	add	r23, r0
    4bde:	81 1d       	adc	r24, r1
    4be0:	11 24       	eor	r1, r1
    4be2:	91 1d       	adc	r25, r1
    4be4:	b2 9f       	mul	r27, r18
    4be6:	70 0d       	add	r23, r0
    4be8:	81 1d       	adc	r24, r1
    4bea:	11 24       	eor	r1, r1
    4bec:	91 1d       	adc	r25, r1
    4bee:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004de6 <__usmulhisi3>:
    4de6:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>

00004dea <__usmulhisi3_tail>:
    4dea:	b7 ff       	sbrs	r27, 7
    4dec:	08 95       	ret
    4dee:	82 1b       	sub	r24, r18
    4df0:	93 0b       	sbc	r25, r19
    4df2:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004cce <__muluhisi3>:
    4cce:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    4cd2:	a5 9f       	mul	r26, r21
    4cd4:	90 0d       	add	r25, r0
    4cd6:	b4 9f       	mul	r27, r20
    4cd8:	90 0d       	add	r25, r0
    4cda:	a4 9f       	mul	r26, r20
    4cdc:	80 0d       	add	r24, r0
    4cde:	91 1d       	adc	r25, r1
    4ce0:	11 24       	eor	r1, r1
    4ce2:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004d9c <__mulshisi3>:
    4d9c:	b7 ff       	sbrs	r27, 7
    4d9e:	0c 94 67 26 	jmp	0x4cce	; 0x4cce <__muluhisi3>

00004da2 <__mulohisi3>:
    4da2:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
    4da6:	82 1b       	sub	r24, r18
    4da8:	93 0b       	sbc	r25, r19
    4daa:	08 95       	ret

Disassembly of section .text.libgcc:

00004dac <__xload_2>:
    4dac:	57 fd       	sbrc	r21, 7
    4dae:	03 c0       	rjmp	.+6      	; 0x4db6 <__xload_2+0xa>
    4db0:	65 91       	lpm	r22, Z+
    4db2:	75 91       	lpm	r23, Z+
    4db4:	08 95       	ret
    4db6:	61 91       	ld	r22, Z+
    4db8:	71 91       	ld	r23, Z+
    4dba:	08 95       	ret

Disassembly of section .text.libgcc:

00004c5c <__xload_4>:
    4c5c:	57 fd       	sbrc	r21, 7
    4c5e:	05 c0       	rjmp	.+10     	; 0x4c6a <__xload_4+0xe>
    4c60:	65 91       	lpm	r22, Z+
    4c62:	75 91       	lpm	r23, Z+
    4c64:	85 91       	lpm	r24, Z+
    4c66:	95 91       	lpm	r25, Z+
    4c68:	08 95       	ret
    4c6a:	61 91       	ld	r22, Z+
    4c6c:	71 91       	ld	r23, Z+
    4c6e:	81 91       	ld	r24, Z+
    4c70:	91 91       	ld	r25, Z+
    4c72:	08 95       	ret

Disassembly of section .text.libgcc:

00004c74 <__adddi3_s8>:
    4c74:	00 24       	eor	r0, r0
    4c76:	a7 fd       	sbrc	r26, 7
    4c78:	00 94       	com	r0
    4c7a:	2a 0f       	add	r18, r26
    4c7c:	30 1d       	adc	r19, r0
    4c7e:	40 1d       	adc	r20, r0
    4c80:	50 1d       	adc	r21, r0
    4c82:	60 1d       	adc	r22, r0
    4c84:	70 1d       	adc	r23, r0
    4c86:	80 1d       	adc	r24, r0
    4c88:	90 1d       	adc	r25, r0
    4c8a:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00004e44 <_fini>:
    4e44:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00004e46 <__funcs_on_exit>:
    4e46:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00004e48 <__simulator_exit>:
    4e48:	08 95       	ret

Disassembly of section .text.exit:

00004ce4 <exit>:
    4ce4:	ec 01       	movw	r28, r24
    4ce6:	0e 94 23 27 	call	0x4e46	; 0x4e46 <__funcs_on_exit>
    4cea:	0e 94 22 27 	call	0x4e44	; 0x4e44 <_fini>
    4cee:	ce 01       	movw	r24, r28
    4cf0:	0e 94 24 27 	call	0x4e48	; 0x4e48 <__simulator_exit>
    4cf4:	ce 01       	movw	r24, r28
    4cf6:	0e 94 1f 27 	call	0x4e3e	; 0x4e3e <_Exit>

Disassembly of section .text.memcpy:

00004642 <memcpy>:
    4642:	cf 92       	push	r12
    4644:	df 92       	push	r13
    4646:	ef 92       	push	r14
    4648:	6a 01       	movw	r12, r20
    464a:	e6 2e       	mov	r14, r22
    464c:	dc 01       	movw	r26, r24
    464e:	28 0f       	add	r18, r24
    4650:	39 1f       	adc	r19, r25
    4652:	a2 17       	cp	r26, r18
    4654:	b3 07       	cpc	r27, r19
    4656:	51 f0       	breq	.+20     	; 0x466c <memcpy+0x2a>
    4658:	f6 01       	movw	r30, r12
    465a:	44 91       	lpm	r20, Z
    465c:	e7 fc       	sbrc	r14, 7
    465e:	40 81       	ld	r20, Z
    4660:	4d 93       	st	X+, r20
    4662:	4f ef       	ldi	r20, 0xFF	; 255
    4664:	c4 1a       	sub	r12, r20
    4666:	d4 0a       	sbc	r13, r20
    4668:	e4 0a       	sbc	r14, r20
    466a:	f3 cf       	rjmp	.-26     	; 0x4652 <memcpy+0x10>
    466c:	ef 90       	pop	r14
    466e:	df 90       	pop	r13
    4670:	cf 90       	pop	r12
    4672:	08 95       	ret

Disassembly of section .text.memset:

00004d34 <memset>:
    4d34:	fc 01       	movw	r30, r24
    4d36:	48 0f       	add	r20, r24
    4d38:	59 1f       	adc	r21, r25
    4d3a:	e4 17       	cp	r30, r20
    4d3c:	f5 07       	cpc	r31, r21
    4d3e:	11 f0       	breq	.+4      	; 0x4d44 <memset+0x10>
    4d40:	61 93       	st	Z+, r22
    4d42:	fb cf       	rjmp	.-10     	; 0x4d3a <memset+0x6>
    4d44:	08 95       	ret

Disassembly of section .text.gmtime:

00004e2a <gmtime>:
    4e2a:	40 e0       	ldi	r20, 0x00	; 0
    4e2c:	59 e0       	ldi	r21, 0x09	; 9
    4e2e:	0e 94 54 1e 	call	0x3ca8	; 0x3ca8 <__gmtime_r>
    4e32:	08 95       	ret

Disassembly of section .text.__gmtime_r:

00003ca8 <__gmtime_r>:
    3ca8:	a0 e0       	ldi	r26, 0x00	; 0
    3caa:	b0 e0       	ldi	r27, 0x00	; 0
    3cac:	ea e5       	ldi	r30, 0x5A	; 90
    3cae:	fe e1       	ldi	r31, 0x1E	; 30
    3cb0:	0c 94 70 22 	jmp	0x44e0	; 0x44e0 <__prologue_saves__+0xc>
    3cb4:	ea 01       	movw	r28, r20
    3cb6:	fb 01       	movw	r30, r22
    3cb8:	58 2f       	mov	r21, r24
    3cba:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <__xload_4>
    3cbe:	4b 01       	movw	r8, r22
    3cc0:	5c 01       	movw	r10, r24
    3cc2:	c1 2c       	mov	r12, r1
    3cc4:	d1 2c       	mov	r13, r1
    3cc6:	76 01       	movw	r14, r12
    3cc8:	8e 01       	movw	r16, r28
    3cca:	9b 01       	movw	r18, r22
    3ccc:	a5 01       	movw	r20, r10
    3cce:	60 e0       	ldi	r22, 0x00	; 0
    3cd0:	70 e0       	ldi	r23, 0x00	; 0
    3cd2:	80 e0       	ldi	r24, 0x00	; 0
    3cd4:	90 e0       	ldi	r25, 0x00	; 0
    3cd6:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    3cda:	97 ff       	sbrs	r25, 7
    3cdc:	09 c0       	rjmp	.+18     	; 0x3cf0 <__gmtime_r+0x48>
    3cde:	8f e4       	ldi	r24, 0x4F	; 79
    3ce0:	90 e0       	ldi	r25, 0x00	; 0
    3ce2:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    3ce6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
    3cea:	80 e0       	ldi	r24, 0x00	; 0
    3cec:	90 e0       	ldi	r25, 0x00	; 0
    3cee:	0d c0       	rjmp	.+26     	; 0x3d0a <__gmtime_r+0x62>
    3cf0:	19 8a       	std	Y+17, r1	; 0x11
    3cf2:	18 8a       	std	Y+16, r1	; 0x10
    3cf4:	1a 8a       	std	Y+18, r1	; 0x12
    3cf6:	1b 8a       	std	Y+19, r1	; 0x13
    3cf8:	1c 8a       	std	Y+20, r1	; 0x14
    3cfa:	1d 8a       	std	Y+21, r1	; 0x15
    3cfc:	8f ea       	ldi	r24, 0xAF	; 175
    3cfe:	93 e0       	ldi	r25, 0x03	; 3
    3d00:	a0 e0       	ldi	r26, 0x00	; 0
    3d02:	8e 8b       	std	Y+22, r24	; 0x16
    3d04:	9f 8b       	std	Y+23, r25	; 0x17
    3d06:	a8 8f       	std	Y+24, r26	; 0x18
    3d08:	ce 01       	movw	r24, r28
    3d0a:	cd b7       	in	r28, 0x3d	; 61
    3d0c:	de b7       	in	r29, 0x3e	; 62
    3d0e:	ec e0       	ldi	r30, 0x0C	; 12
    3d10:	0c 94 8c 22 	jmp	0x4518	; 0x4518 <__epilogue_restores__+0xc>

Disassembly of section .text.mktime:

0000383e <mktime>:
    383e:	a9 e1       	ldi	r26, 0x19	; 25
    3840:	b0 e0       	ldi	r27, 0x00	; 0
    3842:	e5 e2       	ldi	r30, 0x25	; 37
    3844:	fc e1       	ldi	r31, 0x1C	; 28
    3846:	0c 94 6c 22 	jmp	0x44d8	; 0x44d8 <__prologue_saves__+0x4>
    384a:	2c 01       	movw	r4, r24
    384c:	bc 01       	movw	r22, r24
    384e:	80 e8       	ldi	r24, 0x80	; 128
    3850:	0e 94 55 0e 	call	0x1caa	; 0x1caa <__tm_to_secs>
    3854:	39 01       	movw	r6, r18
    3856:	4a 01       	movw	r8, r20
    3858:	59 01       	movw	r10, r18
    385a:	6a 01       	movw	r12, r20
    385c:	e1 2c       	mov	r14, r1
    385e:	f1 2c       	mov	r15, r1
    3860:	00 e0       	ldi	r16, 0x00	; 0
    3862:	10 e0       	ldi	r17, 0x00	; 0
    3864:	0e 94 b5 26 	call	0x4d6a	; 0x4d6a <__cmpdi2>
    3868:	f9 f4       	brne	.+62     	; 0x38a8 <mktime+0x6a>
    386a:	1a 8a       	std	Y+18, r1	; 0x12
    386c:	19 8a       	std	Y+17, r1	; 0x11
    386e:	1b 8a       	std	Y+19, r1	; 0x13
    3870:	1c 8a       	std	Y+20, r1	; 0x14
    3872:	1d 8a       	std	Y+21, r1	; 0x15
    3874:	1e 8a       	std	Y+22, r1	; 0x16
    3876:	23 eb       	ldi	r18, 0xB3	; 179
    3878:	33 e0       	ldi	r19, 0x03	; 3
    387a:	40 e0       	ldi	r20, 0x00	; 0
    387c:	2f 8b       	std	Y+23, r18	; 0x17
    387e:	38 8f       	std	Y+24, r19	; 0x18
    3880:	49 8f       	std	Y+25, r20	; 0x19
    3882:	8e 01       	movw	r16, r28
    3884:	0f 5f       	subi	r16, 0xFF	; 255
    3886:	1f 4f       	sbci	r17, 0xFF	; 255
    3888:	93 01       	movw	r18, r6
    388a:	48 2d       	mov	r20, r8
    388c:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <__secs_to_tm>
    3890:	97 fd       	sbrc	r25, 7
    3892:	0a c0       	rjmp	.+20     	; 0x38a8 <mktime+0x6a>
    3894:	89 e1       	ldi	r24, 0x19	; 25
    3896:	f8 01       	movw	r30, r16
    3898:	d2 01       	movw	r26, r4
    389a:	01 90       	ld	r0, Z+
    389c:	0d 92       	st	X+, r0
    389e:	8a 95       	dec	r24
    38a0:	e1 f7       	brne	.-8      	; 0x389a <mktime+0x5c>
    38a2:	b3 01       	movw	r22, r6
    38a4:	c4 01       	movw	r24, r8
    38a6:	0a c0       	rjmp	.+20     	; 0x38bc <mktime+0x7e>
    38a8:	8f e4       	ldi	r24, 0x4F	; 79
    38aa:	90 e0       	ldi	r25, 0x00	; 0
    38ac:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    38b0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
    38b4:	6f ef       	ldi	r22, 0xFF	; 255
    38b6:	7f ef       	ldi	r23, 0xFF	; 255
    38b8:	8f ef       	ldi	r24, 0xFF	; 255
    38ba:	9f ef       	ldi	r25, 0xFF	; 255
    38bc:	69 96       	adiw	r28, 0x19	; 25
    38be:	e0 e1       	ldi	r30, 0x10	; 16
    38c0:	0c 94 88 22 	jmp	0x4510	; 0x4510 <__epilogue_restores__+0x4>

Disassembly of section .text._Exit:

00004e3e <_Exit>:
    4e3e:	0e 94 6b 00 	call	0xd6	; 0xd6 <_exit>

Disassembly of section .text.__tm_to_secs:

00001caa <__tm_to_secs>:
    1caa:	a5 e0       	ldi	r26, 0x05	; 5
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	eb e5       	ldi	r30, 0x5B	; 91
    1cb0:	fe e0       	ldi	r31, 0x0E	; 14
    1cb2:	0c 94 6a 22 	jmp	0x44d4	; 0x44d4 <__prologue_saves__>
    1cb6:	3b 01       	movw	r6, r22
    1cb8:	88 2e       	mov	r8, r24
    1cba:	a8 2f       	mov	r26, r24
    1cbc:	cb 01       	movw	r24, r22
    1cbe:	0a 96       	adiw	r24, 0x0a	; 10
    1cc0:	a1 1d       	adc	r26, r1
    1cc2:	fc 01       	movw	r30, r24
    1cc4:	5a 2f       	mov	r21, r26
    1cc6:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1cca:	5b 01       	movw	r10, r22
    1ccc:	9b 01       	movw	r18, r22
    1cce:	9b 2c       	mov	r9, r11
    1cd0:	99 0c       	add	r9, r9
    1cd2:	99 08       	sbc	r9, r9
    1cd4:	f9 2c       	mov	r15, r9
    1cd6:	b9 2d       	mov	r27, r9
    1cd8:	a9 2d       	mov	r26, r9
    1cda:	89 2d       	mov	r24, r9
    1cdc:	99 2d       	mov	r25, r9
    1cde:	e8 2c       	mov	r14, r8
    1ce0:	63 01       	movw	r12, r6
    1ce2:	48 e0       	ldi	r20, 0x08	; 8
    1ce4:	c4 0e       	add	r12, r20
    1ce6:	d1 1c       	adc	r13, r1
    1ce8:	e1 1c       	adc	r14, r1
    1cea:	f6 01       	movw	r30, r12
    1cec:	5e 2d       	mov	r21, r14
    1cee:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1cf2:	2b 01       	movw	r4, r22
    1cf4:	6c 30       	cpi	r22, 0x0C	; 12
    1cf6:	71 05       	cpc	r23, r1
    1cf8:	10 f1       	brcs	.+68     	; 0x1d3e <__tm_to_secs+0x94>
    1cfa:	cb 01       	movw	r24, r22
    1cfc:	6c e0       	ldi	r22, 0x0C	; 12
    1cfe:	70 e0       	ldi	r23, 0x00	; 0
    1d00:	0e 94 26 24 	call	0x484c	; 0x484c <__divmodhi4>
    1d04:	2c 01       	movw	r4, r24
    1d06:	97 ff       	sbrs	r25, 7
    1d08:	05 c0       	rjmp	.+10     	; 0x1d14 <__tm_to_secs+0x6a>
    1d0a:	61 50       	subi	r22, 0x01	; 1
    1d0c:	71 09       	sbc	r23, r1
    1d0e:	8c e0       	ldi	r24, 0x0C	; 12
    1d10:	48 0e       	add	r4, r24
    1d12:	51 1c       	adc	r5, r1
    1d14:	97 2f       	mov	r25, r23
    1d16:	99 0f       	add	r25, r25
    1d18:	99 0b       	sbc	r25, r25
    1d1a:	9b 01       	movw	r18, r22
    1d1c:	49 2f       	mov	r20, r25
    1d1e:	59 2f       	mov	r21, r25
    1d20:	69 2f       	mov	r22, r25
    1d22:	79 2f       	mov	r23, r25
    1d24:	89 2f       	mov	r24, r25
    1d26:	c9 2c       	mov	r12, r9
    1d28:	d9 2c       	mov	r13, r9
    1d2a:	e9 2c       	mov	r14, r9
    1d2c:	f9 2c       	mov	r15, r9
    1d2e:	09 2d       	mov	r16, r9
    1d30:	19 2d       	mov	r17, r9
    1d32:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1d36:	94 2e       	mov	r9, r20
    1d38:	f5 2e       	mov	r15, r21
    1d3a:	b6 2f       	mov	r27, r22
    1d3c:	a7 2f       	mov	r26, r23
    1d3e:	8e 01       	movw	r16, r28
    1d40:	0f 5f       	subi	r16, 0xFF	; 255
    1d42:	1f 4f       	sbci	r17, 0xFF	; 255
    1d44:	49 2d       	mov	r20, r9
    1d46:	5f 2d       	mov	r21, r15
    1d48:	6b 2f       	mov	r22, r27
    1d4a:	7a 2f       	mov	r23, r26
    1d4c:	0e 94 01 0a 	call	0x1402	; 0x1402 <__year_to_secs>
    1d50:	59 01       	movw	r10, r18
    1d52:	6a 01       	movw	r12, r20
    1d54:	7b 01       	movw	r14, r22
    1d56:	8c 01       	movw	r16, r24
    1d58:	69 81       	ldd	r22, Y+1	; 0x01
    1d5a:	7a 81       	ldd	r23, Y+2	; 0x02
    1d5c:	c2 01       	movw	r24, r4
    1d5e:	0e 94 2f 22 	call	0x445e	; 0x445e <__month_to_secs>
    1d62:	1b 01       	movw	r2, r22
    1d64:	2c 01       	movw	r4, r24
    1d66:	55 0c       	add	r5, r5
    1d68:	22 08       	sbc	r2, r2
    1d6a:	32 2c       	mov	r3, r2
    1d6c:	21 01       	movw	r4, r2
    1d6e:	9b 01       	movw	r18, r22
    1d70:	ac 01       	movw	r20, r24
    1d72:	62 2d       	mov	r22, r2
    1d74:	72 2d       	mov	r23, r2
    1d76:	82 2d       	mov	r24, r2
    1d78:	92 2d       	mov	r25, r2
    1d7a:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1d7e:	19 01       	movw	r2, r18
    1d80:	2a 01       	movw	r4, r20
    1d82:	96 2e       	mov	r9, r22
    1d84:	7b 83       	std	Y+3, r23	; 0x03
    1d86:	8c 83       	std	Y+4, r24	; 0x04
    1d88:	9d 83       	std	Y+5, r25	; 0x05
    1d8a:	a8 2d       	mov	r26, r8
    1d8c:	c3 01       	movw	r24, r6
    1d8e:	06 96       	adiw	r24, 0x06	; 6
    1d90:	a1 1d       	adc	r26, r1
    1d92:	fc 01       	movw	r30, r24
    1d94:	5a 2f       	mov	r21, r26
    1d96:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1d9a:	61 50       	subi	r22, 0x01	; 1
    1d9c:	71 09       	sbc	r23, r1
    1d9e:	97 2f       	mov	r25, r23
    1da0:	99 0f       	add	r25, r25
    1da2:	99 0b       	sbc	r25, r25
    1da4:	30 e8       	ldi	r19, 0x80	; 128
    1da6:	a3 2e       	mov	r10, r19
    1da8:	41 e5       	ldi	r20, 0x51	; 81
    1daa:	b4 2e       	mov	r11, r20
    1dac:	cc 24       	eor	r12, r12
    1dae:	c3 94       	inc	r12
    1db0:	d1 2c       	mov	r13, r1
    1db2:	e1 2c       	mov	r14, r1
    1db4:	f1 2c       	mov	r15, r1
    1db6:	00 e0       	ldi	r16, 0x00	; 0
    1db8:	10 e0       	ldi	r17, 0x00	; 0
    1dba:	9b 01       	movw	r18, r22
    1dbc:	49 2f       	mov	r20, r25
    1dbe:	59 2f       	mov	r21, r25
    1dc0:	69 2f       	mov	r22, r25
    1dc2:	79 2f       	mov	r23, r25
    1dc4:	89 2f       	mov	r24, r25
    1dc6:	0e 94 26 1a 	call	0x344c	; 0x344c <__muldi3>
    1dca:	51 01       	movw	r10, r2
    1dcc:	62 01       	movw	r12, r4
    1dce:	e9 2c       	mov	r14, r9
    1dd0:	fb 80       	ldd	r15, Y+3	; 0x03
    1dd2:	0c 81       	ldd	r16, Y+4	; 0x04
    1dd4:	1d 81       	ldd	r17, Y+5	; 0x05
    1dd6:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1dda:	59 01       	movw	r10, r18
    1ddc:	6a 01       	movw	r12, r20
    1dde:	7b 01       	movw	r14, r22
    1de0:	8c 01       	movw	r16, r24
    1de2:	a8 2d       	mov	r26, r8
    1de4:	c3 01       	movw	r24, r6
    1de6:	04 96       	adiw	r24, 0x04	; 4
    1de8:	a1 1d       	adc	r26, r1
    1dea:	fc 01       	movw	r30, r24
    1dec:	5a 2f       	mov	r21, r26
    1dee:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1df2:	07 2e       	mov	r0, r23
    1df4:	00 0c       	add	r0, r0
    1df6:	88 0b       	sbc	r24, r24
    1df8:	99 0b       	sbc	r25, r25
    1dfa:	20 e1       	ldi	r18, 0x10	; 16
    1dfc:	3e e0       	ldi	r19, 0x0E	; 14
    1dfe:	40 e0       	ldi	r20, 0x00	; 0
    1e00:	50 e0       	ldi	r21, 0x00	; 0
    1e02:	0e 94 f8 25 	call	0x4bf0	; 0x4bf0 <__mulsidi3>
    1e06:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1e0a:	59 01       	movw	r10, r18
    1e0c:	6a 01       	movw	r12, r20
    1e0e:	7b 01       	movw	r14, r22
    1e10:	8c 01       	movw	r16, r24
    1e12:	a8 2d       	mov	r26, r8
    1e14:	c3 01       	movw	r24, r6
    1e16:	02 96       	adiw	r24, 0x02	; 2
    1e18:	a1 1d       	adc	r26, r1
    1e1a:	fc 01       	movw	r30, r24
    1e1c:	5a 2f       	mov	r21, r26
    1e1e:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1e22:	07 2e       	mov	r0, r23
    1e24:	00 0c       	add	r0, r0
    1e26:	88 0b       	sbc	r24, r24
    1e28:	99 0b       	sbc	r25, r25
    1e2a:	2c e3       	ldi	r18, 0x3C	; 60
    1e2c:	30 e0       	ldi	r19, 0x00	; 0
    1e2e:	40 e0       	ldi	r20, 0x00	; 0
    1e30:	50 e0       	ldi	r21, 0x00	; 0
    1e32:	0e 94 f8 25 	call	0x4bf0	; 0x4bf0 <__mulsidi3>
    1e36:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1e3a:	59 01       	movw	r10, r18
    1e3c:	6a 01       	movw	r12, r20
    1e3e:	7b 01       	movw	r14, r22
    1e40:	8c 01       	movw	r16, r24
    1e42:	f3 01       	movw	r30, r6
    1e44:	58 2d       	mov	r21, r8
    1e46:	0e 94 d6 26 	call	0x4dac	; 0x4dac <__xload_2>
    1e4a:	9b 01       	movw	r18, r22
    1e4c:	93 2f       	mov	r25, r19
    1e4e:	99 0f       	add	r25, r25
    1e50:	99 0b       	sbc	r25, r25
    1e52:	49 2f       	mov	r20, r25
    1e54:	59 2f       	mov	r21, r25
    1e56:	69 2f       	mov	r22, r25
    1e58:	79 2f       	mov	r23, r25
    1e5a:	89 2f       	mov	r24, r25
    1e5c:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1e60:	25 96       	adiw	r28, 0x05	; 5
    1e62:	e2 e1       	ldi	r30, 0x12	; 18
    1e64:	0c 94 86 22 	jmp	0x450c	; 0x450c <__epilogue_restores__>

Disassembly of section .text.__year_to_secs:

00001402 <__year_to_secs>:
    1402:	ac e0       	ldi	r26, 0x0C	; 12
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e7 e0       	ldi	r30, 0x07	; 7
    1408:	fa e0       	ldi	r31, 0x0A	; 10
    140a:	0c 94 6a 22 	jmp	0x44d4	; 0x44d4 <__prologue_saves__>
    140e:	49 01       	movw	r8, r18
    1410:	5a 01       	movw	r10, r20
    1412:	6b 01       	movw	r12, r22
    1414:	7c 01       	movw	r14, r24
    1416:	1c 83       	std	Y+4, r17	; 0x04
    1418:	0b 83       	std	Y+3, r16	; 0x03
    141a:	2a 38       	cpi	r18, 0x8A	; 138
    141c:	31 05       	cpc	r19, r1
    141e:	41 05       	cpc	r20, r1
    1420:	51 05       	cpc	r21, r1
    1422:	61 05       	cpc	r22, r1
    1424:	71 05       	cpc	r23, r1
    1426:	81 05       	cpc	r24, r1
    1428:	91 05       	cpc	r25, r1
    142a:	11 f0       	breq	.+4      	; 0x1430 <__year_to_secs+0x2e>
    142c:	0c f0       	brlt	.+2      	; 0x1430 <__year_to_secs+0x2e>
    142e:	42 c0       	rjmp	.+132    	; 0x14b4 <__year_to_secs+0xb2>
    1430:	f9 01       	movw	r30, r18
    1432:	e4 54       	subi	r30, 0x44	; 68
    1434:	f1 09       	sbc	r31, r1
    1436:	f5 95       	asr	r31
    1438:	e7 95       	ror	r30
    143a:	f5 95       	asr	r31
    143c:	e7 95       	ror	r30
    143e:	c9 01       	movw	r24, r18
    1440:	83 70       	andi	r24, 0x03	; 3
    1442:	99 27       	eor	r25, r25
    1444:	89 2b       	or	r24, r25
    1446:	51 f4       	brne	.+20     	; 0x145c <__year_to_secs+0x5a>
    1448:	31 97       	sbiw	r30, 0x01	; 1
    144a:	01 15       	cp	r16, r1
    144c:	11 05       	cpc	r17, r1
    144e:	69 f0       	breq	.+26     	; 0x146a <__year_to_secs+0x68>
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	d8 01       	movw	r26, r16
    1456:	8d 93       	st	X+, r24
    1458:	9c 93       	st	X, r25
    145a:	07 c0       	rjmp	.+14     	; 0x146a <__year_to_secs+0x68>
    145c:	8b 81       	ldd	r24, Y+3	; 0x03
    145e:	9c 81       	ldd	r25, Y+4	; 0x04
    1460:	00 97       	sbiw	r24, 0x00	; 0
    1462:	19 f0       	breq	.+6      	; 0x146a <__year_to_secs+0x68>
    1464:	dc 01       	movw	r26, r24
    1466:	1d 92       	st	X+, r1
    1468:	1c 92       	st	X, r1
    146a:	d9 01       	movw	r26, r18
    146c:	a6 54       	subi	r26, 0x46	; 70
    146e:	b1 09       	sbc	r27, r1
    1470:	20 e8       	ldi	r18, 0x80	; 128
    1472:	33 e3       	ldi	r19, 0x33	; 51
    1474:	41 ee       	ldi	r20, 0xE1	; 225
    1476:	51 e0       	ldi	r21, 0x01	; 1
    1478:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <__mulshisi3>
    147c:	6b 01       	movw	r12, r22
    147e:	7c 01       	movw	r14, r24
    1480:	df 01       	movw	r26, r30
    1482:	20 e8       	ldi	r18, 0x80	; 128
    1484:	31 e5       	ldi	r19, 0x51	; 81
    1486:	41 e0       	ldi	r20, 0x01	; 1
    1488:	50 e0       	ldi	r21, 0x00	; 0
    148a:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <__mulshisi3>
    148e:	dc 01       	movw	r26, r24
    1490:	cb 01       	movw	r24, r22
    1492:	8c 0d       	add	r24, r12
    1494:	9d 1d       	adc	r25, r13
    1496:	ae 1d       	adc	r26, r14
    1498:	bf 1d       	adc	r27, r15
    149a:	9c 01       	movw	r18, r24
    149c:	ad 01       	movw	r20, r26
    149e:	6c 01       	movw	r12, r24
    14a0:	7d 01       	movw	r14, r26
    14a2:	ff 0c       	add	r15, r15
    14a4:	cc 08       	sbc	r12, r12
    14a6:	dc 2c       	mov	r13, r12
    14a8:	76 01       	movw	r14, r12
    14aa:	ac 2d       	mov	r26, r12
    14ac:	fc 2d       	mov	r31, r12
    14ae:	ec 2d       	mov	r30, r12
    14b0:	9c 2d       	mov	r25, r12
    14b2:	cb c0       	rjmp	.+406    	; 0x164a <__year_to_secs+0x248>
    14b4:	eb 81       	ldd	r30, Y+3	; 0x03
    14b6:	fc 81       	ldd	r31, Y+4	; 0x04
    14b8:	ef 2b       	or	r30, r31
    14ba:	31 f4       	brne	.+12     	; 0x14c8 <__year_to_secs+0xc6>
    14bc:	1a 82       	std	Y+2, r1	; 0x02
    14be:	19 82       	std	Y+1, r1	; 0x01
    14c0:	ce 01       	movw	r24, r28
    14c2:	01 96       	adiw	r24, 0x01	; 1
    14c4:	9c 83       	std	Y+4, r25	; 0x04
    14c6:	8b 83       	std	Y+3, r24	; 0x03
    14c8:	c4 01       	movw	r24, r8
    14ca:	84 56       	subi	r24, 0x64	; 100
    14cc:	91 09       	sbc	r25, r1
    14ce:	60 e9       	ldi	r22, 0x90	; 144
    14d0:	71 e0       	ldi	r23, 0x01	; 1
    14d2:	0e 94 26 24 	call	0x484c	; 0x484c <__divmodhi4>
    14d6:	7e 83       	std	Y+6, r23	; 0x06
    14d8:	6d 83       	std	Y+5, r22	; 0x05
    14da:	94 01       	movw	r18, r8
    14dc:	a5 01       	movw	r20, r10
    14de:	b6 01       	movw	r22, r12
    14e0:	c7 01       	movw	r24, r14
    14e2:	ac e9       	ldi	r26, 0x9C	; 156
    14e4:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <__adddi3_s8>
    14e8:	19 01       	movw	r2, r18
    14ea:	2a 01       	movw	r4, r20
    14ec:	3b 01       	movw	r6, r22
    14ee:	8f 83       	std	Y+7, r24	; 0x07
    14f0:	98 87       	std	Y+8, r25	; 0x08
    14f2:	70 e9       	ldi	r23, 0x90	; 144
    14f4:	a7 2e       	mov	r10, r23
    14f6:	bb 24       	eor	r11, r11
    14f8:	b3 94       	inc	r11
    14fa:	c1 2c       	mov	r12, r1
    14fc:	d1 2c       	mov	r13, r1
    14fe:	e1 2c       	mov	r14, r1
    1500:	f1 2c       	mov	r15, r1
    1502:	00 e0       	ldi	r16, 0x00	; 0
    1504:	10 e0       	ldi	r17, 0x00	; 0
    1506:	91 01       	movw	r18, r2
    1508:	a2 01       	movw	r20, r4
    150a:	b3 01       	movw	r22, r6
    150c:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <__moddi3>
    1510:	c9 01       	movw	r24, r18
    1512:	00 97       	sbiw	r24, 0x00	; 0
    1514:	59 f4       	brne	.+22     	; 0x152c <__year_to_secs+0x12a>
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	ab 81       	ldd	r26, Y+3	; 0x03
    151c:	bc 81       	ldd	r27, Y+4	; 0x04
    151e:	8d 93       	st	X+, r24
    1520:	9c 93       	st	X, r25
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	40 e0       	ldi	r20, 0x00	; 0
    1528:	50 e0       	ldi	r21, 0x00	; 0
    152a:	33 c0       	rjmp	.+102    	; 0x1592 <__year_to_secs+0x190>
    152c:	28 3c       	cpi	r18, 0xC8	; 200
    152e:	31 05       	cpc	r19, r1
    1530:	6c f0       	brlt	.+26     	; 0x154c <__year_to_secs+0x14a>
    1532:	2c 32       	cpi	r18, 0x2C	; 44
    1534:	31 40       	sbci	r19, 0x01	; 1
    1536:	2c f0       	brlt	.+10     	; 0x1542 <__year_to_secs+0x140>
    1538:	8c 52       	subi	r24, 0x2C	; 44
    153a:	91 40       	sbci	r25, 0x01	; 1
    153c:	43 e0       	ldi	r20, 0x03	; 3
    153e:	50 e0       	ldi	r21, 0x00	; 0
    1540:	0c c0       	rjmp	.+24     	; 0x155a <__year_to_secs+0x158>
    1542:	88 5c       	subi	r24, 0xC8	; 200
    1544:	91 09       	sbc	r25, r1
    1546:	42 e0       	ldi	r20, 0x02	; 2
    1548:	50 e0       	ldi	r21, 0x00	; 0
    154a:	07 c0       	rjmp	.+14     	; 0x155a <__year_to_secs+0x158>
    154c:	24 36       	cpi	r18, 0x64	; 100
    154e:	31 05       	cpc	r19, r1
    1550:	6c f0       	brlt	.+26     	; 0x156c <__year_to_secs+0x16a>
    1552:	84 56       	subi	r24, 0x64	; 100
    1554:	91 09       	sbc	r25, r1
    1556:	41 e0       	ldi	r20, 0x01	; 1
    1558:	50 e0       	ldi	r21, 0x00	; 0
    155a:	00 97       	sbiw	r24, 0x00	; 0
    155c:	49 f4       	brne	.+18     	; 0x1570 <__year_to_secs+0x16e>
    155e:	eb 81       	ldd	r30, Y+3	; 0x03
    1560:	fc 81       	ldd	r31, Y+4	; 0x04
    1562:	11 82       	std	Z+1, r1	; 0x01
    1564:	10 82       	st	Z, r1
    1566:	20 e0       	ldi	r18, 0x00	; 0
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	13 c0       	rjmp	.+38     	; 0x1592 <__year_to_secs+0x190>
    156c:	40 e0       	ldi	r20, 0x00	; 0
    156e:	50 e0       	ldi	r21, 0x00	; 0
    1570:	9c 01       	movw	r18, r24
    1572:	36 95       	lsr	r19
    1574:	27 95       	ror	r18
    1576:	36 95       	lsr	r19
    1578:	27 95       	ror	r18
    157a:	83 70       	andi	r24, 0x03	; 3
    157c:	99 27       	eor	r25, r25
    157e:	61 e0       	ldi	r22, 0x01	; 1
    1580:	70 e0       	ldi	r23, 0x00	; 0
    1582:	89 2b       	or	r24, r25
    1584:	11 f0       	breq	.+4      	; 0x158a <__year_to_secs+0x188>
    1586:	60 e0       	ldi	r22, 0x00	; 0
    1588:	70 e0       	ldi	r23, 0x00	; 0
    158a:	ab 81       	ldd	r26, Y+3	; 0x03
    158c:	bc 81       	ldd	r27, Y+4	; 0x04
    158e:	6d 93       	st	X+, r22
    1590:	7c 93       	st	X, r23
    1592:	81 e6       	ldi	r24, 0x61	; 97
    1594:	ed 81       	ldd	r30, Y+5	; 0x05
    1596:	fe 81       	ldd	r31, Y+6	; 0x06
    1598:	8e 9f       	mul	r24, r30
    159a:	b0 01       	movw	r22, r0
    159c:	8f 9f       	mul	r24, r31
    159e:	70 0d       	add	r23, r0
    15a0:	11 24       	eor	r1, r1
    15a2:	e8 e1       	ldi	r30, 0x18	; 24
    15a4:	e4 9f       	mul	r30, r20
    15a6:	c0 01       	movw	r24, r0
    15a8:	e5 9f       	mul	r30, r21
    15aa:	90 0d       	add	r25, r0
    15ac:	11 24       	eor	r1, r1
    15ae:	86 0f       	add	r24, r22
    15b0:	97 1f       	adc	r25, r23
    15b2:	ab 81       	ldd	r26, Y+3	; 0x03
    15b4:	bc 81       	ldd	r27, Y+4	; 0x04
    15b6:	4d 91       	ld	r20, X+
    15b8:	5c 91       	ld	r21, X
    15ba:	84 1b       	sub	r24, r20
    15bc:	95 0b       	sbc	r25, r21
    15be:	82 0f       	add	r24, r18
    15c0:	93 1f       	adc	r25, r19
    15c2:	e9 2f       	mov	r30, r25
    15c4:	ee 0f       	add	r30, r30
    15c6:	ee 0b       	sbc	r30, r30
    15c8:	20 e8       	ldi	r18, 0x80	; 128
    15ca:	a2 2e       	mov	r10, r18
    15cc:	31 e5       	ldi	r19, 0x51	; 81
    15ce:	b3 2e       	mov	r11, r19
    15d0:	cc 24       	eor	r12, r12
    15d2:	c3 94       	inc	r12
    15d4:	d1 2c       	mov	r13, r1
    15d6:	e1 2c       	mov	r14, r1
    15d8:	f1 2c       	mov	r15, r1
    15da:	00 e0       	ldi	r16, 0x00	; 0
    15dc:	10 e0       	ldi	r17, 0x00	; 0
    15de:	9c 01       	movw	r18, r24
    15e0:	4e 2f       	mov	r20, r30
    15e2:	5e 2f       	mov	r21, r30
    15e4:	6e 2f       	mov	r22, r30
    15e6:	7e 2f       	mov	r23, r30
    15e8:	8e 2f       	mov	r24, r30
    15ea:	9e 2f       	mov	r25, r30
    15ec:	0e 94 26 1a 	call	0x344c	; 0x344c <__muldi3>
    15f0:	92 2e       	mov	r9, r18
    15f2:	83 2e       	mov	r8, r19
    15f4:	4b 83       	std	Y+3, r20	; 0x03
    15f6:	5d 83       	std	Y+5, r21	; 0x05
    15f8:	69 87       	std	Y+9, r22	; 0x09
    15fa:	7a 87       	std	Y+10, r23	; 0x0a
    15fc:	8b 87       	std	Y+11, r24	; 0x0b
    15fe:	9c 87       	std	Y+12, r25	; 0x0c
    1600:	43 e3       	ldi	r20, 0x33	; 51
    1602:	b4 2e       	mov	r11, r20
    1604:	51 ee       	ldi	r21, 0xE1	; 225
    1606:	c5 2e       	mov	r12, r21
    1608:	dd 24       	eor	r13, r13
    160a:	d3 94       	inc	r13
    160c:	91 01       	movw	r18, r2
    160e:	a2 01       	movw	r20, r4
    1610:	b3 01       	movw	r22, r6
    1612:	8f 81       	ldd	r24, Y+7	; 0x07
    1614:	98 85       	ldd	r25, Y+8	; 0x08
    1616:	0e 94 26 1a 	call	0x344c	; 0x344c <__muldi3>
    161a:	59 01       	movw	r10, r18
    161c:	6a 01       	movw	r12, r20
    161e:	7b 01       	movw	r14, r22
    1620:	8c 01       	movw	r16, r24
    1622:	29 2d       	mov	r18, r9
    1624:	38 2d       	mov	r19, r8
    1626:	4b 81       	ldd	r20, Y+3	; 0x03
    1628:	5d 81       	ldd	r21, Y+5	; 0x05
    162a:	69 85       	ldd	r22, Y+9	; 0x09
    162c:	7a 85       	ldd	r23, Y+10	; 0x0a
    162e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1630:	9c 85       	ldd	r25, Y+12	; 0x0c
    1632:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
    1636:	3b 56       	subi	r19, 0x6B	; 107
    1638:	41 49       	sbci	r20, 0x91	; 145
    163a:	57 4c       	sbci	r21, 0xC7	; 199
    163c:	6f 4f       	sbci	r22, 0xFF	; 255
    163e:	7f 4f       	sbci	r23, 0xFF	; 255
    1640:	8f 4f       	sbci	r24, 0xFF	; 255
    1642:	9f 4f       	sbci	r25, 0xFF	; 255
    1644:	a6 2f       	mov	r26, r22
    1646:	f7 2f       	mov	r31, r23
    1648:	e8 2f       	mov	r30, r24
    164a:	6a 2f       	mov	r22, r26
    164c:	7f 2f       	mov	r23, r31
    164e:	8e 2f       	mov	r24, r30
    1650:	2c 96       	adiw	r28, 0x0c	; 12
    1652:	e2 e1       	ldi	r30, 0x12	; 18
    1654:	0c 94 86 22 	jmp	0x450c	; 0x450c <__epilogue_restores__>

Disassembly of section .text.__month_to_secs:

0000445e <__month_to_secs>:
    445e:	cf 93       	push	r28
    4460:	df 93       	push	r29
    4462:	9c 01       	movw	r18, r24
    4464:	eb 01       	movw	r28, r22
    4466:	88 0f       	add	r24, r24
    4468:	99 1f       	adc	r25, r25
    446a:	88 0f       	add	r24, r24
    446c:	99 1f       	adc	r25, r25
    446e:	09 2e       	mov	r0, r25
    4470:	00 0c       	add	r0, r0
    4472:	aa 0b       	sbc	r26, r26
    4474:	85 58       	subi	r24, 0x85	; 133
    4476:	9d 4f       	sbci	r25, 0xFD	; 253
    4478:	af 4f       	sbci	r26, 0xFF	; 255
    447a:	fc 01       	movw	r30, r24
    447c:	5a 2f       	mov	r21, r26
    447e:	0e 94 2e 26 	call	0x4c5c	; 0x4c5c <__xload_4>
    4482:	cd 2b       	or	r28, r29
    4484:	39 f0       	breq	.+14     	; 0x4494 <__month_to_secs+0x36>
    4486:	22 30       	cpi	r18, 0x02	; 2
    4488:	31 05       	cpc	r19, r1
    448a:	24 f0       	brlt	.+8      	; 0x4494 <__month_to_secs+0x36>
    448c:	60 58       	subi	r22, 0x80	; 128
    448e:	7e 4a       	sbci	r23, 0xAE	; 174
    4490:	8e 4f       	sbci	r24, 0xFE	; 254
    4492:	9f 4f       	sbci	r25, 0xFF	; 255
    4494:	df 91       	pop	r29
    4496:	cf 91       	pop	r28
    4498:	08 95       	ret

Disassembly of section .text.__secs_to_tm:

000003b8 <__secs_to_tm>:
 3b8:	a6 e1       	ldi	r26, 0x16	; 22
 3ba:	b0 e0       	ldi	r27, 0x00	; 0
 3bc:	e2 ee       	ldi	r30, 0xE2	; 226
 3be:	f1 e0       	ldi	r31, 0x01	; 1
 3c0:	0c 94 6a 22 	jmp	0x44d4	; 0x44d4 <__prologue_saves__>
 3c4:	79 01       	movw	r14, r18
 3c6:	d4 2e       	mov	r13, r20
 3c8:	c5 2e       	mov	r12, r21
 3ca:	b6 2f       	mov	r27, r22
 3cc:	a7 2f       	mov	r26, r23
 3ce:	f8 2f       	mov	r31, r24
 3d0:	b9 2e       	mov	r11, r25
 3d2:	40 58       	subi	r20, 0x80	; 128
 3d4:	5d 4b       	sbci	r21, 0xBD	; 189
 3d6:	6e 40       	sbci	r22, 0x0E	; 14
 3d8:	7f 4f       	sbci	r23, 0xFF	; 255
 3da:	8f 4f       	sbci	r24, 0xFF	; 255
 3dc:	9f 4f       	sbci	r25, 0xFF	; 255
 3de:	21 15       	cp	r18, r1
 3e0:	3b 47       	sbci	r19, 0x7B	; 123
 3e2:	4d 41       	sbci	r20, 0x1D	; 29
 3e4:	53 48       	sbci	r21, 0x83	; 131
 3e6:	62 4e       	sbci	r22, 0xE2	; 226
 3e8:	71 40       	sbci	r23, 0x01	; 1
 3ea:	81 05       	cpc	r24, r1
 3ec:	91 05       	cpc	r25, r1
 3ee:	11 f0       	breq	.+4      	; 0x3f4 <__secs_to_tm+0x3c>
 3f0:	08 f0       	brcs	.+2      	; 0x3f4 <__secs_to_tm+0x3c>
 3f2:	08 c2       	rjmp	.+1040   	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 3f4:	18 8b       	std	Y+16, r17	; 0x10
 3f6:	0f 87       	std	Y+15, r16	; 0x0f
 3f8:	9b 2d       	mov	r25, r11
 3fa:	8f 2f       	mov	r24, r31
 3fc:	7a 2f       	mov	r23, r26
 3fe:	6b 2f       	mov	r22, r27
 400:	5c 2d       	mov	r21, r12
 402:	4d 2d       	mov	r20, r13
 404:	97 01       	movw	r18, r14
 406:	20 58       	subi	r18, 0x80	; 128
 408:	3d 45       	sbci	r19, 0x5D	; 93
 40a:	4c 4b       	sbci	r20, 0xBC	; 188
 40c:	58 43       	sbci	r21, 0x38	; 56
 40e:	61 09       	sbc	r22, r1
 410:	71 09       	sbc	r23, r1
 412:	81 09       	sbc	r24, r1
 414:	91 09       	sbc	r25, r1
 416:	19 01       	movw	r2, r18
 418:	4d 83       	std	Y+5, r20	; 0x05
 41a:	59 87       	std	Y+9, r21	; 0x09
 41c:	6d 87       	std	Y+13, r22	; 0x0d
 41e:	79 83       	std	Y+1, r23	; 0x01
 420:	89 8b       	std	Y+17, r24	; 0x11
 422:	9a 8b       	std	Y+18, r25	; 0x12
 424:	f0 e8       	ldi	r31, 0x80	; 128
 426:	af 2e       	mov	r10, r31
 428:	a1 e5       	ldi	r26, 0x51	; 81
 42a:	ba 2e       	mov	r11, r26
 42c:	cc 24       	eor	r12, r12
 42e:	c3 94       	inc	r12
 430:	d1 2c       	mov	r13, r1
 432:	e1 2c       	mov	r14, r1
 434:	f1 2c       	mov	r15, r1
 436:	00 e0       	ldi	r16, 0x00	; 0
 438:	10 e0       	ldi	r17, 0x00	; 0
 43a:	0e 94 8b 1f 	call	0x3f16	; 0x3f16 <__divdi3>
 43e:	29 01       	movw	r4, r18
 440:	3a 01       	movw	r6, r20
 442:	4b 01       	movw	r8, r22
 444:	8e 8b       	std	Y+22, r24	; 0x16
 446:	9b 8b       	std	Y+19, r25	; 0x13
 448:	91 01       	movw	r18, r2
 44a:	4d 81       	ldd	r20, Y+5	; 0x05
 44c:	59 85       	ldd	r21, Y+9	; 0x09
 44e:	6d 85       	ldd	r22, Y+13	; 0x0d
 450:	79 81       	ldd	r23, Y+1	; 0x01
 452:	89 89       	ldd	r24, Y+17	; 0x11
 454:	9a 89       	ldd	r25, Y+18	; 0x12
 456:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <__moddi3>
 45a:	2d 83       	std	Y+5, r18	; 0x05
 45c:	3e 83       	std	Y+6, r19	; 0x06
 45e:	4f 83       	std	Y+7, r20	; 0x07
 460:	58 87       	std	Y+8, r21	; 0x08
 462:	8d 81       	ldd	r24, Y+5	; 0x05
 464:	9e 81       	ldd	r25, Y+6	; 0x06
 466:	af 81       	ldd	r26, Y+7	; 0x07
 468:	b8 85       	ldd	r27, Y+8	; 0x08
 46a:	b7 ff       	sbrs	r27, 7
 46c:	15 c0       	rjmp	.+42     	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
 46e:	80 58       	subi	r24, 0x80	; 128
 470:	9e 4a       	sbci	r25, 0xAE	; 174
 472:	ae 4f       	sbci	r26, 0xFE	; 254
 474:	bf 4f       	sbci	r27, 0xFF	; 255
 476:	8d 83       	std	Y+5, r24	; 0x05
 478:	9e 83       	std	Y+6, r25	; 0x06
 47a:	af 83       	std	Y+7, r26	; 0x07
 47c:	b8 87       	std	Y+8, r27	; 0x08
 47e:	92 01       	movw	r18, r4
 480:	a3 01       	movw	r20, r6
 482:	b4 01       	movw	r22, r8
 484:	8e 89       	ldd	r24, Y+22	; 0x16
 486:	9b 89       	ldd	r25, Y+19	; 0x13
 488:	af ef       	ldi	r26, 0xFF	; 255
 48a:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <__adddi3_s8>
 48e:	29 01       	movw	r4, r18
 490:	3a 01       	movw	r6, r20
 492:	4b 01       	movw	r8, r22
 494:	8e 8b       	std	Y+22, r24	; 0x16
 496:	9b 8b       	std	Y+19, r25	; 0x13
 498:	92 01       	movw	r18, r4
 49a:	a3 01       	movw	r20, r6
 49c:	b4 01       	movw	r22, r8
 49e:	8e 89       	ldd	r24, Y+22	; 0x16
 4a0:	9b 89       	ldd	r25, Y+19	; 0x13
 4a2:	a3 e0       	ldi	r26, 0x03	; 3
 4a4:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <__adddi3_s8>
 4a8:	e7 e0       	ldi	r30, 0x07	; 7
 4aa:	ae 2e       	mov	r10, r30
 4ac:	b1 2c       	mov	r11, r1
 4ae:	c1 2c       	mov	r12, r1
 4b0:	d1 2c       	mov	r13, r1
 4b2:	e1 2c       	mov	r14, r1
 4b4:	f1 2c       	mov	r15, r1
 4b6:	00 e0       	ldi	r16, 0x00	; 0
 4b8:	10 e0       	ldi	r17, 0x00	; 0
 4ba:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <__moddi3>
 4be:	2d 87       	std	Y+13, r18	; 0x0d
 4c0:	3e 87       	std	Y+14, r19	; 0x0e
 4c2:	ad 85       	ldd	r26, Y+13	; 0x0d
 4c4:	be 85       	ldd	r27, Y+14	; 0x0e
 4c6:	b7 ff       	sbrs	r27, 7
 4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
 4ca:	17 96       	adiw	r26, 0x07	; 7
 4cc:	be 87       	std	Y+14, r27	; 0x0e
 4ce:	ad 87       	std	Y+13, r26	; 0x0d
 4d0:	51 eb       	ldi	r21, 0xB1	; 177
 4d2:	a5 2e       	mov	r10, r21
 4d4:	6a e3       	ldi	r22, 0x3A	; 58
 4d6:	b6 2e       	mov	r11, r22
 4d8:	72 e0       	ldi	r23, 0x02	; 2
 4da:	c7 2e       	mov	r12, r23
 4dc:	d1 2c       	mov	r13, r1
 4de:	e1 2c       	mov	r14, r1
 4e0:	f1 2c       	mov	r15, r1
 4e2:	00 e0       	ldi	r16, 0x00	; 0
 4e4:	10 e0       	ldi	r17, 0x00	; 0
 4e6:	92 01       	movw	r18, r4
 4e8:	a3 01       	movw	r20, r6
 4ea:	b4 01       	movw	r22, r8
 4ec:	8e 89       	ldd	r24, Y+22	; 0x16
 4ee:	9b 89       	ldd	r25, Y+19	; 0x13
 4f0:	0e 94 8b 1f 	call	0x3f16	; 0x3f16 <__divdi3>
 4f4:	29 87       	std	Y+9, r18	; 0x09
 4f6:	3a 87       	std	Y+10, r19	; 0x0a
 4f8:	4b 87       	std	Y+11, r20	; 0x0b
 4fa:	5c 87       	std	Y+12, r21	; 0x0c
 4fc:	92 01       	movw	r18, r4
 4fe:	a3 01       	movw	r20, r6
 500:	b4 01       	movw	r22, r8
 502:	8e 89       	ldd	r24, Y+22	; 0x16
 504:	9b 89       	ldd	r25, Y+19	; 0x13
 506:	0e 94 89 1f 	call	0x3f12	; 0x3f12 <__moddi3>
 50a:	82 2e       	mov	r8, r18
 50c:	93 2e       	mov	r9, r19
 50e:	a4 2e       	mov	r10, r20
 510:	b5 2e       	mov	r11, r21
 512:	b7 fe       	sbrs	r11, 7
 514:	12 c0       	rjmp	.+36     	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
 516:	b1 eb       	ldi	r27, 0xB1	; 177
 518:	8b 0e       	add	r8, r27
 51a:	ba e3       	ldi	r27, 0x3A	; 58
 51c:	9b 1e       	adc	r9, r27
 51e:	b2 e0       	ldi	r27, 0x02	; 2
 520:	ab 1e       	adc	r10, r27
 522:	b1 1c       	adc	r11, r1
 524:	89 85       	ldd	r24, Y+9	; 0x09
 526:	9a 85       	ldd	r25, Y+10	; 0x0a
 528:	ab 85       	ldd	r26, Y+11	; 0x0b
 52a:	bc 85       	ldd	r27, Y+12	; 0x0c
 52c:	01 97       	sbiw	r24, 0x01	; 1
 52e:	a1 09       	sbc	r26, r1
 530:	b1 09       	sbc	r27, r1
 532:	89 87       	std	Y+9, r24	; 0x09
 534:	9a 87       	std	Y+10, r25	; 0x0a
 536:	ab 87       	std	Y+11, r26	; 0x0b
 538:	bc 87       	std	Y+12, r27	; 0x0c
 53a:	c5 01       	movw	r24, r10
 53c:	b4 01       	movw	r22, r8
 53e:	2c ea       	ldi	r18, 0xAC	; 172
 540:	3e e8       	ldi	r19, 0x8E	; 142
 542:	40 e0       	ldi	r20, 0x00	; 0
 544:	50 e0       	ldi	r21, 0x00	; 0
 546:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 54a:	69 01       	movw	r12, r18
 54c:	7a 01       	movw	r14, r20
 54e:	24 30       	cpi	r18, 0x04	; 4
 550:	31 05       	cpc	r19, r1
 552:	41 05       	cpc	r20, r1
 554:	51 05       	cpc	r21, r1
 556:	29 f4       	brne	.+10     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
 558:	43 e0       	ldi	r20, 0x03	; 3
 55a:	c4 2e       	mov	r12, r20
 55c:	d1 2c       	mov	r13, r1
 55e:	e1 2c       	mov	r14, r1
 560:	f1 2c       	mov	r15, r1
 562:	a4 e5       	ldi	r26, 0x54	; 84
 564:	b1 e7       	ldi	r27, 0x71	; 113
 566:	a7 01       	movw	r20, r14
 568:	96 01       	movw	r18, r12
 56a:	0e 94 d1 26 	call	0x4da2	; 0x4da2 <__mulohisi3>
 56e:	2b 01       	movw	r4, r22
 570:	3c 01       	movw	r6, r24
 572:	48 0c       	add	r4, r8
 574:	59 1c       	adc	r5, r9
 576:	6a 1c       	adc	r6, r10
 578:	7b 1c       	adc	r7, r11
 57a:	c3 01       	movw	r24, r6
 57c:	b2 01       	movw	r22, r4
 57e:	25 eb       	ldi	r18, 0xB5	; 181
 580:	35 e0       	ldi	r19, 0x05	; 5
 582:	40 e0       	ldi	r20, 0x00	; 0
 584:	50 e0       	ldi	r21, 0x00	; 0
 586:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 58a:	49 01       	movw	r8, r18
 58c:	5a 01       	movw	r10, r20
 58e:	29 31       	cpi	r18, 0x19	; 25
 590:	31 05       	cpc	r19, r1
 592:	41 05       	cpc	r20, r1
 594:	51 05       	cpc	r21, r1
 596:	29 f4       	brne	.+10     	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
 598:	38 e1       	ldi	r19, 0x18	; 24
 59a:	83 2e       	mov	r8, r19
 59c:	91 2c       	mov	r9, r1
 59e:	a1 2c       	mov	r10, r1
 5a0:	b1 2c       	mov	r11, r1
 5a2:	ab e4       	ldi	r26, 0x4B	; 75
 5a4:	ba ef       	ldi	r27, 0xFA	; 250
 5a6:	a5 01       	movw	r20, r10
 5a8:	94 01       	movw	r18, r8
 5aa:	0e 94 d1 26 	call	0x4da2	; 0x4da2 <__mulohisi3>
 5ae:	46 0e       	add	r4, r22
 5b0:	57 1e       	adc	r5, r23
 5b2:	68 1e       	adc	r6, r24
 5b4:	79 1e       	adc	r7, r25
 5b6:	c3 01       	movw	r24, r6
 5b8:	b2 01       	movw	r22, r4
 5ba:	2d e6       	ldi	r18, 0x6D	; 109
 5bc:	31 e0       	ldi	r19, 0x01	; 1
 5be:	40 e0       	ldi	r20, 0x00	; 0
 5c0:	50 e0       	ldi	r21, 0x00	; 0
 5c2:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 5c6:	29 83       	std	Y+1, r18	; 0x01
 5c8:	3a 83       	std	Y+2, r19	; 0x02
 5ca:	4b 83       	std	Y+3, r20	; 0x03
 5cc:	5c 83       	std	Y+4, r21	; 0x04
 5ce:	24 30       	cpi	r18, 0x04	; 4
 5d0:	31 05       	cpc	r19, r1
 5d2:	41 05       	cpc	r20, r1
 5d4:	51 05       	cpc	r21, r1
 5d6:	41 f4       	brne	.+16     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 5d8:	83 e0       	ldi	r24, 0x03	; 3
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	a0 e0       	ldi	r26, 0x00	; 0
 5de:	b0 e0       	ldi	r27, 0x00	; 0
 5e0:	89 83       	std	Y+1, r24	; 0x01
 5e2:	9a 83       	std	Y+2, r25	; 0x02
 5e4:	ab 83       	std	Y+3, r26	; 0x03
 5e6:	bc 83       	std	Y+4, r27	; 0x04
 5e8:	a3 e9       	ldi	r26, 0x93	; 147
 5ea:	be ef       	ldi	r27, 0xFE	; 254
 5ec:	29 81       	ldd	r18, Y+1	; 0x01
 5ee:	3a 81       	ldd	r19, Y+2	; 0x02
 5f0:	4b 81       	ldd	r20, Y+3	; 0x03
 5f2:	5c 81       	ldd	r21, Y+4	; 0x04
 5f4:	0e 94 d1 26 	call	0x4da2	; 0x4da2 <__mulohisi3>
 5f8:	46 0e       	add	r4, r22
 5fa:	57 1e       	adc	r5, r23
 5fc:	68 1e       	adc	r6, r24
 5fe:	79 1e       	adc	r7, r25
 600:	23 2b       	or	r18, r19
 602:	24 2b       	or	r18, r20
 604:	25 2b       	or	r18, r21
 606:	81 f4       	brne	.+32     	; 0x628 <__LOCK_REGION_LENGTH__+0x228>
 608:	81 14       	cp	r8, r1
 60a:	91 04       	cpc	r9, r1
 60c:	a1 04       	cpc	r10, r1
 60e:	b1 04       	cpc	r11, r1
 610:	71 f4       	brne	.+28     	; 0x62e <__LOCK_REGION_LENGTH__+0x22e>
 612:	31 e0       	ldi	r19, 0x01	; 1
 614:	20 e0       	ldi	r18, 0x00	; 0
 616:	c1 14       	cp	r12, r1
 618:	d1 04       	cpc	r13, r1
 61a:	e1 04       	cpc	r14, r1
 61c:	f1 04       	cpc	r15, r1
 61e:	09 f0       	breq	.+2      	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 620:	30 e0       	ldi	r19, 0x00	; 0
 622:	83 2f       	mov	r24, r19
 624:	92 2f       	mov	r25, r18
 626:	05 c0       	rjmp	.+10     	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 628:	80 e0       	ldi	r24, 0x00	; 0
 62a:	90 e0       	ldi	r25, 0x00	; 0
 62c:	02 c0       	rjmp	.+4      	; 0x632 <__LOCK_REGION_LENGTH__+0x232>
 62e:	81 e0       	ldi	r24, 0x01	; 1
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	12 01       	movw	r2, r4
 634:	ab e3       	ldi	r26, 0x3B	; 59
 636:	2a 0e       	add	r2, r26
 638:	31 1c       	adc	r3, r1
 63a:	28 0e       	add	r2, r24
 63c:	39 1e       	adc	r3, r25
 63e:	9c 01       	movw	r18, r24
 640:	24 59       	subi	r18, 0x94	; 148
 642:	3e 4f       	sbci	r19, 0xFE	; 254
 644:	22 15       	cp	r18, r2
 646:	33 05       	cpc	r19, r3
 648:	24 f4       	brge	.+8      	; 0x652 <__LOCK_REGION_LENGTH__+0x252>
 64a:	83 59       	subi	r24, 0x93	; 147
 64c:	9e 4f       	sbci	r25, 0xFE	; 254
 64e:	28 1a       	sub	r2, r24
 650:	39 0a       	sbc	r3, r25
 652:	92 e0       	ldi	r25, 0x02	; 2
 654:	88 0c       	add	r8, r8
 656:	99 1c       	adc	r9, r9
 658:	aa 1c       	adc	r10, r10
 65a:	bb 1c       	adc	r11, r11
 65c:	9a 95       	dec	r25
 65e:	d1 f7       	brne	.-12     	; 0x654 <__LOCK_REGION_LENGTH__+0x254>
 660:	89 81       	ldd	r24, Y+1	; 0x01
 662:	9a 81       	ldd	r25, Y+2	; 0x02
 664:	ab 81       	ldd	r26, Y+3	; 0x03
 666:	bc 81       	ldd	r27, Y+4	; 0x04
 668:	88 0e       	add	r8, r24
 66a:	99 1e       	adc	r9, r25
 66c:	aa 1e       	adc	r10, r26
 66e:	bb 1e       	adc	r11, r27
 670:	a4 e6       	ldi	r26, 0x64	; 100
 672:	b0 e0       	ldi	r27, 0x00	; 0
 674:	a7 01       	movw	r20, r14
 676:	96 01       	movw	r18, r12
 678:	0e 94 67 26 	call	0x4cce	; 0x4cce <__muluhisi3>
 67c:	86 0e       	add	r8, r22
 67e:	97 1e       	adc	r9, r23
 680:	a8 1e       	adc	r10, r24
 682:	b9 1e       	adc	r11, r25
 684:	d5 01       	movw	r26, r10
 686:	c4 01       	movw	r24, r8
 688:	bb 0f       	add	r27, r27
 68a:	88 0b       	sbc	r24, r24
 68c:	98 2f       	mov	r25, r24
 68e:	dc 01       	movw	r26, r24
 690:	89 83       	std	Y+1, r24	; 0x01
 692:	9a 83       	std	Y+2, r25	; 0x02
 694:	ab 83       	std	Y+3, r26	; 0x03
 696:	bc 83       	std	Y+4, r27	; 0x04
 698:	69 85       	ldd	r22, Y+9	; 0x09
 69a:	7a 85       	ldd	r23, Y+10	; 0x0a
 69c:	8b 85       	ldd	r24, Y+11	; 0x0b
 69e:	9c 85       	ldd	r25, Y+12	; 0x0c
 6a0:	20 e9       	ldi	r18, 0x90	; 144
 6a2:	31 e0       	ldi	r19, 0x01	; 1
 6a4:	40 e0       	ldi	r20, 0x00	; 0
 6a6:	50 e0       	ldi	r21, 0x00	; 0
 6a8:	0e 94 f8 25 	call	0x4bf0	; 0x4bf0 <__mulsidi3>
 6ac:	f2 2f       	mov	r31, r18
 6ae:	e3 2f       	mov	r30, r19
 6b0:	6a 01       	movw	r12, r20
 6b2:	7b 01       	movw	r14, r22
 6b4:	8c 01       	movw	r16, r24
 6b6:	94 01       	movw	r18, r8
 6b8:	a5 01       	movw	r20, r10
 6ba:	69 81       	ldd	r22, Y+1	; 0x01
 6bc:	76 2f       	mov	r23, r22
 6be:	86 2f       	mov	r24, r22
 6c0:	96 2f       	mov	r25, r22
 6c2:	af 2e       	mov	r10, r31
 6c4:	be 2e       	mov	r11, r30
 6c6:	0e 94 ac 26 	call	0x4d58	; 0x4d58 <__adddi3>
 6ca:	49 01       	movw	r8, r18
 6cc:	5a 01       	movw	r10, r20
 6ce:	6b 01       	movw	r12, r22
 6d0:	7c 01       	movw	r14, r24
 6d2:	25 e3       	ldi	r18, 0x35	; 53
 6d4:	33 e0       	ldi	r19, 0x03	; 3
 6d6:	40 e0       	ldi	r20, 0x00	; 0
 6d8:	1a 82       	std	Y+2, r1	; 0x02
 6da:	19 82       	std	Y+1, r1	; 0x01
 6dc:	f9 01       	movw	r30, r18
 6de:	84 91       	lpm	r24, Z
 6e0:	47 fd       	sbrc	r20, 7
 6e2:	80 81       	ld	r24, Z
 6e4:	08 2e       	mov	r0, r24
 6e6:	00 0c       	add	r0, r0
 6e8:	99 0b       	sbc	r25, r25
 6ea:	aa 0b       	sbc	r26, r26
 6ec:	bb 0b       	sbc	r27, r27
 6ee:	2f 5f       	subi	r18, 0xFF	; 255
 6f0:	3f 4f       	sbci	r19, 0xFF	; 255
 6f2:	4f 4f       	sbci	r20, 0xFF	; 255
 6f4:	48 16       	cp	r4, r24
 6f6:	59 06       	cpc	r5, r25
 6f8:	6a 06       	cpc	r6, r26
 6fa:	7b 06       	cpc	r7, r27
 6fc:	54 f0       	brlt	.+20     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6fe:	48 1a       	sub	r4, r24
 700:	59 0a       	sbc	r5, r25
 702:	6a 0a       	sbc	r6, r26
 704:	7b 0a       	sbc	r7, r27
 706:	a9 81       	ldd	r26, Y+1	; 0x01
 708:	ba 81       	ldd	r27, Y+2	; 0x02
 70a:	11 96       	adiw	r26, 0x01	; 1
 70c:	ba 83       	std	Y+2, r27	; 0x02
 70e:	a9 83       	std	Y+1, r26	; 0x01
 710:	e5 cf       	rjmp	.-54     	; 0x6dc <__LOCK_REGION_LENGTH__+0x2dc>
 712:	e9 81       	ldd	r30, Y+1	; 0x01
 714:	fa 81       	ldd	r31, Y+2	; 0x02
 716:	ea 30       	cpi	r30, 0x0A	; 10
 718:	f1 05       	cpc	r31, r1
 71a:	74 f0       	brlt	.+28     	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
 71c:	3c 97       	sbiw	r30, 0x0c	; 12
 71e:	fa 83       	std	Y+2, r31	; 0x02
 720:	e9 83       	std	Y+1, r30	; 0x01
 722:	94 01       	movw	r18, r8
 724:	a5 01       	movw	r20, r10
 726:	b6 01       	movw	r22, r12
 728:	c7 01       	movw	r24, r14
 72a:	a1 e0       	ldi	r26, 0x01	; 1
 72c:	0e 94 3a 26 	call	0x4c74	; 0x4c74 <__adddi3_s8>
 730:	49 01       	movw	r8, r18
 732:	5a 01       	movw	r10, r20
 734:	6b 01       	movw	r12, r22
 736:	7c 01       	movw	r14, r24
 738:	94 01       	movw	r18, r8
 73a:	a5 01       	movw	r20, r10
 73c:	b6 01       	movw	r22, r12
 73e:	c7 01       	movw	r24, r14
 740:	2c 59       	subi	r18, 0x9C	; 156
 742:	3f 47       	sbci	r19, 0x7F	; 127
 744:	4f 4f       	sbci	r20, 0xFF	; 255
 746:	5f 4f       	sbci	r21, 0xFF	; 255
 748:	6f 4f       	sbci	r22, 0xFF	; 255
 74a:	7f 4f       	sbci	r23, 0xFF	; 255
 74c:	8f 4f       	sbci	r24, 0xFF	; 255
 74e:	9f 4f       	sbci	r25, 0xFF	; 255
 750:	2f 3f       	cpi	r18, 0xFF	; 255
 752:	3f 4f       	sbci	r19, 0xFF	; 255
 754:	41 05       	cpc	r20, r1
 756:	51 05       	cpc	r21, r1
 758:	61 05       	cpc	r22, r1
 75a:	71 05       	cpc	r23, r1
 75c:	81 05       	cpc	r24, r1
 75e:	91 05       	cpc	r25, r1
 760:	11 f0       	breq	.+4      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 762:	08 f0       	brcs	.+2      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 764:	4f c0       	rjmp	.+158    	; 0x804 <__EEPROM_REGION_LENGTH__+0x4>
 766:	24 e6       	ldi	r18, 0x64	; 100
 768:	82 0e       	add	r8, r18
 76a:	91 1c       	adc	r9, r1
 76c:	af 85       	ldd	r26, Y+15	; 0x0f
 76e:	b8 89       	ldd	r27, Y+16	; 0x10
 770:	1b 96       	adiw	r26, 0x0b	; 11
 772:	9c 92       	st	X, r9
 774:	8e 92       	st	-X, r8
 776:	1a 97       	sbiw	r26, 0x0a	; 10
 778:	e9 81       	ldd	r30, Y+1	; 0x01
 77a:	fa 81       	ldd	r31, Y+2	; 0x02
 77c:	32 96       	adiw	r30, 0x02	; 2
 77e:	19 96       	adiw	r26, 0x09	; 9
 780:	fc 93       	st	X, r31
 782:	ee 93       	st	-X, r30
 784:	18 97       	sbiw	r26, 0x08	; 8
 786:	ff ef       	ldi	r31, 0xFF	; 255
 788:	4f 1a       	sub	r4, r31
 78a:	5f 0a       	sbc	r5, r31
 78c:	17 96       	adiw	r26, 0x07	; 7
 78e:	5c 92       	st	X, r5
 790:	4e 92       	st	-X, r4
 792:	16 97       	sbiw	r26, 0x06	; 6
 794:	8d 85       	ldd	r24, Y+13	; 0x0d
 796:	9e 85       	ldd	r25, Y+14	; 0x0e
 798:	1d 96       	adiw	r26, 0x0d	; 13
 79a:	9c 93       	st	X, r25
 79c:	8e 93       	st	-X, r24
 79e:	1c 97       	sbiw	r26, 0x0c	; 12
 7a0:	1f 96       	adiw	r26, 0x0f	; 15
 7a2:	3c 92       	st	X, r3
 7a4:	2e 92       	st	-X, r2
 7a6:	1e 97       	sbiw	r26, 0x0e	; 14
 7a8:	6d 81       	ldd	r22, Y+5	; 0x05
 7aa:	7e 81       	ldd	r23, Y+6	; 0x06
 7ac:	8f 81       	ldd	r24, Y+7	; 0x07
 7ae:	98 85       	ldd	r25, Y+8	; 0x08
 7b0:	20 e1       	ldi	r18, 0x10	; 16
 7b2:	3e e0       	ldi	r19, 0x0E	; 14
 7b4:	40 e0       	ldi	r20, 0x00	; 0
 7b6:	50 e0       	ldi	r21, 0x00	; 0
 7b8:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 7bc:	af 85       	ldd	r26, Y+15	; 0x0f
 7be:	b8 89       	ldd	r27, Y+16	; 0x10
 7c0:	15 96       	adiw	r26, 0x05	; 5
 7c2:	3c 93       	st	X, r19
 7c4:	2e 93       	st	-X, r18
 7c6:	14 97       	sbiw	r26, 0x04	; 4
 7c8:	8c e3       	ldi	r24, 0x3C	; 60
 7ca:	c8 2e       	mov	r12, r24
 7cc:	d1 2c       	mov	r13, r1
 7ce:	e1 2c       	mov	r14, r1
 7d0:	f1 2c       	mov	r15, r1
 7d2:	6d 81       	ldd	r22, Y+5	; 0x05
 7d4:	7e 81       	ldd	r23, Y+6	; 0x06
 7d6:	8f 81       	ldd	r24, Y+7	; 0x07
 7d8:	98 85       	ldd	r25, Y+8	; 0x08
 7da:	a7 01       	movw	r20, r14
 7dc:	96 01       	movw	r18, r12
 7de:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 7e2:	4b 01       	movw	r8, r22
 7e4:	5c 01       	movw	r10, r24
 7e6:	ca 01       	movw	r24, r20
 7e8:	b9 01       	movw	r22, r18
 7ea:	a7 01       	movw	r20, r14
 7ec:	96 01       	movw	r18, r12
 7ee:	0e 94 52 23 	call	0x46a4	; 0x46a4 <__divmodsi4>
 7f2:	ef 85       	ldd	r30, Y+15	; 0x0f
 7f4:	f8 89       	ldd	r31, Y+16	; 0x10
 7f6:	73 83       	std	Z+3, r23	; 0x03
 7f8:	62 83       	std	Z+2, r22	; 0x02
 7fa:	91 82       	std	Z+1, r9	; 0x01
 7fc:	80 82       	st	Z, r8
 7fe:	80 e0       	ldi	r24, 0x00	; 0
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	02 c0       	rjmp	.+4      	; 0x808 <__EEPROM_REGION_LENGTH__+0x8>
 804:	8f ef       	ldi	r24, 0xFF	; 255
 806:	9f ef       	ldi	r25, 0xFF	; 255
 808:	66 96       	adiw	r28, 0x16	; 22
 80a:	e2 e1       	ldi	r30, 0x12	; 18
 80c:	0c 94 86 22 	jmp	0x450c	; 0x450c <__epilogue_restores__>

Disassembly of section .text.libgcc.div:

0000484c <__divmodhi4>:
    484c:	97 fb       	bst	r25, 7
    484e:	07 2e       	mov	r0, r23
    4850:	16 f4       	brtc	.+4      	; 0x4856 <__divmodhi4+0xa>
    4852:	00 94       	com	r0
    4854:	07 d0       	rcall	.+14     	; 0x4864 <__divmodhi4_neg1>
    4856:	77 fd       	sbrc	r23, 7
    4858:	09 d0       	rcall	.+18     	; 0x486c <__divmodhi4_neg2>
    485a:	0e 94 12 24 	call	0x4824	; 0x4824 <__udivmodhi4>
    485e:	07 fc       	sbrc	r0, 7
    4860:	05 d0       	rcall	.+10     	; 0x486c <__divmodhi4_neg2>
    4862:	3e f4       	brtc	.+14     	; 0x4872 <__divmodhi4_exit>

00004864 <__divmodhi4_neg1>:
    4864:	90 95       	com	r25
    4866:	81 95       	neg	r24
    4868:	9f 4f       	sbci	r25, 0xFF	; 255
    486a:	08 95       	ret

0000486c <__divmodhi4_neg2>:
    486c:	70 95       	com	r23
    486e:	61 95       	neg	r22
    4870:	7f 4f       	sbci	r23, 0xFF	; 255

00004872 <__divmodhi4_exit>:
    4872:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000344c <__muldi3>:
    344c:	df 93       	push	r29
    344e:	cf 93       	push	r28
    3450:	1f 93       	push	r17
    3452:	0f 93       	push	r16
    3454:	9a 9d       	mul	r25, r10
    3456:	f0 2d       	mov	r31, r0
    3458:	21 9f       	mul	r18, r17
    345a:	f0 0d       	add	r31, r0
    345c:	8b 9d       	mul	r24, r11
    345e:	f0 0d       	add	r31, r0
    3460:	8a 9d       	mul	r24, r10
    3462:	e0 2d       	mov	r30, r0
    3464:	f1 0d       	add	r31, r1
    3466:	03 9f       	mul	r16, r19
    3468:	f0 0d       	add	r31, r0
    346a:	02 9f       	mul	r16, r18
    346c:	e0 0d       	add	r30, r0
    346e:	f1 1d       	adc	r31, r1
    3470:	4e 9d       	mul	r20, r14
    3472:	e0 0d       	add	r30, r0
    3474:	f1 1d       	adc	r31, r1
    3476:	5e 9d       	mul	r21, r14
    3478:	f0 0d       	add	r31, r0
    347a:	4f 9d       	mul	r20, r15
    347c:	f0 0d       	add	r31, r0
    347e:	7f 93       	push	r23
    3480:	6f 93       	push	r22
    3482:	bf 92       	push	r11
    3484:	af 92       	push	r10
    3486:	5f 93       	push	r21
    3488:	4f 93       	push	r20
    348a:	d5 01       	movw	r26, r10
    348c:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    3490:	8b 01       	movw	r16, r22
    3492:	ac 01       	movw	r20, r24
    3494:	d7 01       	movw	r26, r14
    3496:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    349a:	eb 01       	movw	r28, r22
    349c:	e8 0f       	add	r30, r24
    349e:	f9 1f       	adc	r31, r25
    34a0:	d6 01       	movw	r26, r12
    34a2:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__muldi3_6>
    34a6:	2f 91       	pop	r18
    34a8:	3f 91       	pop	r19
    34aa:	d6 01       	movw	r26, r12
    34ac:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    34b0:	c6 0f       	add	r28, r22
    34b2:	d7 1f       	adc	r29, r23
    34b4:	e8 1f       	adc	r30, r24
    34b6:	f9 1f       	adc	r31, r25
    34b8:	af 91       	pop	r26
    34ba:	bf 91       	pop	r27
    34bc:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__muldi3_6>
    34c0:	2f 91       	pop	r18
    34c2:	3f 91       	pop	r19
    34c4:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    34c8:	c6 0f       	add	r28, r22
    34ca:	d7 1f       	adc	r29, r23
    34cc:	e8 1f       	adc	r30, r24
    34ce:	f9 1f       	adc	r31, r25
    34d0:	d6 01       	movw	r26, r12
    34d2:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    34d6:	e6 0f       	add	r30, r22
    34d8:	f7 1f       	adc	r31, r23
    34da:	98 01       	movw	r18, r16
    34dc:	be 01       	movw	r22, r28
    34de:	cf 01       	movw	r24, r30
    34e0:	11 24       	eor	r1, r1
    34e2:	0f 91       	pop	r16
    34e4:	1f 91       	pop	r17
    34e6:	cf 91       	pop	r28
    34e8:	df 91       	pop	r29
    34ea:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004d46 <__muldi3_6>:
    4d46:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    4d4a:	46 0f       	add	r20, r22
    4d4c:	57 1f       	adc	r21, r23
    4d4e:	c8 1f       	adc	r28, r24
    4d50:	d9 1f       	adc	r29, r25
    4d52:	08 f4       	brcc	.+2      	; 0x4d56 <__muldi3_6+0x10>
    4d54:	31 96       	adiw	r30, 0x01	; 1
    4d56:	08 95       	ret

Disassembly of section .text.libgcc.mul:

00004bf0 <__mulsidi3>:
    4bf0:	97 fb       	bst	r25, 7
    4bf2:	57 ff       	sbrs	r21, 7
    4bf4:	0c 94 69 20 	jmp	0x40d2	; 0x40d2 <__umulsidi3_helper>
    4bf8:	9f 93       	push	r25
    4bfa:	8f 93       	push	r24
    4bfc:	0e 94 69 20 	call	0x40d2	; 0x40d2 <__umulsidi3_helper>
    4c00:	6e 1b       	sub	r22, r30
    4c02:	7f 0b       	sbc	r23, r31
    4c04:	af 91       	pop	r26
    4c06:	bf 91       	pop	r27
    4c08:	8a 0b       	sbc	r24, r26
    4c0a:	9b 0b       	sbc	r25, r27
    4c0c:	08 95       	ret

Disassembly of section .text.libgcc.mul:

000040d0 <__umulsidi3>:
    40d0:	e8 94       	clt

000040d2 <__umulsidi3_helper>:
    40d2:	df 93       	push	r29
    40d4:	cf 93       	push	r28
    40d6:	fc 01       	movw	r30, r24
    40d8:	db 01       	movw	r26, r22
    40da:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    40de:	7f 93       	push	r23
    40e0:	6f 93       	push	r22
    40e2:	e9 01       	movw	r28, r18
    40e4:	9a 01       	movw	r18, r20
    40e6:	ac 01       	movw	r20, r24
    40e8:	bf 93       	push	r27
    40ea:	af 93       	push	r26
    40ec:	3f 93       	push	r19
    40ee:	2f 93       	push	r18
    40f0:	df 01       	movw	r26, r30
    40f2:	0e 94 e9 25 	call	0x4bd2	; 0x4bd2 <__umulhisi3>
    40f6:	26 f4       	brtc	.+8      	; 0x4100 <__umulsidi3_helper+0x2e>
    40f8:	6c 1b       	sub	r22, r28
    40fa:	7d 0b       	sbc	r23, r29
    40fc:	82 0b       	sbc	r24, r18
    40fe:	93 0b       	sbc	r25, r19
    4100:	9e 01       	movw	r18, r28
    4102:	eb 01       	movw	r28, r22
    4104:	fc 01       	movw	r30, r24
    4106:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__muldi3_6>
    410a:	af 91       	pop	r26
    410c:	bf 91       	pop	r27
    410e:	2f 91       	pop	r18
    4110:	3f 91       	pop	r19
    4112:	0e 94 a3 26 	call	0x4d46	; 0x4d46 <__muldi3_6>
    4116:	be 01       	movw	r22, r28
    4118:	cf 01       	movw	r24, r30
    411a:	f9 01       	movw	r30, r18
    411c:	2f 91       	pop	r18
    411e:	3f 91       	pop	r19
    4120:	cf 91       	pop	r28
    4122:	df 91       	pop	r29
    4124:	08 95       	ret

Disassembly of section .text.libgcc.div:

00003f12 <__moddi3>:
    3f12:	68 94       	set
    3f14:	01 c0       	rjmp	.+2      	; 0x3f18 <__divdi3_moddi3>

00003f16 <__divdi3>:
    3f16:	e8 94       	clt

00003f18 <__divdi3_moddi3>:
    3f18:	f9 2f       	mov	r31, r25
    3f1a:	f1 2b       	or	r31, r17
    3f1c:	12 f0       	brmi	.+4      	; 0x3f22 <__divdi3_moddi3+0xa>
    3f1e:	0c 94 0a 26 	jmp	0x4c14	; 0x4c14 <__udivdi3_umoddi3>
    3f22:	a0 e0       	ldi	r26, 0x00	; 0
    3f24:	b0 e0       	ldi	r27, 0x00	; 0
    3f26:	e7 e9       	ldi	r30, 0x97	; 151
    3f28:	ff e1       	ldi	r31, 0x1F	; 31
    3f2a:	0c 94 70 22 	jmp	0x44e0	; 0x44e0 <__prologue_saves__+0xc>
    3f2e:	09 2e       	mov	r0, r25
    3f30:	05 94       	asr	r0
    3f32:	22 f4       	brpl	.+8      	; 0x3f3c <__divdi3_moddi3+0x24>
    3f34:	0e 94 d9 25 	call	0x4bb2	; 0x4bb2 <__negdi2>
    3f38:	11 23       	and	r17, r17
    3f3a:	92 f4       	brpl	.+36     	; 0x3f60 <__divdi3_moddi3+0x48>
    3f3c:	f0 e8       	ldi	r31, 0x80	; 128
    3f3e:	0f 26       	eor	r0, r31
    3f40:	ff ef       	ldi	r31, 0xFF	; 255
    3f42:	e0 94       	com	r14
    3f44:	f0 94       	com	r15
    3f46:	00 95       	com	r16
    3f48:	10 95       	com	r17
    3f4a:	b0 94       	com	r11
    3f4c:	c0 94       	com	r12
    3f4e:	d0 94       	com	r13
    3f50:	a1 94       	neg	r10
    3f52:	bf 0a       	sbc	r11, r31
    3f54:	cf 0a       	sbc	r12, r31
    3f56:	df 0a       	sbc	r13, r31
    3f58:	ef 0a       	sbc	r14, r31
    3f5a:	ff 0a       	sbc	r15, r31
    3f5c:	0f 0b       	sbc	r16, r31
    3f5e:	1f 0b       	sbc	r17, r31
    3f60:	0e 94 d5 19 	call	0x33aa	; 0x33aa <__udivmod64>
    3f64:	07 fc       	sbrc	r0, 7
    3f66:	0e 94 d9 25 	call	0x4bb2	; 0x4bb2 <__negdi2>
    3f6a:	cd b7       	in	r28, 0x3d	; 61
    3f6c:	de b7       	in	r29, 0x3e	; 62
    3f6e:	ec e0       	ldi	r30, 0x0C	; 12
    3f70:	0c 94 8c 22 	jmp	0x4518	; 0x4518 <__epilogue_restores__+0xc>

Disassembly of section .text.libgcc.div:

00004c0e <__umoddi3>:
    4c0e:	68 94       	set
    4c10:	01 c0       	rjmp	.+2      	; 0x4c14 <__udivdi3_umoddi3>

00004c12 <__udivdi3>:
    4c12:	e8 94       	clt

00004c14 <__udivdi3_umoddi3>:
    4c14:	8f 92       	push	r8
    4c16:	9f 92       	push	r9
    4c18:	cf 93       	push	r28
    4c1a:	df 93       	push	r29
    4c1c:	0e 94 d5 19 	call	0x33aa	; 0x33aa <__udivmod64>
    4c20:	df 91       	pop	r29
    4c22:	cf 91       	pop	r28
    4c24:	9f 90       	pop	r9
    4c26:	8f 90       	pop	r8
    4c28:	08 95       	ret

Disassembly of section .text.libgcc.div:

000033aa <__udivmod64>:
    33aa:	88 24       	eor	r8, r8
    33ac:	99 24       	eor	r9, r9
    33ae:	f4 01       	movw	r30, r8
    33b0:	e4 01       	movw	r28, r8
    33b2:	b0 e4       	ldi	r27, 0x40	; 64
    33b4:	9f 93       	push	r25
    33b6:	aa 27       	eor	r26, r26
    33b8:	9a 15       	cp	r25, r10
    33ba:	8b 04       	cpc	r8, r11
    33bc:	9c 04       	cpc	r9, r12
    33be:	ed 05       	cpc	r30, r13
    33c0:	fe 05       	cpc	r31, r14
    33c2:	cf 05       	cpc	r28, r15
    33c4:	d0 07       	cpc	r29, r16
    33c6:	a1 07       	cpc	r26, r17
    33c8:	98 f4       	brcc	.+38     	; 0x33f0 <__udivmod64+0x46>
    33ca:	ad 2f       	mov	r26, r29
    33cc:	dc 2f       	mov	r29, r28
    33ce:	cf 2f       	mov	r28, r31
    33d0:	fe 2f       	mov	r31, r30
    33d2:	e9 2d       	mov	r30, r9
    33d4:	98 2c       	mov	r9, r8
    33d6:	89 2e       	mov	r8, r25
    33d8:	98 2f       	mov	r25, r24
    33da:	87 2f       	mov	r24, r23
    33dc:	76 2f       	mov	r23, r22
    33de:	65 2f       	mov	r22, r21
    33e0:	54 2f       	mov	r21, r20
    33e2:	43 2f       	mov	r20, r19
    33e4:	32 2f       	mov	r19, r18
    33e6:	22 27       	eor	r18, r18
    33e8:	b8 50       	subi	r27, 0x08	; 8
    33ea:	31 f7       	brne	.-52     	; 0x33b8 <__udivmod64+0xe>
    33ec:	bf 91       	pop	r27
    33ee:	27 c0       	rjmp	.+78     	; 0x343e <__udivmod64+0x94>
    33f0:	1b 2e       	mov	r1, r27
    33f2:	bf 91       	pop	r27
    33f4:	bb 27       	eor	r27, r27
    33f6:	22 0f       	add	r18, r18
    33f8:	33 1f       	adc	r19, r19
    33fa:	44 1f       	adc	r20, r20
    33fc:	55 1f       	adc	r21, r21
    33fe:	66 1f       	adc	r22, r22
    3400:	77 1f       	adc	r23, r23
    3402:	88 1f       	adc	r24, r24
    3404:	99 1f       	adc	r25, r25
    3406:	88 1c       	adc	r8, r8
    3408:	99 1c       	adc	r9, r9
    340a:	ee 1f       	adc	r30, r30
    340c:	ff 1f       	adc	r31, r31
    340e:	cc 1f       	adc	r28, r28
    3410:	dd 1f       	adc	r29, r29
    3412:	aa 1f       	adc	r26, r26
    3414:	bb 1f       	adc	r27, r27
    3416:	8a 14       	cp	r8, r10
    3418:	9b 04       	cpc	r9, r11
    341a:	ec 05       	cpc	r30, r12
    341c:	fd 05       	cpc	r31, r13
    341e:	ce 05       	cpc	r28, r14
    3420:	df 05       	cpc	r29, r15
    3422:	a0 07       	cpc	r26, r16
    3424:	b1 07       	cpc	r27, r17
    3426:	48 f0       	brcs	.+18     	; 0x343a <__udivmod64+0x90>
    3428:	8a 18       	sub	r8, r10
    342a:	9b 08       	sbc	r9, r11
    342c:	ec 09       	sbc	r30, r12
    342e:	fd 09       	sbc	r31, r13
    3430:	ce 09       	sbc	r28, r14
    3432:	df 09       	sbc	r29, r15
    3434:	a0 0b       	sbc	r26, r16
    3436:	b1 0b       	sbc	r27, r17
    3438:	21 60       	ori	r18, 0x01	; 1
    343a:	1a 94       	dec	r1
    343c:	e1 f6       	brne	.-72     	; 0x33f6 <__udivmod64+0x4c>
    343e:	2e f4       	brtc	.+10     	; 0x344a <__udivmod64+0xa0>
    3440:	94 01       	movw	r18, r8
    3442:	af 01       	movw	r20, r30
    3444:	be 01       	movw	r22, r28
    3446:	cd 01       	movw	r24, r26
    3448:	00 0c       	add	r0, r0
    344a:	08 95       	ret

Disassembly of section .text.libgcc:

00004bb2 <__negdi2>:
    4bb2:	60 95       	com	r22
    4bb4:	70 95       	com	r23
    4bb6:	80 95       	com	r24
    4bb8:	90 95       	com	r25
    4bba:	30 95       	com	r19
    4bbc:	40 95       	com	r20
    4bbe:	50 95       	com	r21
    4bc0:	21 95       	neg	r18
    4bc2:	3f 4f       	sbci	r19, 0xFF	; 255
    4bc4:	4f 4f       	sbci	r20, 0xFF	; 255
    4bc6:	5f 4f       	sbci	r21, 0xFF	; 255
    4bc8:	6f 4f       	sbci	r22, 0xFF	; 255
    4bca:	7f 4f       	sbci	r23, 0xFF	; 255
    4bcc:	8f 4f       	sbci	r24, 0xFF	; 255
    4bce:	9f 4f       	sbci	r25, 0xFF	; 255
    4bd0:	08 95       	ret

Disassembly of section .text.libgcc.prologue:

000044d4 <__prologue_saves__>:
    44d4:	2f 92       	push	r2
    44d6:	3f 92       	push	r3
    44d8:	4f 92       	push	r4
    44da:	5f 92       	push	r5
    44dc:	6f 92       	push	r6
    44de:	7f 92       	push	r7
    44e0:	8f 92       	push	r8
    44e2:	9f 92       	push	r9
    44e4:	af 92       	push	r10
    44e6:	bf 92       	push	r11
    44e8:	cf 92       	push	r12
    44ea:	df 92       	push	r13
    44ec:	ef 92       	push	r14
    44ee:	ff 92       	push	r15
    44f0:	0f 93       	push	r16
    44f2:	1f 93       	push	r17
    44f4:	cf 93       	push	r28
    44f6:	df 93       	push	r29
    44f8:	cd b7       	in	r28, 0x3d	; 61
    44fa:	de b7       	in	r29, 0x3e	; 62
    44fc:	ca 1b       	sub	r28, r26
    44fe:	db 0b       	sbc	r29, r27
    4500:	0f b6       	in	r0, 0x3f	; 63
    4502:	f8 94       	cli
    4504:	de bf       	out	0x3e, r29	; 62
    4506:	0f be       	out	0x3f, r0	; 63
    4508:	cd bf       	out	0x3d, r28	; 61
    450a:	09 94       	ijmp

Disassembly of section .text.libgcc.prologue:

0000450c <__epilogue_restores__>:
    450c:	2a 88       	ldd	r2, Y+18	; 0x12
    450e:	39 88       	ldd	r3, Y+17	; 0x11
    4510:	48 88       	ldd	r4, Y+16	; 0x10
    4512:	5f 84       	ldd	r5, Y+15	; 0x0f
    4514:	6e 84       	ldd	r6, Y+14	; 0x0e
    4516:	7d 84       	ldd	r7, Y+13	; 0x0d
    4518:	8c 84       	ldd	r8, Y+12	; 0x0c
    451a:	9b 84       	ldd	r9, Y+11	; 0x0b
    451c:	aa 84       	ldd	r10, Y+10	; 0x0a
    451e:	b9 84       	ldd	r11, Y+9	; 0x09
    4520:	c8 84       	ldd	r12, Y+8	; 0x08
    4522:	df 80       	ldd	r13, Y+7	; 0x07
    4524:	ee 80       	ldd	r14, Y+6	; 0x06
    4526:	fd 80       	ldd	r15, Y+5	; 0x05
    4528:	0c 81       	ldd	r16, Y+4	; 0x04
    452a:	1b 81       	ldd	r17, Y+3	; 0x03
    452c:	aa 81       	ldd	r26, Y+2	; 0x02
    452e:	b9 81       	ldd	r27, Y+1	; 0x01
    4530:	ce 0f       	add	r28, r30
    4532:	d1 1d       	adc	r29, r1
    4534:	0f b6       	in	r0, 0x3f	; 63
    4536:	f8 94       	cli
    4538:	de bf       	out	0x3e, r29	; 62
    453a:	0f be       	out	0x3f, r0	; 63
    453c:	cd bf       	out	0x3d, r28	; 61
    453e:	ed 01       	movw	r28, r26
    4540:	08 95       	ret

Disassembly of section .text.libgcc:

00004d58 <__adddi3>:
    4d58:	2a 0d       	add	r18, r10
    4d5a:	3b 1d       	adc	r19, r11
    4d5c:	4c 1d       	adc	r20, r12
    4d5e:	5d 1d       	adc	r21, r13
    4d60:	6e 1d       	adc	r22, r14
    4d62:	7f 1d       	adc	r23, r15
    4d64:	80 1f       	adc	r24, r16
    4d66:	91 1f       	adc	r25, r17
    4d68:	08 95       	ret

Disassembly of section .text.libgcc:

00004d6a <__cmpdi2>:
    4d6a:	2a 15       	cp	r18, r10
    4d6c:	3b 05       	cpc	r19, r11
    4d6e:	4c 05       	cpc	r20, r12
    4d70:	5d 05       	cpc	r21, r13
    4d72:	6e 05       	cpc	r22, r14
    4d74:	7f 05       	cpc	r23, r15
    4d76:	80 07       	cpc	r24, r16
    4d78:	91 07       	cpc	r25, r17
    4d7a:	08 95       	ret
