0.7
2020.2
May  7 2023
15:24:31
C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv,1701880971,systemVerilog,,C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v,,recorder,,,,,,,,
C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v,1701880971,systemVerilog,,,,xilinx_true_dual_port_read_first_2_clock_ram,,,,,,,,
C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv,1701880971,systemVerilog,,,,recorder_tb,,,,,,,,
