#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bcdecf86b20 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5bcdecfeea80_0 .var "clk", 0 0;
v0x5bcdecfeeb70_0 .var "reset", 0 0;
S_0x5bcdecf86cb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
v0x5bcdecfcb160_0 .var/i "i", 31 0;
S_0x5bcdecfe4fb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
v0x5bcdecfe51b0_0 .var/i "i", 31 0;
S_0x5bcdecfe5290 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
v0x5bcdecfe5470_0 .var/i "i", 31 0;
S_0x5bcdecfe5550 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 31, 2 31 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
v0x5bcdecfe5730_0 .var/i "i", 31 0;
S_0x5bcdecfe5830 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 35, 2 35 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
v0x5bcdecfe5a60_0 .var/i "i", 31 0;
S_0x5bcdecfe5b60 .scope module, "datapath" "Datapath" 2 6, 2 54 0, S_0x5bcdecf86b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5bcdecfeed20 .functor AND 1, v0x5bcdecfe7d70_0, v0x5bcdecfe7130_0, C4<1>, C4<1>;
v0x5bcdecfed3f0_0 .net "ALUControl", 3 0, v0x5bcdecfe7570_0;  1 drivers
v0x5bcdecfed520_0 .net "ALUOp", 2 0, v0x5bcdecfe7bf0_0;  1 drivers
v0x5bcdecfed630_0 .net "ALUResult", 31 0, v0x5bcdecfe6e80_0;  1 drivers
v0x5bcdecfed6d0_0 .net "ALUSrc", 0 0, v0x5bcdecfe7cd0_0;  1 drivers
v0x5bcdecfed7c0_0 .net "Branch", 0 0, v0x5bcdecfe7d70_0;  1 drivers
v0x5bcdecfed8b0_0 .net "MemRead", 0 0, v0x5bcdecfe7e40_0;  1 drivers
v0x5bcdecfed9a0_0 .net "MemWrite", 0 0, v0x5bcdecfe7f00_0;  1 drivers
v0x5bcdecfeda90_0 .net "MemtoReg", 0 0, v0x5bcdecfe8010_0;  1 drivers
v0x5bcdecfedb80_0 .net "PC", 31 0, v0x5bcdecfebac0_0;  1 drivers
v0x5bcdecfedd40_0 .net "RegWrite", 0 0, v0x5bcdecfe80d0_0;  1 drivers
v0x5bcdecfedde0_0 .net "addout0", 31 0, L_0x5bcdecfeec80;  1 drivers
v0x5bcdecfedea0_0 .net "addout1", 31 0, L_0x5bcdecffedf0;  1 drivers
v0x5bcdecfedfb0_0 .net "clk", 0 0, v0x5bcdecfeea80_0;  1 drivers
v0x5bcdecfee050_0 .net "immediate", 31 0, v0x5bcdecfe9530_0;  1 drivers
v0x5bcdecfee0f0_0 .net "instruction", 31 0, v0x5bcdecfe9ac0_0;  1 drivers
v0x5bcdecfee200_0 .net "muxout0", 31 0, v0x5bcdecfea7d0_0;  1 drivers
v0x5bcdecfee310_0 .net "muxout1", 31 0, v0x5bcdecfeaea0_0;  1 drivers
v0x5bcdecfee530_0 .net "muxout2", 31 0, v0x5bcdecfeb570_0;  1 drivers
v0x5bcdecfee640_0 .net "readData1", 31 0, v0x5bcdecfec860_0;  1 drivers
v0x5bcdecfee750_0 .net "readData2", 31 0, v0x5bcdecfec920_0;  1 drivers
v0x5bcdecfee810_0 .net "readData3", 31 0, v0x5bcdecfe8e40_0;  1 drivers
v0x5bcdecfee920_0 .net "reset", 0 0, v0x5bcdecfeeb70_0;  1 drivers
v0x5bcdecfee9c0_0 .net "zero", 0 0, v0x5bcdecfe7130_0;  1 drivers
L_0x5bcdecffee90 .part v0x5bcdecfe9ac0_0, 12, 3;
L_0x5bcdecffef30 .part v0x5bcdecfe9ac0_0, 0, 7;
L_0x5bcdecfff420 .part v0x5bcdecfe9ac0_0, 15, 5;
L_0x5bcdecfff510 .part v0x5bcdecfe9ac0_0, 20, 5;
L_0x5bcdecfff600 .part v0x5bcdecfe9ac0_0, 7, 5;
S_0x5bcdecfe5d60 .scope module, "add0" "Add" 2 70, 3 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5bcdecfe5fd0_0 .net "a", 31 0, v0x5bcdecfebac0_0;  alias, 1 drivers
L_0x7de0c8156018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5bcdecfe60d0_0 .net "b", 31 0, L_0x7de0c8156018;  1 drivers
v0x5bcdecfe61b0_0 .net "result", 31 0, L_0x5bcdecfeec80;  alias, 1 drivers
L_0x5bcdecfeec80 .arith/sum 32, v0x5bcdecfebac0_0, L_0x7de0c8156018;
S_0x5bcdecfe62f0 .scope module, "add1" "Add" 2 71, 3 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5bcdecfe6520_0 .net "a", 31 0, v0x5bcdecfebac0_0;  alias, 1 drivers
v0x5bcdecfe6600_0 .net "b", 31 0, v0x5bcdecfe9530_0;  alias, 1 drivers
v0x5bcdecfe66c0_0 .net "result", 31 0, L_0x5bcdecffedf0;  alias, 1 drivers
L_0x5bcdecffedf0 .arith/sum 32, v0x5bcdecfebac0_0, v0x5bcdecfe9530_0;
S_0x5bcdecfe6800 .scope module, "alu" "ALU" 2 72, 4 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5bcdecf4ac40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5bcdecf4ac80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5bcdecf4acc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5bcdecf4ad00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5bcdecf4ad40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5bcdecf4ad80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5bcdecf4adc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5bcdecfe6d80_0 .net "ALUControl", 3 0, v0x5bcdecfe7570_0;  alias, 1 drivers
v0x5bcdecfe6e80_0 .var "ALUResult", 31 0;
v0x5bcdecfe6f60_0 .net "a", 31 0, v0x5bcdecfec860_0;  alias, 1 drivers
v0x5bcdecfe7050_0 .net "b", 31 0, v0x5bcdecfea7d0_0;  alias, 1 drivers
v0x5bcdecfe7130_0 .var "zero", 0 0;
E_0x5bcdecf838d0 .event edge, v0x5bcdecfe6d80_0, v0x5bcdecfe6f60_0, v0x5bcdecfe7050_0, v0x5bcdecfe6e80_0;
S_0x5bcdecfe72e0 .scope module, "alucontrol" "ALUControl" 2 73, 5 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5bcdecfe7570_0 .var "ALUControl", 3 0;
v0x5bcdecfe7650_0 .net "ALUOp", 2 0, v0x5bcdecfe7bf0_0;  alias, 1 drivers
v0x5bcdecfe7710_0 .net "instruction", 2 0, L_0x5bcdecffee90;  1 drivers
E_0x5bcdecf6cd50 .event edge, v0x5bcdecfe7650_0, v0x5bcdecfe7710_0;
S_0x5bcdecfe7880 .scope module, "control" "Control" 2 74, 6 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5bcdecfe7bf0_0 .var "ALUOp", 2 0;
v0x5bcdecfe7cd0_0 .var "ALUSrc", 0 0;
v0x5bcdecfe7d70_0 .var "Branch", 0 0;
v0x5bcdecfe7e40_0 .var "MemRead", 0 0;
v0x5bcdecfe7f00_0 .var "MemWrite", 0 0;
v0x5bcdecfe8010_0 .var "MemtoReg", 0 0;
v0x5bcdecfe80d0_0 .var "RegWrite", 0 0;
v0x5bcdecfe8190_0 .net "instruction", 6 0, L_0x5bcdecffef30;  1 drivers
E_0x5bcdecfc9060 .event edge, v0x5bcdecfe8190_0;
S_0x5bcdecfe83c0 .scope module, "datamemory" "DataMemory" 2 75, 7 1 0, S_0x5bcdecfe5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5bcdecfe8720_0 .net "MemRead", 0 0, v0x5bcdecfe7e40_0;  alias, 1 drivers
v0x5bcdecfe8810_0 .net "MemWrite", 0 0, v0x5bcdecfe7f00_0;  alias, 1 drivers
v0x5bcdecfe88e0_0 .net "address", 31 0, v0x5bcdecfe6e80_0;  alias, 1 drivers
v0x5bcdecfe89e0 .array "memory", 31 0, 31 0;
v0x5bcdecfe8e40_0 .var "readData", 31 0;
v0x5bcdecfe8f70_0 .net "writeData", 31 0, v0x5bcdecfec920_0;  alias, 1 drivers
v0x5bcdecfe89e0_0 .array/port v0x5bcdecfe89e0, 0;
v0x5bcdecfe89e0_1 .array/port v0x5bcdecfe89e0, 1;
E_0x5bcdecfc8ef0/0 .event edge, v0x5bcdecfe7e40_0, v0x5bcdecfe6e80_0, v0x5bcdecfe89e0_0, v0x5bcdecfe89e0_1;
v0x5bcdecfe89e0_2 .array/port v0x5bcdecfe89e0, 2;
v0x5bcdecfe89e0_3 .array/port v0x5bcdecfe89e0, 3;
v0x5bcdecfe89e0_4 .array/port v0x5bcdecfe89e0, 4;
v0x5bcdecfe89e0_5 .array/port v0x5bcdecfe89e0, 5;
E_0x5bcdecfc8ef0/1 .event edge, v0x5bcdecfe89e0_2, v0x5bcdecfe89e0_3, v0x5bcdecfe89e0_4, v0x5bcdecfe89e0_5;
v0x5bcdecfe89e0_6 .array/port v0x5bcdecfe89e0, 6;
v0x5bcdecfe89e0_7 .array/port v0x5bcdecfe89e0, 7;
v0x5bcdecfe89e0_8 .array/port v0x5bcdecfe89e0, 8;
v0x5bcdecfe89e0_9 .array/port v0x5bcdecfe89e0, 9;
E_0x5bcdecfc8ef0/2 .event edge, v0x5bcdecfe89e0_6, v0x5bcdecfe89e0_7, v0x5bcdecfe89e0_8, v0x5bcdecfe89e0_9;
v0x5bcdecfe89e0_10 .array/port v0x5bcdecfe89e0, 10;
v0x5bcdecfe89e0_11 .array/port v0x5bcdecfe89e0, 11;
v0x5bcdecfe89e0_12 .array/port v0x5bcdecfe89e0, 12;
v0x5bcdecfe89e0_13 .array/port v0x5bcdecfe89e0, 13;
E_0x5bcdecfc8ef0/3 .event edge, v0x5bcdecfe89e0_10, v0x5bcdecfe89e0_11, v0x5bcdecfe89e0_12, v0x5bcdecfe89e0_13;
v0x5bcdecfe89e0_14 .array/port v0x5bcdecfe89e0, 14;
v0x5bcdecfe89e0_15 .array/port v0x5bcdecfe89e0, 15;
v0x5bcdecfe89e0_16 .array/port v0x5bcdecfe89e0, 16;
v0x5bcdecfe89e0_17 .array/port v0x5bcdecfe89e0, 17;
E_0x5bcdecfc8ef0/4 .event edge, v0x5bcdecfe89e0_14, v0x5bcdecfe89e0_15, v0x5bcdecfe89e0_16, v0x5bcdecfe89e0_17;
v0x5bcdecfe89e0_18 .array/port v0x5bcdecfe89e0, 18;
v0x5bcdecfe89e0_19 .array/port v0x5bcdecfe89e0, 19;
v0x5bcdecfe89e0_20 .array/port v0x5bcdecfe89e0, 20;
v0x5bcdecfe89e0_21 .array/port v0x5bcdecfe89e0, 21;
E_0x5bcdecfc8ef0/5 .event edge, v0x5bcdecfe89e0_18, v0x5bcdecfe89e0_19, v0x5bcdecfe89e0_20, v0x5bcdecfe89e0_21;
v0x5bcdecfe89e0_22 .array/port v0x5bcdecfe89e0, 22;
v0x5bcdecfe89e0_23 .array/port v0x5bcdecfe89e0, 23;
v0x5bcdecfe89e0_24 .array/port v0x5bcdecfe89e0, 24;
v0x5bcdecfe89e0_25 .array/port v0x5bcdecfe89e0, 25;
E_0x5bcdecfc8ef0/6 .event edge, v0x5bcdecfe89e0_22, v0x5bcdecfe89e0_23, v0x5bcdecfe89e0_24, v0x5bcdecfe89e0_25;
v0x5bcdecfe89e0_26 .array/port v0x5bcdecfe89e0, 26;
v0x5bcdecfe89e0_27 .array/port v0x5bcdecfe89e0, 27;
v0x5bcdecfe89e0_28 .array/port v0x5bcdecfe89e0, 28;
v0x5bcdecfe89e0_29 .array/port v0x5bcdecfe89e0, 29;
E_0x5bcdecfc8ef0/7 .event edge, v0x5bcdecfe89e0_26, v0x5bcdecfe89e0_27, v0x5bcdecfe89e0_28, v0x5bcdecfe89e0_29;
v0x5bcdecfe89e0_30 .array/port v0x5bcdecfe89e0, 30;
v0x5bcdecfe89e0_31 .array/port v0x5bcdecfe89e0, 31;
E_0x5bcdecfc8ef0/8 .event edge, v0x5bcdecfe89e0_30, v0x5bcdecfe89e0_31, v0x5bcdecfe7f00_0, v0x5bcdecfe8f70_0;
E_0x5bcdecfc8ef0 .event/or E_0x5bcdecfc8ef0/0, E_0x5bcdecfc8ef0/1, E_0x5bcdecfc8ef0/2, E_0x5bcdecfc8ef0/3, E_0x5bcdecfc8ef0/4, E_0x5bcdecfc8ef0/5, E_0x5bcdecfc8ef0/6, E_0x5bcdecfc8ef0/7, E_0x5bcdecfc8ef0/8;
S_0x5bcdecfe90f0 .scope module, "immgen" "ImmGen" 2 76, 8 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5bcdecfcb4f0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5bcdecfcb530 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5bcdecfcb570 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5bcdecfcb5b0 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5bcdecfe9530_0 .var "immediate", 31 0;
v0x5bcdecfe9610_0 .net "instruction", 31 0, v0x5bcdecfe9ac0_0;  alias, 1 drivers
E_0x5bcdecfe94b0 .event edge, v0x5bcdecfe9610_0;
S_0x5bcdecfe9730 .scope module, "instructionmemory" "InstructionMemory" 2 77, 9 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5bcdecfe9ac0_0 .var "instruction", 31 0;
v0x5bcdecfe9bd0 .array "memory", 31 0, 31 0;
v0x5bcdecfea180_0 .net "readAddress", 31 0, v0x5bcdecfebac0_0;  alias, 1 drivers
v0x5bcdecfe9bd0_0 .array/port v0x5bcdecfe9bd0, 0;
v0x5bcdecfe9bd0_1 .array/port v0x5bcdecfe9bd0, 1;
v0x5bcdecfe9bd0_2 .array/port v0x5bcdecfe9bd0, 2;
E_0x5bcdecfe9950/0 .event edge, v0x5bcdecfe5fd0_0, v0x5bcdecfe9bd0_0, v0x5bcdecfe9bd0_1, v0x5bcdecfe9bd0_2;
v0x5bcdecfe9bd0_3 .array/port v0x5bcdecfe9bd0, 3;
v0x5bcdecfe9bd0_4 .array/port v0x5bcdecfe9bd0, 4;
v0x5bcdecfe9bd0_5 .array/port v0x5bcdecfe9bd0, 5;
v0x5bcdecfe9bd0_6 .array/port v0x5bcdecfe9bd0, 6;
E_0x5bcdecfe9950/1 .event edge, v0x5bcdecfe9bd0_3, v0x5bcdecfe9bd0_4, v0x5bcdecfe9bd0_5, v0x5bcdecfe9bd0_6;
v0x5bcdecfe9bd0_7 .array/port v0x5bcdecfe9bd0, 7;
v0x5bcdecfe9bd0_8 .array/port v0x5bcdecfe9bd0, 8;
v0x5bcdecfe9bd0_9 .array/port v0x5bcdecfe9bd0, 9;
v0x5bcdecfe9bd0_10 .array/port v0x5bcdecfe9bd0, 10;
E_0x5bcdecfe9950/2 .event edge, v0x5bcdecfe9bd0_7, v0x5bcdecfe9bd0_8, v0x5bcdecfe9bd0_9, v0x5bcdecfe9bd0_10;
v0x5bcdecfe9bd0_11 .array/port v0x5bcdecfe9bd0, 11;
v0x5bcdecfe9bd0_12 .array/port v0x5bcdecfe9bd0, 12;
v0x5bcdecfe9bd0_13 .array/port v0x5bcdecfe9bd0, 13;
v0x5bcdecfe9bd0_14 .array/port v0x5bcdecfe9bd0, 14;
E_0x5bcdecfe9950/3 .event edge, v0x5bcdecfe9bd0_11, v0x5bcdecfe9bd0_12, v0x5bcdecfe9bd0_13, v0x5bcdecfe9bd0_14;
v0x5bcdecfe9bd0_15 .array/port v0x5bcdecfe9bd0, 15;
v0x5bcdecfe9bd0_16 .array/port v0x5bcdecfe9bd0, 16;
v0x5bcdecfe9bd0_17 .array/port v0x5bcdecfe9bd0, 17;
v0x5bcdecfe9bd0_18 .array/port v0x5bcdecfe9bd0, 18;
E_0x5bcdecfe9950/4 .event edge, v0x5bcdecfe9bd0_15, v0x5bcdecfe9bd0_16, v0x5bcdecfe9bd0_17, v0x5bcdecfe9bd0_18;
v0x5bcdecfe9bd0_19 .array/port v0x5bcdecfe9bd0, 19;
v0x5bcdecfe9bd0_20 .array/port v0x5bcdecfe9bd0, 20;
v0x5bcdecfe9bd0_21 .array/port v0x5bcdecfe9bd0, 21;
v0x5bcdecfe9bd0_22 .array/port v0x5bcdecfe9bd0, 22;
E_0x5bcdecfe9950/5 .event edge, v0x5bcdecfe9bd0_19, v0x5bcdecfe9bd0_20, v0x5bcdecfe9bd0_21, v0x5bcdecfe9bd0_22;
v0x5bcdecfe9bd0_23 .array/port v0x5bcdecfe9bd0, 23;
v0x5bcdecfe9bd0_24 .array/port v0x5bcdecfe9bd0, 24;
v0x5bcdecfe9bd0_25 .array/port v0x5bcdecfe9bd0, 25;
v0x5bcdecfe9bd0_26 .array/port v0x5bcdecfe9bd0, 26;
E_0x5bcdecfe9950/6 .event edge, v0x5bcdecfe9bd0_23, v0x5bcdecfe9bd0_24, v0x5bcdecfe9bd0_25, v0x5bcdecfe9bd0_26;
v0x5bcdecfe9bd0_27 .array/port v0x5bcdecfe9bd0, 27;
v0x5bcdecfe9bd0_28 .array/port v0x5bcdecfe9bd0, 28;
v0x5bcdecfe9bd0_29 .array/port v0x5bcdecfe9bd0, 29;
v0x5bcdecfe9bd0_30 .array/port v0x5bcdecfe9bd0, 30;
E_0x5bcdecfe9950/7 .event edge, v0x5bcdecfe9bd0_27, v0x5bcdecfe9bd0_28, v0x5bcdecfe9bd0_29, v0x5bcdecfe9bd0_30;
v0x5bcdecfe9bd0_31 .array/port v0x5bcdecfe9bd0, 31;
E_0x5bcdecfe9950/8 .event edge, v0x5bcdecfe9bd0_31;
E_0x5bcdecfe9950 .event/or E_0x5bcdecfe9950/0, E_0x5bcdecfe9950/1, E_0x5bcdecfe9950/2, E_0x5bcdecfe9950/3, E_0x5bcdecfe9950/4, E_0x5bcdecfe9950/5, E_0x5bcdecfe9950/6, E_0x5bcdecfe9950/7, E_0x5bcdecfe9950/8;
S_0x5bcdecfea300 .scope module, "mux0" "Mux" 2 78, 10 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bcdecfea540_0 .net "Control", 0 0, v0x5bcdecfe7cd0_0;  alias, 1 drivers
v0x5bcdecfea630_0 .net "in0", 31 0, v0x5bcdecfec920_0;  alias, 1 drivers
v0x5bcdecfea700_0 .net "in1", 31 0, v0x5bcdecfe9530_0;  alias, 1 drivers
v0x5bcdecfea7d0_0 .var "out", 31 0;
E_0x5bcdecfea4e0 .event edge, v0x5bcdecfe7cd0_0, v0x5bcdecfe6600_0, v0x5bcdecfe8f70_0;
S_0x5bcdecfea900 .scope module, "mux1" "Mux" 2 79, 10 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bcdecfeabd0_0 .net "Control", 0 0, L_0x5bcdecfeed20;  1 drivers
v0x5bcdecfeacb0_0 .net "in0", 31 0, L_0x5bcdecfeec80;  alias, 1 drivers
v0x5bcdecfeada0_0 .net "in1", 31 0, L_0x5bcdecffedf0;  alias, 1 drivers
v0x5bcdecfeaea0_0 .var "out", 31 0;
E_0x5bcdecfeab50 .event edge, v0x5bcdecfeabd0_0, v0x5bcdecfe66c0_0, v0x5bcdecfe61b0_0;
S_0x5bcdecfeaff0 .scope module, "mux2" "Mux" 2 80, 10 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bcdecfeb2c0_0 .net "Control", 0 0, v0x5bcdecfe8010_0;  alias, 1 drivers
v0x5bcdecfeb3b0_0 .net "in0", 31 0, v0x5bcdecfe6e80_0;  alias, 1 drivers
v0x5bcdecfeb4a0_0 .net "in1", 31 0, v0x5bcdecfe8e40_0;  alias, 1 drivers
v0x5bcdecfeb570_0 .var "out", 31 0;
E_0x5bcdecfeb240 .event edge, v0x5bcdecfe8010_0, v0x5bcdecfe8e40_0, v0x5bcdecfe6e80_0;
S_0x5bcdecfeb6e0 .scope module, "pc" "PC" 2 81, 11 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5bcdecfeb9b0_0 .net "PCIn", 31 0, v0x5bcdecfeaea0_0;  alias, 1 drivers
v0x5bcdecfebac0_0 .var "PCOut", 31 0;
v0x5bcdecfebb60_0 .net "clk", 0 0, v0x5bcdecfeea80_0;  alias, 1 drivers
v0x5bcdecfebc30_0 .net "reset", 0 0, v0x5bcdecfeeb70_0;  alias, 1 drivers
E_0x5bcdecfeb930 .event posedge, v0x5bcdecfebb60_0;
S_0x5bcdecfebda0 .scope module, "registers" "Registers" 2 82, 12 1 0, S_0x5bcdecfe5b60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5bcdecfec240_0 .net "RegWrite", 0 0, v0x5bcdecfe80d0_0;  alias, 1 drivers
L_0x7de0c8156060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcdecfec2e0_0 .net *"_ivl_10", 1 0, L_0x7de0c8156060;  1 drivers
v0x5bcdecfec3a0_0 .net *"_ivl_14", 31 0, L_0x5bcdecfff240;  1 drivers
v0x5bcdecfec490_0 .net *"_ivl_16", 6 0, L_0x5bcdecfff2e0;  1 drivers
L_0x7de0c81560a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcdecfec570_0 .net *"_ivl_19", 1 0, L_0x7de0c81560a8;  1 drivers
v0x5bcdecfec6a0_0 .net *"_ivl_5", 31 0, L_0x5bcdecfff060;  1 drivers
v0x5bcdecfec780_0 .net *"_ivl_7", 6 0, L_0x5bcdecfff100;  1 drivers
v0x5bcdecfec860_0 .var "readData1", 31 0;
v0x5bcdecfec920_0 .var "readData2", 31 0;
v0x5bcdecfec9c0_0 .net "readReg1", 4 0, L_0x5bcdecfff420;  1 drivers
v0x5bcdecfecaa0_0 .net "readReg2", 4 0, L_0x5bcdecfff510;  1 drivers
v0x5bcdecfecb80 .array "registers", 31 0, 31 0;
v0x5bcdecfed150_0 .net "writeData", 31 0, v0x5bcdecfeb570_0;  alias, 1 drivers
v0x5bcdecfed210_0 .net "writeReg", 4 0, L_0x5bcdecfff600;  1 drivers
E_0x5bcdecfec070 .event edge, v0x5bcdecfe80d0_0, v0x5bcdecfeb570_0, v0x5bcdecfed210_0;
E_0x5bcdecfec0f0 .event edge, L_0x5bcdecfff240, v0x5bcdecfecaa0_0;
E_0x5bcdecfec150 .event edge, L_0x5bcdecfff060, v0x5bcdecfec9c0_0;
v0x5bcdecfecb80_0 .array/port v0x5bcdecfecb80, 0;
E_0x5bcdecfec1b0 .event edge, v0x5bcdecfecb80_0;
L_0x5bcdecfff060 .array/port v0x5bcdecfecb80, L_0x5bcdecfff100;
L_0x5bcdecfff100 .concat [ 5 2 0 0], L_0x5bcdecfff420, L_0x7de0c8156060;
L_0x5bcdecfff240 .array/port v0x5bcdecfecb80, L_0x5bcdecfff2e0;
L_0x5bcdecfff2e0 .concat [ 5 2 0 0], L_0x5bcdecfff510, L_0x7de0c81560a8;
    .scope S_0x5bcdecfe6800;
T_0 ;
    %wait E_0x5bcdecf838d0;
    %load/vec4 v0x5bcdecfe6d80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %add;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %add;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %add;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %and;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %or;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %ix/getv 4, v0x5bcdecfe7050_0;
    %shiftl 4;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5bcdecfe6f60_0;
    %load/vec4 v0x5bcdecfe7050_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5bcdecfe6e80_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcdecfe6e80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5bcdecfe7130_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5bcdecfe72e0;
T_1 ;
    %wait E_0x5bcdecf6cd50;
    %load/vec4 v0x5bcdecfe7650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5bcdecfe7710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcdecfe7570_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5bcdecfe7880;
T_2 ;
    %wait E_0x5bcdecfc9060;
    %load/vec4 v0x5bcdecfe8190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfe7d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe8010_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bcdecfe7bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe7cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe80d0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5bcdecfe83c0;
T_3 ;
    %wait E_0x5bcdecfc8ef0;
    %load/vec4 v0x5bcdecfe8720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5bcdecfe88e0_0;
    %load/vec4a v0x5bcdecfe89e0, 4;
    %store/vec4 v0x5bcdecfe8e40_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bcdecfe8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5bcdecfe8f70_0;
    %ix/getv 4, v0x5bcdecfe88e0_0;
    %store/vec4a v0x5bcdecfe89e0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5bcdecfe90f0;
T_4 ;
    %wait E_0x5bcdecfe94b0;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe9530_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bcdecfe9530_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bcdecfe9530_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bcdecfe9530_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcdecfe9610_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfe9530_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bcdecfe9730;
T_5 ;
    %wait E_0x5bcdecfe9950;
    %load/vec4 v0x5bcdecfea180_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5bcdecfe9bd0, 4;
    %store/vec4 v0x5bcdecfe9ac0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bcdecfea300;
T_6 ;
    %wait E_0x5bcdecfea4e0;
    %load/vec4 v0x5bcdecfea540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5bcdecfea700_0;
    %store/vec4 v0x5bcdecfea7d0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bcdecfea630_0;
    %store/vec4 v0x5bcdecfea7d0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5bcdecfea900;
T_7 ;
    %wait E_0x5bcdecfeab50;
    %load/vec4 v0x5bcdecfeabd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5bcdecfeada0_0;
    %store/vec4 v0x5bcdecfeaea0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bcdecfeacb0_0;
    %store/vec4 v0x5bcdecfeaea0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5bcdecfeaff0;
T_8 ;
    %wait E_0x5bcdecfeb240;
    %load/vec4 v0x5bcdecfeb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5bcdecfeb4a0_0;
    %store/vec4 v0x5bcdecfeb570_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5bcdecfeb3b0_0;
    %store/vec4 v0x5bcdecfeb570_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bcdecfeb6e0;
T_9 ;
    %wait E_0x5bcdecfeb930;
    %load/vec4 v0x5bcdecfebc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfebac0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5bcdecfeb9b0_0;
    %store/vec4 v0x5bcdecfebac0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bcdecfebda0;
T_10 ;
    %wait E_0x5bcdecfec1b0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bcdecfecb80, 4, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5bcdecfebda0;
T_11 ;
    %wait E_0x5bcdecfec150;
    %load/vec4 v0x5bcdecfec9c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bcdecfecb80, 4;
    %store/vec4 v0x5bcdecfec860_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5bcdecfebda0;
T_12 ;
    %wait E_0x5bcdecfec0f0;
    %load/vec4 v0x5bcdecfecaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bcdecfecb80, 4;
    %store/vec4 v0x5bcdecfec920_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5bcdecfebda0;
T_13 ;
    %wait E_0x5bcdecfec070;
    %load/vec4 v0x5bcdecfec240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5bcdecfed150_0;
    %load/vec4 v0x5bcdecfed210_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5bcdecfecb80, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5bcdecf86b20;
T_14 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5bcdecfe89e0 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5bcdecfe9bd0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5bcdecfecb80 {0 0 0};
    %fork t_1, S_0x5bcdecf86cb0;
    %jmp t_0;
    .scope S_0x5bcdecf86cb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfcb160_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5bcdecfcb160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x5bcdecfcb160_0, &A<v0x5bcdecfe89e0, v0x5bcdecfcb160_0 > {0 0 0};
    %load/vec4 v0x5bcdecfcb160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcdecfcb160_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5bcdecf86b20;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_0x5bcdecfe4fb0;
    %jmp t_2;
    .scope S_0x5bcdecfe4fb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe51b0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5bcdecfe51b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v0x5bcdecfe51b0_0, &A<v0x5bcdecfe9bd0, v0x5bcdecfe51b0_0 > {0 0 0};
    %load/vec4 v0x5bcdecfe51b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcdecfe51b0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5bcdecf86b20;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_0x5bcdecfe5290;
    %jmp t_4;
    .scope S_0x5bcdecfe5290;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe5470_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5bcdecfe5470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v0x5bcdecfe5470_0, &A<v0x5bcdecfecb80, v0x5bcdecfe5470_0 > {0 0 0};
    %load/vec4 v0x5bcdecfe5470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcdecfe5470_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5bcdecf86b20;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %vpi_call 2 25 "$display", "Program Counter = %2d", v0x5bcdecfebac0_0 {0 0 0};
    %vpi_call 2 26 "$display", "Instruction = %h", v0x5bcdecfe9ac0_0 {0 0 0};
    %vpi_call 2 27 "$display" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5bcdecf86b20;
T_15 ;
    %wait E_0x5bcdecfe94b0;
    %fork t_7, S_0x5bcdecfe5550;
    %jmp t_6;
    .scope S_0x5bcdecfe5550;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe5730_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x5bcdecfe5730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 2 32 "$display", "DataMemory [%2d] = %d", v0x5bcdecfe5730_0, &A<v0x5bcdecfe89e0, v0x5bcdecfe5730_0 > {0 0 0};
    %load/vec4 v0x5bcdecfe5730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcdecfe5730_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0x5bcdecf86b20;
t_6 %join;
    %vpi_call 2 34 "$display" {0 0 0};
    %fork t_9, S_0x5bcdecfe5830;
    %jmp t_8;
    .scope S_0x5bcdecfe5830;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcdecfe5a60_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5bcdecfe5a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %vpi_call 2 36 "$display", "Register [%2d] = %d", v0x5bcdecfe5a60_0, &A<v0x5bcdecfecb80, v0x5bcdecfe5a60_0 > {0 0 0};
    %load/vec4 v0x5bcdecfe5a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcdecfe5a60_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x5bcdecf86b20;
t_8 %join;
    %vpi_call 2 38 "$display" {0 0 0};
    %vpi_call 2 39 "$display", "Program Counter = %2d", v0x5bcdecfebac0_0 {0 0 0};
    %vpi_call 2 40 "$display", "Instruction = %h", v0x5bcdecfe9ac0_0 {0 0 0};
    %vpi_call 2 41 "$display" {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5bcdecf86b20;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfeea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcdecfeeb70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcdecfeeb70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5bcdecf86b20;
T_17 ;
    %delay 10, 0;
    %load/vec4 v0x5bcdecfeea80_0;
    %inv;
    %store/vec4 v0x5bcdecfeea80_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
