#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 19 02:46:30 2021
# Process ID: 10908
# Current directory: /home/tianyi/capstone/capstone.runs/impl_1
# Command line: vivado -log capstone_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source capstone_wrapper.tcl -notrace
# Log file: /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper.vdi
# Journal file: /home/tianyi/capstone/capstone.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source capstone_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.195 ; gain = 0.000 ; free physical = 56691 ; free virtual = 57985
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1453.945 ; gain = 96.750 ; free physical = 56614 ; free virtual = 57908
Command: link_design -top capstone_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/capstone_smartconnect_0_0.dcp' for cell 'capstone_i/PS_to_PL'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/capstone_debug_bridge_0_0.dcp' for cell 'capstone_i/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axistream_packetfilt_0_0/capstone_axistream_packetfilt_0_0.dcp' for cell 'capstone_i/ffshark'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_input_0_0/capstone_input_0_0.dcp' for cell 'capstone_i/input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axi_fifo_mm_s_0_0/capstone_axi_fifo_mm_s_0_0.dcp' for cell 'capstone_i/packet_output'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.dcp' for cell 'capstone_i/ps'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/capstone_system_ila_0_0.dcp' for cell 'capstone_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/bd_43ca_axi_jtag_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/bd_43ca_bsip_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/bsip'
INFO: [Netlist 29-17] Analyzing 1108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: capstone_i/system_ila_0/inst/ila_lib UUID: adbe67dd-9108-5b59-9df8-f2fa2305d2e5 
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2973.180 ; gain = 176.062 ; free physical = 54667 ; free virtual = 55971
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54665 ; free virtual = 55969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3101.242 ; gain = 1647.297 ; free physical = 54665 ; free virtual = 55969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54678 ; free virtual = 55982

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7dd4cab5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54658 ; free virtual = 55962

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e1797b0c41afead3".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54696 ; free virtual = 56001
Phase 1 Generate And Synthesize Debug Cores | Checksum: 156909ce8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54696 ; free virtual = 56001

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 767 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14ca05811

Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54715 ; free virtual = 56020
INFO: [Opt 31-389] Phase Retarget created 824 cells and removed 1133 cells
INFO: [Opt 31-1021] In phase Retarget, 265 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 98 load pin(s).
Phase 3 Constant propagation | Checksum: 1bceef92e

Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54710 ; free virtual = 56016
INFO: [Opt 31-389] Phase Constant propagation created 1818 cells and removed 6005 cells
INFO: [Opt 31-1021] In phase Constant propagation, 297 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12d86a564

Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54709 ; free virtual = 56014
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1834 cells
INFO: [Opt 31-1021] In phase Sweep, 2689 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: f5c7ee94

Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54715 ; free virtual = 56020
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: d1cbee9c

Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54708 ; free virtual = 56013
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 4a54a86b

Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54713 ; free virtual = 56018
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             824  |            1133  |                                            265  |
|  Constant propagation         |            1818  |            6005  |                                            297  |
|  Sweep                        |               0  |            1834  |                                           2689  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54709 ; free virtual = 56014
Ending Logic Optimization Task | Checksum: 104e8305c

Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3101.242 ; gain = 0.000 ; free physical = 54708 ; free virtual = 56014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.505 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 114
Ending PowerOpt Patch Enables Task | Checksum: ae9a4e25

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53598 ; free virtual = 54903
Ending Power Optimization Task | Checksum: ae9a4e25

Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 4739.457 ; gain = 1638.215 ; free physical = 53615 ; free virtual = 54920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ae9a4e25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53615 ; free virtual = 54920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53615 ; free virtual = 54920
Ending Netlist Obfuscation Task | Checksum: da7bad1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53615 ; free virtual = 54921
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:03:02 . Memory (MB): peak = 4739.457 ; gain = 1638.215 ; free physical = 53616 ; free virtual = 54921
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53616 ; free virtual = 54921
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53617 ; free virtual = 54922
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53652 ; free virtual = 54958
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
Command: report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53647 ; free virtual = 54953
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53726 ; free virtual = 55034
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0739b258

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53728 ; free virtual = 55036
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53729 ; free virtual = 55037

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ac0d1fc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53693 ; free virtual = 55001

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 186926413

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53510 ; free virtual = 54820

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 186926413

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53508 ; free virtual = 54818
Phase 1 Placer Initialization | Checksum: 186926413

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53503 ; free virtual = 54812

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10b434f19

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 53180 ; free virtual = 54490

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 56890 ; free virtual = 58200

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b41d8124

Time (s): cpu = 00:01:53 ; elapsed = 00:00:58 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 56890 ; free virtual = 58200
Phase 2 Global Placement | Checksum: 143bc0698

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58923 ; free virtual = 60225

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 143bc0698

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58923 ; free virtual = 60225

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1849c23c3

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58917 ; free virtual = 60219

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15523d0f8

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58916 ; free virtual = 60218

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 18b208e7a

Time (s): cpu = 00:02:08 ; elapsed = 00:01:06 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58899 ; free virtual = 60201

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 104fc2f86

Time (s): cpu = 00:02:08 ; elapsed = 00:01:07 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58897 ; free virtual = 60199

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1ac4bee0f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:08 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58841 ; free virtual = 60142

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 11f776a78

Time (s): cpu = 00:02:17 ; elapsed = 00:01:10 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58876 ; free virtual = 60178

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18eb80807

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58876 ; free virtual = 60177

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 190fed16f

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58883 ; free virtual = 60185
Phase 3 Detail Placement | Checksum: 190fed16f

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58883 ; free virtual = 60185

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1709ce316

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1709ce316

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58889 ; free virtual = 60191
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.531. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 174fd046b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58891 ; free virtual = 60192
Phase 4.1 Post Commit Optimization | Checksum: 174fd046b

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58891 ; free virtual = 60193

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 174fd046b

Time (s): cpu = 00:02:36 ; elapsed = 00:01:18 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58911 ; free virtual = 60213
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58858 ; free virtual = 60160

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a3c3b6a5

Time (s): cpu = 00:02:51 ; elapsed = 00:01:34 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58858 ; free virtual = 60160

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58858 ; free virtual = 60160
Phase 4.4 Final Placement Cleanup | Checksum: 1b1ff6f77

Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58858 ; free virtual = 60160
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1ff6f77

Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58858 ; free virtual = 60160
Ending Placer Task | Checksum: 13c6f42ca

Time (s): cpu = 00:02:52 ; elapsed = 00:01:34 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58997 ; free virtual = 60298
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:41 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58997 ; free virtual = 60298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58997 ; free virtual = 60298
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58992 ; free virtual = 60294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58995 ; free virtual = 60296
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58998 ; free virtual = 60300
INFO: [runtcl-4] Executing : report_io -file capstone_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.60 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 58956 ; free virtual = 60257
INFO: [runtcl-4] Executing : report_utilization -file capstone_wrapper_utilization_placed.rpt -pb capstone_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file capstone_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4739.457 ; gain = 0.000 ; free physical = 59001 ; free virtual = 60303
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a1d3a347 ConstDB: 0 ShapeSum: 6bd4ed49 RouteDB: 2ec6b23a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7d5006d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 4923.473 ; gain = 184.016 ; free physical = 58658 ; free virtual = 59959
Post Restoration Checksum: NetGraph: 68c3fa9d NumContArr: 2f156d58 Constraints: 8fa14a2b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1277ab220

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 4923.473 ; gain = 184.016 ; free physical = 58626 ; free virtual = 59928

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1277ab220

Time (s): cpu = 00:02:02 ; elapsed = 00:01:31 . Memory (MB): peak = 4992.953 ; gain = 253.496 ; free physical = 58543 ; free virtual = 59844

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1277ab220

Time (s): cpu = 00:02:02 ; elapsed = 00:01:32 . Memory (MB): peak = 4992.953 ; gain = 253.496 ; free physical = 58543 ; free virtual = 59844

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 22913a01a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:35 . Memory (MB): peak = 5063.422 ; gain = 323.965 ; free physical = 58513 ; free virtual = 59814

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2e5d25442

Time (s): cpu = 00:02:19 ; elapsed = 00:01:38 . Memory (MB): peak = 5063.422 ; gain = 323.965 ; free physical = 58528 ; free virtual = 59830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.688  | TNS=0.000  | WHS=-0.067 | THS=-1.783 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 301b85971

Time (s): cpu = 00:02:37 ; elapsed = 00:01:43 . Memory (MB): peak = 5063.422 ; gain = 323.965 ; free physical = 58512 ; free virtual = 59814
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.688  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 29065fac3

Time (s): cpu = 00:02:37 ; elapsed = 00:01:43 . Memory (MB): peak = 5063.422 ; gain = 323.965 ; free physical = 58512 ; free virtual = 59814
Phase 2 Router Initialization | Checksum: 2f04f5fcf

Time (s): cpu = 00:02:37 ; elapsed = 00:01:43 . Memory (MB): peak = 5063.422 ; gain = 323.965 ; free physical = 58512 ; free virtual = 59813

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 244e0cd45

Time (s): cpu = 00:03:03 ; elapsed = 00:01:54 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58478 ; free virtual = 59780

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4007
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.328  | TNS=0.000  | WHS=-0.016 | THS=-0.016 |

Phase 4.1 Global Iteration 0 | Checksum: 1d1f93247

Time (s): cpu = 00:04:04 ; elapsed = 00:02:20 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58493 ; free virtual = 59794

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c302f863

Time (s): cpu = 00:04:07 ; elapsed = 00:02:22 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58492 ; free virtual = 59794
Phase 4 Rip-up And Reroute | Checksum: 1c302f863

Time (s): cpu = 00:04:07 ; elapsed = 00:02:22 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58492 ; free virtual = 59794

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 244068ba0

Time (s): cpu = 00:04:14 ; elapsed = 00:02:24 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58499 ; free virtual = 59801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 266a1ea71

Time (s): cpu = 00:04:14 ; elapsed = 00:02:24 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58499 ; free virtual = 59801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 266a1ea71

Time (s): cpu = 00:04:14 ; elapsed = 00:02:24 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58499 ; free virtual = 59801
Phase 5 Delay and Skew Optimization | Checksum: 266a1ea71

Time (s): cpu = 00:04:14 ; elapsed = 00:02:25 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58499 ; free virtual = 59801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21ad91ae3

Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58498 ; free virtual = 59800
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23dae5401

Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58498 ; free virtual = 59800
Phase 6 Post Hold Fix | Checksum: 23dae5401

Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58498 ; free virtual = 59800

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.576461 %
  Global Horizontal Routing Utilization  = 0.504995 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23dae5401

Time (s): cpu = 00:04:21 ; elapsed = 00:02:27 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58492 ; free virtual = 59793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23dae5401

Time (s): cpu = 00:04:21 ; elapsed = 00:02:27 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58492 ; free virtual = 59793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23dae5401

Time (s): cpu = 00:04:22 ; elapsed = 00:02:29 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58491 ; free virtual = 59793

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.328  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23dae5401

Time (s): cpu = 00:04:23 ; elapsed = 00:02:29 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58492 ; free virtual = 59793
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:23 ; elapsed = 00:02:29 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58604 ; free virtual = 59906

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:32 ; elapsed = 00:02:37 . Memory (MB): peak = 5077.992 ; gain = 338.535 ; free physical = 58604 ; free virtual = 59906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5077.992 ; gain = 0.000 ; free physical = 58606 ; free virtual = 59907
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5077.992 ; gain = 0.000 ; free physical = 58599 ; free virtual = 59900
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5077.992 ; gain = 0.000 ; free physical = 58597 ; free virtual = 59898
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5077.992 ; gain = 0.000 ; free physical = 58606 ; free virtual = 59908
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
Command: report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5166.035 ; gain = 88.043 ; free physical = 58598 ; free virtual = 59899
INFO: [runtcl-4] Executing : report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 5166.035 ; gain = 0.000 ; free physical = 58535 ; free virtual = 59836
INFO: [runtcl-4] Executing : report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
Command: report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5166.035 ; gain = 0.000 ; free physical = 58495 ; free virtual = 59797
INFO: [runtcl-4] Executing : report_route_status -file capstone_wrapper_route_status.rpt -pb capstone_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file capstone_wrapper_timing_summary_routed.rpt -pb capstone_wrapper_timing_summary_routed.pb -rpx capstone_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file capstone_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file capstone_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5166.035 ; gain = 0.000 ; free physical = 58492 ; free virtual = 59793
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file capstone_wrapper_bus_skew_routed.rpt -pb capstone_wrapper_bus_skew_routed.pb -rpx capstone_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 19 02:56:39 2021...
