Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jul 16 18:25:40 2023
| Host         : Lipe_Lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           26 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |      Enable Signal      |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------+-----------------------------------------+------------------+----------------+
|  codificador_min/bar_reg[5]_i_2_n_0      |                         | codificador_min/bar_reg[5]_i_3__1_n_0   |                1 |              1 |
|  codificador_seg_0/bar_reg[5]_i_2__0_n_0 |                         | codificador_seg_0/bar_reg[5]_i_3_n_0    |                1 |              1 |
|  codificador_seg_1/bar_reg[5]_i_2__1_n_0 |                         | codificador_seg_1/bar_reg[5]_i_3__0_n_0 |                1 |              1 |
|  stop_IBUF_BUFG                          |                         | start_IBUF                              |                1 |              1 |
|  codificador_min/bar_reg[5]_i_2_n_0      |                         | codificador_min/bar_reg[4]_i_2_n_0      |                1 |              2 |
|  codificador_seg_0/bar_reg[5]_i_2__0_n_0 |                         | codificador_seg_0/bar_reg[4]_i_2__0_n_0 |                1 |              2 |
|  codificador_seg_1/bar_reg[5]_i_2__1_n_0 |                         | codificador_seg_1/bar_reg[4]_i_2__1_n_0 |                1 |              2 |
|  codificador_min/bar_reg[6]_i_2__0_n_0   |                         | codificador_min/bar_reg[6]_i_3__0_n_0   |                1 |              4 |
|  codificador_seg_0/bar_reg[6]_i_2_n_0    |                         | codificador_seg_0/bar_reg[6]_i_3_n_0    |                1 |              4 |
|  codificador_seg_1/bar_reg[6]_i_2__1_n_0 |                         | codificador_seg_1/bar_reg[6]_i_3__1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                           |                         |                                         |                4 |              6 |
|  clk_IBUF_BUFG                           | segm[6]_i_1_n_0         |                                         |                2 |              7 |
|  divisor_clock/CLK                       | s_ativo                 | reset_IBUF                              |                3 |             11 |
|  clk_IBUF_BUFG                           |                         | divisor_clock/c                         |                8 |             31 |
|  clk_IBUF_BUFG                           | counter_sel[31]_i_2_n_0 | counter_sel[31]_i_1_n_0                 |                8 |             31 |
|  clk_IBUF_BUFG                           |                         | counter_clk[0]_i_1_n_0                  |                8 |             32 |
+------------------------------------------+-------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     3 |
| 4      |                     3 |
| 6      |                     1 |
| 7      |                     1 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


