{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651341547841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341547842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 20:59:07 2022 " "Processing started: Sat Apr 30 20:59:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341547842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341547842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341547843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651341549106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651341549106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment05parta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file experiment05parta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Experiment05PartA-behavioural " "Found design unit 1: Experiment05PartA-behavioural" {  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Experiment05PartA " "Found entity 1: Experiment05PartA" {  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hextobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEXtoBCD-model " "Found design unit 1: HEXtoBCD-model" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566765 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEXtoBCD " "Found entity 1: HEXtoBCD" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-model " "Found design unit 1: BCDto7Seg-model" {  } { { "BCDto7Seg.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/BCDto7Seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566771 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7Seg.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/BCDto7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finalproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FinalProject-model " "Found design unit 1: FinalProject-model" {  } { { "FinalProject.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566777 ""} { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer90-behaviour " "Found design unit 1: Timer90-behaviour" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer90 " "Found entity 1: Timer90" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finitestatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file finitestatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiniteStateMachine-model " "Found design unit 1: FiniteStateMachine-model" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566788 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiniteStateMachine " "Found entity 1: FiniteStateMachine" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter60-behaviour " "Found design unit 1: Counter60-behaviour" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter60 " "Found entity 1: Counter60" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341566793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651341566958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiniteStateMachine FiniteStateMachine:FSM " "Elaborating entity \"FiniteStateMachine\" for hierarchy \"FiniteStateMachine:FSM\"" {  } { { "FinalProject.vhd" "FSM" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341566961 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(51) " "VHDL Process Statement warning at FiniteStateMachine.vhd(51): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566994 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(55) " "VHDL Process Statement warning at FiniteStateMachine.vhd(55): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566994 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(59) " "VHDL Process Statement warning at FiniteStateMachine.vhd(59): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566994 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(63) " "VHDL Process Statement warning at FiniteStateMachine.vhd(63): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566994 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(67) " "VHDL Process Statement warning at FiniteStateMachine.vhd(67): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(71) " "VHDL Process Statement warning at FiniteStateMachine.vhd(71): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(76) " "VHDL Process Statement warning at FiniteStateMachine.vhd(76): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(80) " "VHDL Process Statement warning at FiniteStateMachine.vhd(80): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(84) " "VHDL Process Statement warning at FiniteStateMachine.vhd(84): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(88) " "VHDL Process Statement warning at FiniteStateMachine.vhd(88): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(92) " "VHDL Process Statement warning at FiniteStateMachine.vhd(92): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(96) " "VHDL Process Statement warning at FiniteStateMachine.vhd(96): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count60 FiniteStateMachine.vhd(100) " "VHDL Process Statement warning at FiniteStateMachine.vhd(100): signal \"count60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Nst FiniteStateMachine.vhd(47) " "VHDL Process Statement warning at FiniteStateMachine.vhd(47): inferring latch(es) for signal or variable \"Nst\", which holds its previous value in one or more paths through the process" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S12 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S12\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S11 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S11\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566995 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S10 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S10\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S9 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S9\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S8 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S8\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S7 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S7\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S6 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S6\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S5 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S5\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S4 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S4\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S3 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S3\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S2 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S2\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S1 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S1\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Nst.S0 FiniteStateMachine.vhd(47) " "Inferred latch for \"Nst.S0\" at FiniteStateMachine.vhd(47)" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341566996 "|FinalProject|FiniteStateMachine:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Experiment05PartA FiniteStateMachine:FSM\|Experiment05PartA:Clock " "Elaborating entity \"Experiment05PartA\" for hierarchy \"FiniteStateMachine:FSM\|Experiment05PartA:Clock\"" {  } { { "FiniteStateMachine.vhd" "Clock" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341566997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter60 FiniteStateMachine:FSM\|Counter60:C60 " "Elaborating entity \"Counter60\" for hierarchy \"FiniteStateMachine:FSM\|Counter60:C60\"" {  } { { "FiniteStateMachine.vhd" "C60" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341567000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout Counter60.vhd(25) " "VHDL Process Statement warning at Counter60.vhd(25): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341567001 "|FinalProject|FiniteStateMachine:FSM|Counter60:C60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer90 Timer90:Timer " "Elaborating entity \"Timer90\" for hierarchy \"Timer90:Timer\"" {  } { { "FinalProject.vhd" "Timer" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341567003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout Timer90.vhd(25) " "VHDL Process Statement warning at Timer90.vhd(25): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651341567004 "|FinalProject|Timer90:Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXtoBCD HEXtoBCD:HEX0Conv " "Elaborating entity \"HEXtoBCD\" for hierarchy \"HEXtoBCD:HEX0Conv\"" {  } { { "FinalProject.vhd" "HEX0Conv" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341567006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:HEX0 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:HEX0\"" {  } { { "FinalProject.vhd" "HEX0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341567008 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Mod0\"" {  } { { "HEXtoBCD.vhd" "Mod0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341567901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Div0\"" {  } { { "HEXtoBCD.vhd" "Div0" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341567901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HEXtoBCD:HEX0Conv\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HEXtoBCD:HEX0Conv\|Mod1\"" {  } { { "HEXtoBCD.vhd" "Mod1" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341567901 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651341567901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341568116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568116 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341568116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341568789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341568789 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341568789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341568985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341568985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651341569154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341569154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\"" {  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341569174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1 " "Instantiated megafunction \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341569174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341569174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341569174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341569174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651341569174 ""}  } { { "HEXtoBCD.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/HEXtoBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651341569174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S6_441 " "Latch FiniteStateMachine:FSM\|Nst.S6_441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569902 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S7_427 " "Latch FiniteStateMachine:FSM\|Nst.S7_427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569902 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S8_413 " "Latch FiniteStateMachine:FSM\|Nst.S8_413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569902 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S9_399 " "Latch FiniteStateMachine:FSM\|Nst.S9_399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S9 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S9" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S10_385 " "Latch FiniteStateMachine:FSM\|Nst.S10_385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S9 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S9" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S11_371 " "Latch FiniteStateMachine:FSM\|Nst.S11_371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S5_455 " "Latch FiniteStateMachine:FSM\|Nst.S5_455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S12_357 " "Latch FiniteStateMachine:FSM\|Nst.S12_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S12 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S12" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S0_525 " "Latch FiniteStateMachine:FSM\|Nst.S0_525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Pst.S12 " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Pst.S12" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S1_511 " "Latch FiniteStateMachine:FSM\|Nst.S1_511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S2_497 " "Latch FiniteStateMachine:FSM\|Nst.S2_497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S3_483 " "Latch FiniteStateMachine:FSM\|Nst.S3_483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FiniteStateMachine:FSM\|Nst.S4_469 " "Latch FiniteStateMachine:FSM\|Nst.S4_469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\] " "Ports D and ENA on the latch are fed by the same signal FiniteStateMachine:FSM\|Counter60:C60\|CNT\[5\]" {  } { { "Counter60.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Counter60.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651341569903 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651341569903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651341570338 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[1\] High " "Register Timer90:Timer\|CNT\[1\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341570482 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[6\] High " "Register Timer90:Timer\|CNT\[6\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341570482 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[4\] High " "Register Timer90:Timer\|CNT\[4\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341570482 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Timer90:Timer\|CNT\[3\] High " "Register Timer90:Timer\|CNT\[3\] will power up to High" {  } { { "Timer90.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Timer90.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651341570482 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1651341570482 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_20~18 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_20~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341570857 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_23~26 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod0\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_23~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341570857 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~12 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~12" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341570857 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Div0\|lpm_divide_fbo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~12\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~12" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/db/alt_u_div_she.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341570857 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_24~0 " "Logic cell \"HEXtoBCD:HEX0Conv\|lpm_divide:Mod1\|lpm_divide_25o:auto_generated\|abs_divider_4dg:divider\|alt_u_div_ske:divider\|op_24~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651341570857 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651341570857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651341571157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651341571157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651341571299 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651341571299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651341571299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651341571299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341571350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 20:59:31 2022 " "Processing ended: Sat Apr 30 20:59:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341571350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341571350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341571350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651341571350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651341573750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341573751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 20:59:32 2022 " "Processing started: Sat Apr 30 20:59:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341573751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651341573751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651341573752 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651341574080 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1651341574081 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1651341574081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651341574249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651341574250 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651341574272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651341574324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651341574324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651341575007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651341575023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651341575359 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651341575359 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651341575363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651341575363 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651341575365 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651341575365 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651341575365 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651341575365 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651341575366 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651341576696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651341576697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651341576697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651341576702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651341576703 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651341576704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651341576737 ""}  } { { "FinalProject.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FinalProject.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651341576737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiniteStateMachine:FSM\|Selector10~3  " "Automatically promoted node FiniteStateMachine:FSM\|Selector10~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651341576737 ""}  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651341576737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "Automatically promoted node FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651341576738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FiniteStateMachine:FSM\|Pst.S9 " "Destination node FiniteStateMachine:FSM\|Pst.S9" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651341576738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FiniteStateMachine:FSM\|Pst.S12 " "Destination node FiniteStateMachine:FSM\|Pst.S12" {  } { { "FiniteStateMachine.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/FiniteStateMachine.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651341576738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651341576738 ""}  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651341576738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "Automatically promoted node Timer90:Timer\|Experiment05PartA:Clock\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651341576738 ""}  } { { "Experiment05PartA.vhd" "" { Text "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/Experiment05PartA.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651341576738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651341577309 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651341577310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651341577310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651341577311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651341577312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651341577312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651341577312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651341577313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651341577313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651341577314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651341577314 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "En " "Node \"En\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "En" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1651341577439 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1651341577439 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651341577439 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651341577450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651341580854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651341580992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651341581021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651341583716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651341583716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651341584457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651341586611 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651341586611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651341588429 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651341588429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651341588433 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651341588718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651341588733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651341589593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651341589593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651341590512 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651341591852 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651341592444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/emans/OneDrive/Documents/CMPE 470L/Final Project/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651341592552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5375 " "Peak virtual memory: 5375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341593717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 20:59:53 2022 " "Processing ended: Sat Apr 30 20:59:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341593717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341593717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341593717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651341593717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651341595681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341595682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 20:59:55 2022 " "Processing started: Sat Apr 30 20:59:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341595682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651341595682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651341595682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651341596500 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651341599686 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651341599874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341601307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 21:00:01 2022 " "Processing ended: Sat Apr 30 21:00:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341601307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341601307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341601307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651341601307 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651341602012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651341603675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651341603677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 21:00:02 2022 " "Processing started: Sat Apr 30 21:00:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651341603677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341603677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341603677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651341604178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651341604581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651341604581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341604636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341604636 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651341604955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651341604998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341604999 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timer90:Timer\|Experiment05PartA:Clock\|clkout Timer90:Timer\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name Timer90:Timer\|Experiment05PartA:Clock\|clkout Timer90:Timer\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341605003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341605003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341605003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " "create_clock -period 1.000 -name FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341605003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sa Sa " "create_clock -period 1.000 -name Sa Sa" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651341605003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341605003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651341605012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341605014 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651341605015 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651341605060 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651341605120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341605129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.377 " "Worst-case setup slack is -4.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377             -50.244 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -4.377             -50.244 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.086             -49.394 Sa  " "   -4.086             -49.394 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.342             -82.950 clk  " "   -3.342             -82.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637             -13.934 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -2.637             -13.934 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.608              -8.919 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.608              -8.919 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341605135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk  " "    0.337               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.378               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.818               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.317               0.000 Sa  " "    1.317               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.054               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    3.054               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341605161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341605176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341605186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sa  " "   -3.000              -3.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.403             -18.239 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341605210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341605210 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651341605285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651341605346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651341606837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341606997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341607013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.927 " "Worst-case setup slack is -3.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.927             -47.260 Sa  " "   -3.927             -47.260 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842             -44.709 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -3.842             -44.709 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.037             -72.039 clk  " "   -3.037             -72.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.397             -12.573 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -2.397             -12.573 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377              -7.479 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.377              -7.479 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.339               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.762               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 Sa  " "    1.072               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.834               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    2.834               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341607036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341607044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Sa  " "   -3.000              -3.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -18.245 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.403             -18.245 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.403              -9.821 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.403              -8.418 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607050 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651341607071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651341607374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651341607376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.163 " "Worst-case setup slack is -2.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163             -23.021 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -2.163             -23.021 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442             -16.071 Sa  " "   -1.442             -16.071 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856             -13.969 clk  " "   -0.856             -13.969 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701              -3.502 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -0.701              -3.502 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.061 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -0.057              -0.061 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "    0.166               0.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "    0.303               0.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 Sa  " "    0.541               0.000 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "    1.283               0.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341607408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651341607420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.160 clk  " "   -3.000             -40.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.174 Sa  " "   -3.000              -3.174 Sa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout  " "   -1.000             -13.000 FiniteStateMachine:FSM\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout  " "   -1.000              -7.000 Timer90:Timer\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout  " "   -1.000              -6.000 FiniteStateMachine:FSM\|Counter60:C60\|Experiment05PartA:Clock\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651341607425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651341607425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651341608851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651341608856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651341609044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 21:00:09 2022 " "Processing ended: Sat Apr 30 21:00:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651341609044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651341609044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651341609044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651341609044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651341609964 ""}
