// Seed: 1035783726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4 (
      id_3,
      !id_1,
      1'b0
  );
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output logic id_8,
    output logic id_9,
    output logic id_10,
    input logic id_11,
    input id_12
);
  assign id_7 = 1'd0;
endmodule
