-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file /var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "/var/local/xilinx-local/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/sevensegdecoder.v" into library work (VERI-1482)
INFO: analyzing module sevensegdecoder (VERI-9002)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/segClkDevider.v" into library work (VERI-1482)
INFO: analyzing module segClkDevider (VERI-9002)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/mux4_4bus.v" into library work (VERI-1482)
INFO: analyzing module mux4_4bus (VERI-9002)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/decoder3_8.v" into library work (VERI-1482)
INFO: analyzing module decoder_3_8 (VERI-9002)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/counter3bit.v" into library work (VERI-1482)
INFO: analyzing module counter3bit (VERI-9002)
INFO: Analyzing Verilog file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/DigitToSeg.v" into library work (VERI-1482)
INFO: analyzing module DigitToSeg (VERI-9002)
-- Analyzing VHDL file "/afs/athena.mit.edu/user/d/d/ddr/6.111/project_xadc/src/hdl/UART_TX_CTRL.vhd" into library work (VHDL-9003)
INFO: analyzing entity UART_TX_CTRL (VHDL-1012)
INFO: analyzing architecture Behavioral of entity uart_tx_ctrl (VHDL-9006)
INFO: Analyzing Verilog file "/tmp/VivadoEditorAssist2402850016067547514.tmp" into library work (VERI-1482)
INFO: analyzing module ADCController (VERI-9002)
INFO: Analyzing Verilog file "/tmp/VivadoEditorAssist3564891733532047182.tmp" into library work (VERI-1482)
INFO: analyzing module XADCdemo (VERI-9002)
