{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623769132722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623769132722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 11:58:52 2021 " "Processing started: Tue Jun 15 11:58:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623769132722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623769132722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project7 -c project7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project7 -c project7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623769132722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623769133171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623769133171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bit " "Found entity 1: sum1bit" {  } { { "sum1bit.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/sum1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623769143298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project7 " "Found entity 1: project7" {  } { { "project7.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623769143298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project7 " "Elaborating entity \"project7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623769143324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1bit sum1bit:inst6 " "Elaborating entity \"sum1bit\" for hierarchy \"sum1bit:inst6\"" {  } { { "project7.bdf" "inst6" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project7.bdf" { { 216 696 792 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project5.bdf 1 1 " "Using design file project5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project5 " "Found entity 1: project5" {  } { { "project5.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project5 project5:inst11 " "Elaborating entity \"project5\" for hierarchy \"project5:inst11\"" {  } { { "project7.bdf" "inst11" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project7.bdf" { { 280 816 944 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "a_segment.bdf 1 1 " "Using design file a_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a_segment " "Found entity 1: a_segment" {  } { { "a_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/a_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_segment project5:inst11\|a_segment:inst " "Elaborating entity \"a_segment\" for hierarchy \"project5:inst11\|a_segment:inst\"" {  } { { "project5.bdf" "inst" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 104 216 312 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_segment.bdf 1 1 " "Using design file b_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_segment " "Found entity 1: b_segment" {  } { { "b_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/b_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_segment project5:inst11\|b_segment:inst46 " "Elaborating entity \"b_segment\" for hierarchy \"project5:inst11\|b_segment:inst46\"" {  } { { "project5.bdf" "inst46" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 232 216 312 360 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c_segment.bdf 1 1 " "Using design file c_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 c_segment " "Found entity 1: c_segment" {  } { { "c_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/c_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_segment project5:inst11\|c_segment:inst47 " "Elaborating entity \"c_segment\" for hierarchy \"project5:inst11\|c_segment:inst47\"" {  } { { "project5.bdf" "inst47" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 104 368 464 232 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_segment.bdf 1 1 " "Using design file d_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_segment " "Found entity 1: d_segment" {  } { { "d_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/d_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_segment project5:inst11\|d_segment:inst54 " "Elaborating entity \"d_segment\" for hierarchy \"project5:inst11\|d_segment:inst54\"" {  } { { "project5.bdf" "inst54" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 232 368 464 360 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143382 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "d_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/d_segment.bdf" { { 416 552 616 464 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623769143383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_segment.bdf 1 1 " "Using design file e_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 e_segment " "Found entity 1: e_segment" {  } { { "e_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/e_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_segment project5:inst11\|e_segment:inst49 " "Elaborating entity \"e_segment\" for hierarchy \"project5:inst11\|e_segment:inst49\"" {  } { { "project5.bdf" "inst49" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 104 520 616 232 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143392 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst2 " "Block or symbol \"AND2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "e_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/e_segment.bdf" { { 312 672 736 360 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623769143393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "f_segment.bdf 1 1 " "Using design file f_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 f_segment " "Found entity 1: f_segment" {  } { { "f_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/f_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_segment project5:inst11\|f_segment:inst53 " "Elaborating entity \"f_segment\" for hierarchy \"project5:inst11\|f_segment:inst53\"" {  } { { "project5.bdf" "inst53" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 232 520 616 360 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g_segment.bdf 1 1 " "Using design file g_segment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g_segment " "Found entity 1: g_segment" {  } { { "g_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/g_segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623769143412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623769143412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g_segment project5:inst11\|g_segment:inst51 " "Elaborating entity \"g_segment\" for hierarchy \"project5:inst11\|g_segment:inst51\"" {  } { { "project5.bdf" "inst51" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/project5.bdf" { { 104 664 760 232 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769143412 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "g_segment.bdf" "" { Schematic "D:/projects/quartus/Rafael Zimmer - 12542612 - 4BitSum/g_segment.bdf" { { 328 904 952 360 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1623769143412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623769144006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623769144278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623769144278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623769144303 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623769144303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623769144303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623769144303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623769144315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 11:59:04 2021 " "Processing ended: Tue Jun 15 11:59:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623769144315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623769144315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623769144315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623769144315 ""}
