#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5571b0130610 .scope module, "custom_core_wrapper" "custom_core_wrapper" 2 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "ibus_addr";
    .port_info 3 /OUTPUT 1 "ibus_cyc";
    .port_info 4 /OUTPUT 1 "ibus_stb";
    .port_info 5 /INPUT 1 "ibus_ack";
    .port_info 6 /INPUT 32 "ibus_dat_i";
    .port_info 7 /OUTPUT 32 "dbus_addr";
    .port_info 8 /OUTPUT 32 "dbus_dat_o";
    .port_info 9 /INPUT 32 "dbus_dat_i";
    .port_info 10 /OUTPUT 1 "dbus_we";
    .port_info 11 /OUTPUT 4 "dbus_sel";
    .port_info 12 /OUTPUT 1 "dbus_cyc";
    .port_info 13 /OUTPUT 1 "dbus_stb";
    .port_info 14 /INPUT 1 "dbus_ack";
    .port_info 15 /INPUT 1 "dbus_err";
    .port_info 16 /INPUT 32 "external_interrupt";
o0x7ff0ee037a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b015e060_0 .net "clk", 0 0, o0x7ff0ee037a38;  0 drivers
o0x7ff0ee037e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b015e170_0 .net "dbus_ack", 0 0, o0x7ff0ee037e88;  0 drivers
v0x5571b015e230_0 .net "dbus_addr", 31 0, L_0x5571b01682b0;  1 drivers
v0x5571b015e330_0 .net "dbus_cyc", 0 0, L_0x5571b0108750;  1 drivers
o0x7ff0ee037f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571b015e400_0 .net "dbus_dat_i", 31 0, o0x7ff0ee037f78;  0 drivers
v0x5571b015e4f0_0 .net "dbus_dat_o", 31 0, L_0x5571b01683b0;  1 drivers
o0x7ff0ee038008 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b015e5c0_0 .net "dbus_err", 0 0, o0x7ff0ee038008;  0 drivers
v0x5571b015e690_0 .net "dbus_sel", 3 0, L_0x5571b0168580;  1 drivers
v0x5571b015e760_0 .net "dbus_stb", 0 0, L_0x5571b01681f0;  1 drivers
v0x5571b015e830_0 .net "dbus_we", 0 0, L_0x5571b0168470;  1 drivers
o0x7ff0ee038158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571b015e900_0 .net "external_interrupt", 31 0, o0x7ff0ee038158;  0 drivers
o0x7ff0ee038188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b015e9d0_0 .net "ibus_ack", 0 0, o0x7ff0ee038188;  0 drivers
v0x5571b015eaa0_0 .net "ibus_addr", 31 0, L_0x5571b012b4c0;  1 drivers
v0x5571b015eb70_0 .net "ibus_cyc", 0 0, L_0x5571b0131820;  1 drivers
o0x7ff0ee038248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571b015ec40_0 .net "ibus_dat_i", 31 0, o0x7ff0ee038248;  0 drivers
v0x5571b015ed10_0 .net "ibus_stb", 0 0, L_0x5571b0133ce0;  1 drivers
o0x7ff0ee037b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b015ede0_0 .net "rst_n", 0 0, o0x7ff0ee037b58;  0 drivers
S_0x5571b010e8b0 .scope module, "cpu" "custom_riscv_core" 2 76, 3 25 0, S_0x5571b0130610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "iwb_adr_o";
    .port_info 3 /INPUT 32 "iwb_dat_i";
    .port_info 4 /OUTPUT 1 "iwb_cyc_o";
    .port_info 5 /OUTPUT 1 "iwb_stb_o";
    .port_info 6 /INPUT 1 "iwb_ack_i";
    .port_info 7 /OUTPUT 32 "dwb_adr_o";
    .port_info 8 /OUTPUT 32 "dwb_dat_o";
    .port_info 9 /INPUT 32 "dwb_dat_i";
    .port_info 10 /OUTPUT 1 "dwb_we_o";
    .port_info 11 /OUTPUT 4 "dwb_sel_o";
    .port_info 12 /OUTPUT 1 "dwb_cyc_o";
    .port_info 13 /OUTPUT 1 "dwb_stb_o";
    .port_info 14 /INPUT 1 "dwb_ack_i";
    .port_info 15 /INPUT 1 "dwb_err_i";
    .port_info 16 /INPUT 32 "interrupts";
P_0x5571b010f4c0 .param/l "RESET_VECTOR" 0 3 26, C4<00000000000000000000000000000000>;
P_0x5571b010f500 .param/l "STATE_DECODE" 1 3 151, C4<001>;
P_0x5571b010f540 .param/l "STATE_EXECUTE" 1 3 152, C4<010>;
P_0x5571b010f580 .param/l "STATE_FETCH" 1 3 150, C4<000>;
P_0x5571b010f5c0 .param/l "STATE_MEM" 1 3 153, C4<011>;
P_0x5571b010f600 .param/l "STATE_WRITEBACK" 1 3 154, C4<100>;
L_0x5571b0131820 .functor BUFZ 1, v0x5571b015d060_0, C4<0>, C4<0>, C4<0>;
L_0x5571b0133ce0 .functor BUFZ 1, v0x5571b015d2c0_0, C4<0>, C4<0>, C4<0>;
L_0x5571b012b4c0 .functor BUFZ 32, v0x5571b015d5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b0108750 .functor BUFZ 1, v0x5571b015bce0_0, C4<0>, C4<0>, C4<0>;
L_0x5571b01681f0 .functor BUFZ 1, v0x5571b015c380_0, C4<0>, C4<0>, C4<0>;
L_0x5571b01682b0 .functor BUFZ 32, v0x5571b015bb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b01683b0 .functor BUFZ 32, v0x5571b015bf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b0168470 .functor BUFZ 1, v0x5571b015c500_0, C4<0>, C4<0>, C4<0>;
L_0x5571b0168580 .functor BUFZ 4, v0x5571b015c1e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5571b0168dc0 .functor AND 1, v0x5571b0159460_0, L_0x5571b0168cd0, C4<1>, C4<1>;
L_0x5571b0169010 .functor AND 1, L_0x5571b0168dc0, L_0x5571b0168f30, C4<1>, C4<1>;
L_0x7ff0edfee018 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5571b015aea0_0 .net/2u *"_ivl_18", 6 0, L_0x7ff0edfee018;  1 drivers
v0x5571b015afa0_0 .net *"_ivl_20", 0 0, L_0x5571b0168640;  1 drivers
L_0x7ff0edfee060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5571b015b060_0 .net/2u *"_ivl_28", 2 0, L_0x7ff0edfee060;  1 drivers
v0x5571b015b150_0 .net *"_ivl_30", 0 0, L_0x5571b0168cd0;  1 drivers
v0x5571b015b210_0 .net *"_ivl_33", 0 0, L_0x5571b0168dc0;  1 drivers
v0x5571b015b2d0_0 .net *"_ivl_35", 0 0, L_0x5571b0168f30;  1 drivers
v0x5571b015b390_0 .net "alu_op", 3 0, v0x5571b0108910_0;  1 drivers
v0x5571b015b4a0_0 .net "alu_operand_a", 31 0, L_0x5571b0168780;  1 drivers
v0x5571b015b560_0 .net "alu_operand_b", 31 0, L_0x5571b0168960;  1 drivers
v0x5571b015b600_0 .net "alu_result", 31 0, v0x5571b012b680_0;  1 drivers
v0x5571b015b6d0_0 .var "alu_result_reg", 31 0;
v0x5571b015b790_0 .net "alu_src_imm", 0 0, v0x5571b0158a90_0;  1 drivers
v0x5571b015b860_0 .net "alu_zero", 0 0, L_0x5571b0179ba0;  1 drivers
v0x5571b015b930_0 .net "clk", 0 0, o0x7ff0ee037a38;  alias, 0 drivers
v0x5571b015ba00_0 .net "dwb_ack_i", 0 0, o0x7ff0ee037e88;  alias, 0 drivers
v0x5571b015baa0_0 .net "dwb_adr_o", 31 0, L_0x5571b01682b0;  alias, 1 drivers
v0x5571b015bb40_0 .var "dwb_adr_reg", 31 0;
v0x5571b015bc20_0 .net "dwb_cyc_o", 0 0, L_0x5571b0108750;  alias, 1 drivers
v0x5571b015bce0_0 .var "dwb_cyc_reg", 0 0;
v0x5571b015bda0_0 .net "dwb_dat_i", 31 0, o0x7ff0ee037f78;  alias, 0 drivers
v0x5571b015be80_0 .net "dwb_dat_o", 31 0, L_0x5571b01683b0;  alias, 1 drivers
v0x5571b015bf60_0 .var "dwb_dat_reg", 31 0;
v0x5571b015c040_0 .net "dwb_err_i", 0 0, o0x7ff0ee038008;  alias, 0 drivers
v0x5571b015c100_0 .net "dwb_sel_o", 3 0, L_0x5571b0168580;  alias, 1 drivers
v0x5571b015c1e0_0 .var "dwb_sel_reg", 3 0;
v0x5571b015c2c0_0 .net "dwb_stb_o", 0 0, L_0x5571b01681f0;  alias, 1 drivers
v0x5571b015c380_0 .var "dwb_stb_reg", 0 0;
v0x5571b015c440_0 .net "dwb_we_o", 0 0, L_0x5571b0168470;  alias, 1 drivers
v0x5571b015c500_0 .var "dwb_we_reg", 0 0;
v0x5571b015c5c0_0 .net "funct3", 2 0, L_0x5571b0179dd0;  1 drivers
v0x5571b015c6b0_0 .net "funct7", 6 0, L_0x5571b0179ec0;  1 drivers
v0x5571b015c780_0 .net "immediate", 31 0, v0x5571b0158cd0_0;  1 drivers
v0x5571b015c850_0 .var "instruction", 31 0;
v0x5571b015cb30_0 .net "interrupts", 31 0, o0x7ff0ee038158;  alias, 0 drivers
v0x5571b015cbf0_0 .net "is_branch", 0 0, v0x5571b0158ee0_0;  1 drivers
v0x5571b015ccc0_0 .net "is_jump", 0 0, v0x5571b0158fa0_0;  1 drivers
v0x5571b015cd90_0 .net "is_system", 0 0, v0x5571b0159060_0;  1 drivers
v0x5571b015ce60_0 .net "iwb_ack_i", 0 0, o0x7ff0ee038188;  alias, 0 drivers
v0x5571b015cf00_0 .net "iwb_adr_o", 31 0, L_0x5571b012b4c0;  alias, 1 drivers
v0x5571b015cfa0_0 .net "iwb_cyc_o", 0 0, L_0x5571b0131820;  alias, 1 drivers
v0x5571b015d060_0 .var "iwb_cyc_reg", 0 0;
v0x5571b015d120_0 .net "iwb_dat_i", 31 0, o0x7ff0ee038248;  alias, 0 drivers
v0x5571b015d200_0 .net "iwb_stb_o", 0 0, L_0x5571b0133ce0;  alias, 1 drivers
v0x5571b015d2c0_0 .var "iwb_stb_reg", 0 0;
v0x5571b015d380_0 .net "mem_read", 0 0, v0x5571b0159120_0;  1 drivers
v0x5571b015d450_0 .net "mem_write", 0 0, v0x5571b01591e0_0;  1 drivers
v0x5571b015d520_0 .net "opcode", 6 0, L_0x5571b0179ce0;  1 drivers
v0x5571b015d5f0_0 .var "pc", 31 0;
v0x5571b015d690_0 .net "rd_addr", 4 0, L_0x5571b017a180;  1 drivers
v0x5571b015d750_0 .net "rd_data", 31 0, L_0x5571b0168b40;  1 drivers
v0x5571b015d810_0 .net "rd_wen", 0 0, L_0x5571b0169010;  1 drivers
v0x5571b015d8e0_0 .net "reg_write", 0 0, v0x5571b0159460_0;  1 drivers
v0x5571b015d9b0_0 .net "rs1_addr", 4 0, L_0x5571b017a040;  1 drivers
v0x5571b015daa0_0 .net "rs1_data", 31 0, L_0x5571b0179450;  1 drivers
v0x5571b015db40_0 .net "rs2_addr", 4 0, L_0x5571b017a0e0;  1 drivers
v0x5571b015dc30_0 .net "rs2_data", 31 0, L_0x5571b0179930;  1 drivers
v0x5571b015dcd0_0 .net "rst_n", 0 0, o0x7ff0ee037b58;  alias, 0 drivers
v0x5571b015dda0_0 .var "state", 2 0;
L_0x5571b0168640 .cmp/eq 7, L_0x5571b0179ce0, L_0x7ff0edfee018;
L_0x5571b0168780 .functor MUXZ 32, L_0x5571b0179450, v0x5571b015d5f0_0, L_0x5571b0168640, C4<>;
L_0x5571b0168960 .functor MUXZ 32, L_0x5571b0179930, v0x5571b0158cd0_0, v0x5571b0158a90_0, C4<>;
L_0x5571b0168b40 .functor MUXZ 32, v0x5571b015b6d0_0, o0x7ff0ee037f78, v0x5571b0159120_0, C4<>;
L_0x5571b0168cd0 .cmp/eq 3, v0x5571b015dda0_0, L_0x7ff0edfee060;
L_0x5571b0168f30 .reduce/nor v0x5571b0158ee0_0;
S_0x5571b010f8a0 .scope module, "alu_inst" "alu" 3 303, 4 3 0, S_0x5571b010e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7ff0edfee258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0131a60_0 .net/2u *"_ivl_0", 31 0, L_0x7ff0edfee258;  1 drivers
v0x5571b0133e40_0 .net "alu_op", 3 0, v0x5571b0108910_0;  alias, 1 drivers
v0x5571b0133ee0_0 .net "operand_a", 31 0, L_0x5571b0168780;  alias, 1 drivers
v0x5571b012b5e0_0 .net "operand_b", 31 0, L_0x5571b0168960;  alias, 1 drivers
v0x5571b012b680_0 .var "result", 31 0;
v0x5571b0108870_0 .net "zero", 0 0, L_0x5571b0179ba0;  alias, 1 drivers
E_0x5571b00a3750 .event anyedge, v0x5571b0133e40_0, v0x5571b0133ee0_0, v0x5571b012b5e0_0;
L_0x5571b0179ba0 .cmp/eq 32, v0x5571b012b680_0, L_0x7ff0edfee258;
S_0x5571b010fc80 .scope module, "decoder_inst" "decoder" 3 312, 5 3 0, S_0x5571b010e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "immediate";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_src_imm";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 1 "is_system";
v0x5571b0108910_0 .var "alu_op", 3 0;
v0x5571b0158a90_0 .var "alu_src_imm", 0 0;
v0x5571b0158b30_0 .net "funct3", 2 0, L_0x5571b0179dd0;  alias, 1 drivers
v0x5571b0158bf0_0 .net "funct7", 6 0, L_0x5571b0179ec0;  alias, 1 drivers
v0x5571b0158cd0_0 .var "immediate", 31 0;
v0x5571b0158e00_0 .net "instruction", 31 0, v0x5571b015c850_0;  1 drivers
v0x5571b0158ee0_0 .var "is_branch", 0 0;
v0x5571b0158fa0_0 .var "is_jump", 0 0;
v0x5571b0159060_0 .var "is_system", 0 0;
v0x5571b0159120_0 .var "mem_read", 0 0;
v0x5571b01591e0_0 .var "mem_write", 0 0;
v0x5571b01592a0_0 .net "opcode", 6 0, L_0x5571b0179ce0;  alias, 1 drivers
v0x5571b0159380_0 .net "rd_addr", 4 0, L_0x5571b017a180;  alias, 1 drivers
v0x5571b0159460_0 .var "reg_write", 0 0;
v0x5571b0159520_0 .net "rs1_addr", 4 0, L_0x5571b017a040;  alias, 1 drivers
v0x5571b0159600_0 .net "rs2_addr", 4 0, L_0x5571b017a0e0;  alias, 1 drivers
E_0x5571b00a2e30 .event anyedge, v0x5571b01592a0_0, v0x5571b0158b30_0, v0x5571b0158e00_0, v0x5571b0158bf0_0;
E_0x5571b00a32e0 .event anyedge, v0x5571b01592a0_0, v0x5571b0158e00_0;
L_0x5571b0179ce0 .part v0x5571b015c850_0, 0, 7;
L_0x5571b0179dd0 .part v0x5571b015c850_0, 12, 3;
L_0x5571b0179ec0 .part v0x5571b015c850_0, 25, 7;
L_0x5571b017a040 .part v0x5571b015c850_0, 15, 5;
L_0x5571b017a0e0 .part v0x5571b015c850_0, 20, 5;
L_0x5571b017a180 .part v0x5571b015c850_0, 7, 5;
S_0x5571b012dee0 .scope module, "regfile_inst" "regfile" 3 290, 6 2 0, S_0x5571b010e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7ff0edfee0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5571b0159a30_0 .net/2u *"_ivl_0", 4 0, L_0x7ff0edfee0a8;  1 drivers
L_0x7ff0edfee138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b0159b30_0 .net *"_ivl_11", 1 0, L_0x7ff0edfee138;  1 drivers
L_0x7ff0edfee180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5571b0159c10_0 .net/2u *"_ivl_14", 4 0, L_0x7ff0edfee180;  1 drivers
v0x5571b0159cd0_0 .net *"_ivl_16", 0 0, L_0x5571b01795e0;  1 drivers
L_0x7ff0edfee1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0159d90_0 .net/2u *"_ivl_18", 31 0, L_0x7ff0edfee1c8;  1 drivers
v0x5571b0159ec0_0 .net *"_ivl_2", 0 0, L_0x5571b0169170;  1 drivers
v0x5571b0159f80_0 .net *"_ivl_20", 31 0, L_0x5571b01796d0;  1 drivers
v0x5571b015a060_0 .net *"_ivl_22", 6 0, L_0x5571b01797b0;  1 drivers
L_0x7ff0edfee210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b015a140_0 .net *"_ivl_25", 1 0, L_0x7ff0edfee210;  1 drivers
L_0x7ff0edfee0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b015a220_0 .net/2u *"_ivl_4", 31 0, L_0x7ff0edfee0f0;  1 drivers
v0x5571b015a300_0 .net *"_ivl_6", 31 0, L_0x5571b0179270;  1 drivers
v0x5571b015a3e0_0 .net *"_ivl_8", 6 0, L_0x5571b0179310;  1 drivers
v0x5571b015a4c0_0 .net "clk", 0 0, o0x7ff0ee037a38;  alias, 0 drivers
v0x5571b015a580_0 .var/i "i", 31 0;
v0x5571b015a660_0 .net "rd_addr", 4 0, L_0x5571b017a180;  alias, 1 drivers
v0x5571b015a720_0 .net "rd_data", 31 0, L_0x5571b0168b40;  alias, 1 drivers
v0x5571b015a7e0_0 .net "rd_wen", 0 0, L_0x5571b0169010;  alias, 1 drivers
v0x5571b015a8a0 .array "registers", 31 0, 31 0;
v0x5571b015a960_0 .net "rs1_addr", 4 0, L_0x5571b017a040;  alias, 1 drivers
v0x5571b015aa50_0 .net "rs1_data", 31 0, L_0x5571b0179450;  alias, 1 drivers
v0x5571b015ab10_0 .net "rs2_addr", 4 0, L_0x5571b017a0e0;  alias, 1 drivers
v0x5571b015ac00_0 .net "rs2_data", 31 0, L_0x5571b0179930;  alias, 1 drivers
v0x5571b015acc0_0 .net "rst_n", 0 0, o0x7ff0ee037b58;  alias, 0 drivers
E_0x5571b00a3bd0/0 .event negedge, v0x5571b015acc0_0;
E_0x5571b00a3bd0/1 .event posedge, v0x5571b015a4c0_0;
E_0x5571b00a3bd0 .event/or E_0x5571b00a3bd0/0, E_0x5571b00a3bd0/1;
L_0x5571b0169170 .cmp/eq 5, L_0x5571b017a040, L_0x7ff0edfee0a8;
L_0x5571b0179270 .array/port v0x5571b015a8a0, L_0x5571b0179310;
L_0x5571b0179310 .concat [ 5 2 0 0], L_0x5571b017a040, L_0x7ff0edfee138;
L_0x5571b0179450 .functor MUXZ 32, L_0x5571b0179270, L_0x7ff0edfee0f0, L_0x5571b0169170, C4<>;
L_0x5571b01795e0 .cmp/eq 5, L_0x5571b017a0e0, L_0x7ff0edfee180;
L_0x5571b01796d0 .array/port v0x5571b015a8a0, L_0x5571b01797b0;
L_0x5571b01797b0 .concat [ 5 2 0 0], L_0x5571b017a0e0, L_0x7ff0edfee210;
L_0x5571b0179930 .functor MUXZ 32, L_0x5571b01796d0, L_0x7ff0edfee1c8, L_0x5571b01795e0, C4<>;
S_0x5571b0110c00 .scope module, "tb_shifts_debug" "tb_shifts_debug" 7 10;
 .timescale -9 -12;
L_0x5571b017cbf0 .functor BUFZ 1, v0x5571b0167760_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017d400 .functor BUFZ 1, v0x5571b0166f10_0, C4<0>, C4<0>, C4<0>;
v0x5571b0165f70_0 .net *"_ivl_10", 0 0, L_0x5571b017c6c0;  1 drivers
v0x5571b0166050_0 .net *"_ivl_12", 31 0, L_0x5571b017c800;  1 drivers
v0x5571b0166130_0 .net *"_ivl_15", 29 0, L_0x5571b017c8a0;  1 drivers
L_0x7ff0edfee600 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5571b0166220_0 .net/2u *"_ivl_16", 31 0, L_0x7ff0edfee600;  1 drivers
v0x5571b0166300_0 .net *"_ivl_23", 29 0, L_0x5571b017ccb0;  1 drivers
v0x5571b0166430_0 .net *"_ivl_24", 31 0, L_0x5571b017cd50;  1 drivers
L_0x7ff0edfee648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b0166510_0 .net *"_ivl_27", 1 0, L_0x7ff0edfee648;  1 drivers
L_0x7ff0edfee690 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5571b01665f0_0 .net/2u *"_ivl_28", 31 0, L_0x7ff0edfee690;  1 drivers
v0x5571b01666d0_0 .net *"_ivl_3", 29 0, L_0x5571b017c530;  1 drivers
v0x5571b01667b0_0 .net *"_ivl_30", 0 0, L_0x5571b017cee0;  1 drivers
v0x5571b0166870_0 .net *"_ivl_32", 31 0, L_0x5571b017d020;  1 drivers
v0x5571b0166950_0 .net *"_ivl_35", 29 0, L_0x5571b017d120;  1 drivers
L_0x7ff0edfee6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0166a30_0 .net/2u *"_ivl_36", 31 0, L_0x7ff0edfee6d8;  1 drivers
v0x5571b0166b10_0 .net *"_ivl_4", 31 0, L_0x5571b017c5d0;  1 drivers
L_0x7ff0edfee570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b0166bf0_0 .net *"_ivl_7", 1 0, L_0x7ff0edfee570;  1 drivers
L_0x7ff0edfee5b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0166cd0_0 .net/2u *"_ivl_8", 31 0, L_0x7ff0edfee5b8;  1 drivers
v0x5571b0166db0_0 .var "clk", 0 0;
v0x5571b0166e50 .array "dmem", 255 0, 31 0;
v0x5571b0166f10_0 .var "dmem_ack", 0 0;
v0x5571b0166fd0_0 .net "dwb_ack_i", 0 0, L_0x5571b017d400;  1 drivers
v0x5571b0167070_0 .net "dwb_adr_o", 31 0, v0x5571b0163940_0;  1 drivers
v0x5571b0167110_0 .net "dwb_cyc_o", 0 0, L_0x5571b017a4a0;  1 drivers
v0x5571b01671e0_0 .net "dwb_dat_i", 31 0, L_0x5571b017d250;  1 drivers
v0x5571b01672b0_0 .net "dwb_dat_o", 31 0, L_0x5571b017a720;  1 drivers
L_0x7ff0edfee720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5571b0167380_0 .net "dwb_err_i", 0 0, L_0x7ff0edfee720;  1 drivers
v0x5571b0167450_0 .net "dwb_sel_o", 3 0, L_0x5571b017a8f0;  1 drivers
v0x5571b0167520_0 .net "dwb_stb_o", 0 0, L_0x5571b017a560;  1 drivers
v0x5571b01675f0_0 .net "dwb_we_o", 0 0, L_0x5571b017a7e0;  1 drivers
v0x5571b01676c0 .array "imem", 255 0, 31 0;
v0x5571b0167760_0 .var "imem_ack", 0 0;
v0x5571b0167800_0 .var/i "init_i", 31 0;
L_0x7ff0edfee2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b01678a0_0 .net "interrupts", 31 0, L_0x7ff0edfee2a0;  1 drivers
v0x5571b0167970_0 .net "iwb_ack_i", 0 0, L_0x5571b017cbf0;  1 drivers
v0x5571b0167c50_0 .net "iwb_adr_o", 31 0, L_0x5571b017a3e0;  1 drivers
v0x5571b0167d20_0 .net "iwb_cyc_o", 0 0, L_0x5571b017a260;  1 drivers
v0x5571b0167df0_0 .net "iwb_dat_i", 31 0, L_0x5571b017ca20;  1 drivers
v0x5571b0167ec0_0 .net "iwb_stb_o", 0 0, L_0x5571b017a320;  1 drivers
v0x5571b0167f90_0 .var "rst_n", 0 0;
E_0x5571b00a3e80 .event posedge, v0x5571b01621b0_0;
L_0x5571b017c530 .part L_0x5571b017a3e0, 2, 30;
L_0x5571b017c5d0 .concat [ 30 2 0 0], L_0x5571b017c530, L_0x7ff0edfee570;
L_0x5571b017c6c0 .cmp/gt 32, L_0x7ff0edfee5b8, L_0x5571b017c5d0;
L_0x5571b017c800 .array/port v0x5571b01676c0, L_0x5571b017c8a0;
L_0x5571b017c8a0 .part L_0x5571b017a3e0, 2, 30;
L_0x5571b017ca20 .functor MUXZ 32, L_0x7ff0edfee600, L_0x5571b017c800, L_0x5571b017c6c0, C4<>;
L_0x5571b017ccb0 .part v0x5571b0163940_0, 2, 30;
L_0x5571b017cd50 .concat [ 30 2 0 0], L_0x5571b017ccb0, L_0x7ff0edfee648;
L_0x5571b017cee0 .cmp/gt 32, L_0x7ff0edfee690, L_0x5571b017cd50;
L_0x5571b017d020 .array/port v0x5571b0166e50, L_0x5571b017d120;
L_0x5571b017d120 .part v0x5571b0163940_0, 2, 30;
L_0x5571b017d250 .functor MUXZ 32, L_0x7ff0edfee6d8, L_0x5571b017d020, L_0x5571b017cee0, C4<>;
S_0x5571b015efa0 .scope module, "dut" "custom_riscv_core" 7 29, 3 25 0, S_0x5571b0110c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "iwb_adr_o";
    .port_info 3 /INPUT 32 "iwb_dat_i";
    .port_info 4 /OUTPUT 1 "iwb_cyc_o";
    .port_info 5 /OUTPUT 1 "iwb_stb_o";
    .port_info 6 /INPUT 1 "iwb_ack_i";
    .port_info 7 /OUTPUT 32 "dwb_adr_o";
    .port_info 8 /OUTPUT 32 "dwb_dat_o";
    .port_info 9 /INPUT 32 "dwb_dat_i";
    .port_info 10 /OUTPUT 1 "dwb_we_o";
    .port_info 11 /OUTPUT 4 "dwb_sel_o";
    .port_info 12 /OUTPUT 1 "dwb_cyc_o";
    .port_info 13 /OUTPUT 1 "dwb_stb_o";
    .port_info 14 /INPUT 1 "dwb_ack_i";
    .port_info 15 /INPUT 1 "dwb_err_i";
    .port_info 16 /INPUT 32 "interrupts";
P_0x5571b015f1a0 .param/l "RESET_VECTOR" 0 3 26, C4<00000000000000000000000000000000>;
P_0x5571b015f1e0 .param/l "STATE_DECODE" 1 3 151, C4<001>;
P_0x5571b015f220 .param/l "STATE_EXECUTE" 1 3 152, C4<010>;
P_0x5571b015f260 .param/l "STATE_FETCH" 1 3 150, C4<000>;
P_0x5571b015f2a0 .param/l "STATE_MEM" 1 3 153, C4<011>;
P_0x5571b015f2e0 .param/l "STATE_WRITEBACK" 1 3 154, C4<100>;
L_0x5571b017a260 .functor BUFZ 1, v0x5571b0164f70_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017a320 .functor BUFZ 1, v0x5571b01651d0_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017a3e0 .functor BUFZ 32, v0x5571b0165500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b017a4a0 .functor BUFZ 1, v0x5571b0163bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017a560 .functor BUFZ 1, v0x5571b0164290_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017a720 .functor BUFZ 32, v0x5571b0163e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b017a7e0 .functor BUFZ 1, v0x5571b0164410_0, C4<0>, C4<0>, C4<0>;
L_0x5571b017a8f0 .functor BUFZ 4, v0x5571b01640f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5571b017b130 .functor AND 1, v0x5571b0160ec0_0, L_0x5571b017b040, C4<1>, C4<1>;
L_0x5571b017b380 .functor AND 1, L_0x5571b017b130, L_0x5571b017b2a0, C4<1>, C4<1>;
L_0x7ff0edfee2e8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5571b0162ca0_0 .net/2u *"_ivl_18", 6 0, L_0x7ff0edfee2e8;  1 drivers
v0x5571b0162da0_0 .net *"_ivl_20", 0 0, L_0x5571b017a9b0;  1 drivers
L_0x7ff0edfee330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5571b0162e60_0 .net/2u *"_ivl_28", 2 0, L_0x7ff0edfee330;  1 drivers
v0x5571b0162f50_0 .net *"_ivl_30", 0 0, L_0x5571b017b040;  1 drivers
v0x5571b0163010_0 .net *"_ivl_33", 0 0, L_0x5571b017b130;  1 drivers
v0x5571b01630d0_0 .net *"_ivl_35", 0 0, L_0x5571b017b2a0;  1 drivers
v0x5571b0163190_0 .net "alu_op", 3 0, v0x5571b0160350_0;  1 drivers
v0x5571b01632a0_0 .net "alu_operand_a", 31 0, L_0x5571b017aaf0;  1 drivers
v0x5571b0163360_0 .net "alu_operand_b", 31 0, L_0x5571b017acd0;  1 drivers
v0x5571b0163400_0 .net "alu_result", 31 0, v0x5571b015fbd0_0;  1 drivers
v0x5571b01634d0_0 .var "alu_result_reg", 31 0;
v0x5571b0163590_0 .net "alu_src_imm", 0 0, v0x5571b0160430_0;  1 drivers
v0x5571b0163660_0 .net "alu_zero", 0 0, L_0x5571b017be20;  1 drivers
v0x5571b0163730_0 .net "clk", 0 0, v0x5571b0166db0_0;  1 drivers
v0x5571b0163800_0 .net "dwb_ack_i", 0 0, L_0x5571b017d400;  alias, 1 drivers
v0x5571b01638a0_0 .net "dwb_adr_o", 31 0, v0x5571b0163940_0;  alias, 1 drivers
v0x5571b0163940_0 .var "dwb_adr_reg", 31 0;
v0x5571b0163b30_0 .net "dwb_cyc_o", 0 0, L_0x5571b017a4a0;  alias, 1 drivers
v0x5571b0163bf0_0 .var "dwb_cyc_reg", 0 0;
v0x5571b0163cb0_0 .net "dwb_dat_i", 31 0, L_0x5571b017d250;  alias, 1 drivers
v0x5571b0163d90_0 .net "dwb_dat_o", 31 0, L_0x5571b017a720;  alias, 1 drivers
v0x5571b0163e70_0 .var "dwb_dat_reg", 31 0;
v0x5571b0163f50_0 .net "dwb_err_i", 0 0, L_0x7ff0edfee720;  alias, 1 drivers
v0x5571b0164010_0 .net "dwb_sel_o", 3 0, L_0x5571b017a8f0;  alias, 1 drivers
v0x5571b01640f0_0 .var "dwb_sel_reg", 3 0;
v0x5571b01641d0_0 .net "dwb_stb_o", 0 0, L_0x5571b017a560;  alias, 1 drivers
v0x5571b0164290_0 .var "dwb_stb_reg", 0 0;
v0x5571b0164350_0 .net "dwb_we_o", 0 0, L_0x5571b017a7e0;  alias, 1 drivers
v0x5571b0164410_0 .var "dwb_we_reg", 0 0;
v0x5571b01644d0_0 .net "funct3", 2 0, L_0x5571b017c0a0;  1 drivers
v0x5571b01645c0_0 .net "funct7", 6 0, L_0x5571b017c190;  1 drivers
v0x5571b0164690_0 .net "immediate", 31 0, v0x5571b01606a0_0;  1 drivers
v0x5571b0164760_0 .var "instruction", 31 0;
v0x5571b0164a40_0 .net "interrupts", 31 0, L_0x7ff0edfee2a0;  alias, 1 drivers
v0x5571b0164b00_0 .net "is_branch", 0 0, v0x5571b01608b0_0;  1 drivers
v0x5571b0164bd0_0 .net "is_jump", 0 0, v0x5571b0160970_0;  1 drivers
v0x5571b0164ca0_0 .net "is_system", 0 0, v0x5571b0160a30_0;  1 drivers
v0x5571b0164d70_0 .net "iwb_ack_i", 0 0, L_0x5571b017cbf0;  alias, 1 drivers
v0x5571b0164e10_0 .net "iwb_adr_o", 31 0, L_0x5571b017a3e0;  alias, 1 drivers
v0x5571b0164eb0_0 .net "iwb_cyc_o", 0 0, L_0x5571b017a260;  alias, 1 drivers
v0x5571b0164f70_0 .var "iwb_cyc_reg", 0 0;
v0x5571b0165030_0 .net "iwb_dat_i", 31 0, L_0x5571b017ca20;  alias, 1 drivers
v0x5571b0165110_0 .net "iwb_stb_o", 0 0, L_0x5571b017a320;  alias, 1 drivers
v0x5571b01651d0_0 .var "iwb_stb_reg", 0 0;
v0x5571b0165290_0 .net "mem_read", 0 0, v0x5571b0160b80_0;  1 drivers
v0x5571b0165360_0 .net "mem_write", 0 0, v0x5571b0160c40_0;  1 drivers
v0x5571b0165430_0 .net "opcode", 6 0, L_0x5571b017bfb0;  1 drivers
v0x5571b0165500_0 .var "pc", 31 0;
v0x5571b01655a0_0 .net "rd_addr", 4 0, L_0x5571b017c450;  1 drivers
v0x5571b0165660_0 .net "rd_data", 31 0, L_0x5571b017aeb0;  1 drivers
v0x5571b0165720_0 .net "rd_wen", 0 0, L_0x5571b017b380;  1 drivers
v0x5571b01657f0_0 .net "reg_write", 0 0, v0x5571b0160ec0_0;  1 drivers
v0x5571b01658c0_0 .net "rs1_addr", 4 0, L_0x5571b017c310;  1 drivers
v0x5571b01659b0_0 .net "rs1_data", 31 0, L_0x5571b017b7f0;  1 drivers
v0x5571b0165a50_0 .net "rs2_addr", 4 0, L_0x5571b017c3b0;  1 drivers
v0x5571b0165b40_0 .net "rs2_data", 31 0, L_0x5571b017bc40;  1 drivers
v0x5571b0165be0_0 .net "rst_n", 0 0, v0x5571b0167f90_0;  1 drivers
v0x5571b0165cb0_0 .var "state", 2 0;
L_0x5571b017a9b0 .cmp/eq 7, L_0x5571b017bfb0, L_0x7ff0edfee2e8;
L_0x5571b017aaf0 .functor MUXZ 32, L_0x5571b017b7f0, v0x5571b0165500_0, L_0x5571b017a9b0, C4<>;
L_0x5571b017acd0 .functor MUXZ 32, L_0x5571b017bc40, v0x5571b01606a0_0, v0x5571b0160430_0, C4<>;
L_0x5571b017aeb0 .functor MUXZ 32, v0x5571b01634d0_0, L_0x5571b017d250, v0x5571b0160b80_0, C4<>;
L_0x5571b017b040 .cmp/eq 3, v0x5571b0165cb0_0, L_0x7ff0edfee330;
L_0x5571b017b2a0 .reduce/nor v0x5571b01608b0_0;
S_0x5571b015f5d0 .scope module, "alu_inst" "alu" 3 303, 4 3 0, S_0x5571b015efa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7ff0edfee528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b015f820_0 .net/2u *"_ivl_0", 31 0, L_0x7ff0edfee528;  1 drivers
v0x5571b015f920_0 .net "alu_op", 3 0, v0x5571b0160350_0;  alias, 1 drivers
v0x5571b015fa00_0 .net "operand_a", 31 0, L_0x5571b017aaf0;  alias, 1 drivers
v0x5571b015faf0_0 .net "operand_b", 31 0, L_0x5571b017acd0;  alias, 1 drivers
v0x5571b015fbd0_0 .var "result", 31 0;
v0x5571b015fd00_0 .net "zero", 0 0, L_0x5571b017be20;  alias, 1 drivers
E_0x5571b00783b0 .event anyedge, v0x5571b015f920_0, v0x5571b015fa00_0, v0x5571b015faf0_0;
L_0x5571b017be20 .cmp/eq 32, v0x5571b015fbd0_0, L_0x7ff0edfee528;
S_0x5571b015fe60 .scope module, "decoder_inst" "decoder" 3 312, 5 3 0, S_0x5571b015efa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "immediate";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_src_imm";
    .port_info 10 /OUTPUT 1 "mem_read";
    .port_info 11 /OUTPUT 1 "mem_write";
    .port_info 12 /OUTPUT 1 "reg_write";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 1 "is_system";
v0x5571b0160350_0 .var "alu_op", 3 0;
v0x5571b0160430_0 .var "alu_src_imm", 0 0;
v0x5571b01604d0_0 .net "funct3", 2 0, L_0x5571b017c0a0;  alias, 1 drivers
v0x5571b01605c0_0 .net "funct7", 6 0, L_0x5571b017c190;  alias, 1 drivers
v0x5571b01606a0_0 .var "immediate", 31 0;
v0x5571b01607d0_0 .net "instruction", 31 0, v0x5571b0164760_0;  1 drivers
v0x5571b01608b0_0 .var "is_branch", 0 0;
v0x5571b0160970_0 .var "is_jump", 0 0;
v0x5571b0160a30_0 .var "is_system", 0 0;
v0x5571b0160b80_0 .var "mem_read", 0 0;
v0x5571b0160c40_0 .var "mem_write", 0 0;
v0x5571b0160d00_0 .net "opcode", 6 0, L_0x5571b017bfb0;  alias, 1 drivers
v0x5571b0160de0_0 .net "rd_addr", 4 0, L_0x5571b017c450;  alias, 1 drivers
v0x5571b0160ec0_0 .var "reg_write", 0 0;
v0x5571b0160f80_0 .net "rs1_addr", 4 0, L_0x5571b017c310;  alias, 1 drivers
v0x5571b0161060_0 .net "rs2_addr", 4 0, L_0x5571b017c3b0;  alias, 1 drivers
E_0x5571b0160280 .event anyedge, v0x5571b0160d00_0, v0x5571b01604d0_0, v0x5571b01607d0_0, v0x5571b01605c0_0;
E_0x5571b01602f0 .event anyedge, v0x5571b0160d00_0, v0x5571b01607d0_0;
L_0x5571b017bfb0 .part v0x5571b0164760_0, 0, 7;
L_0x5571b017c0a0 .part v0x5571b0164760_0, 12, 3;
L_0x5571b017c190 .part v0x5571b0164760_0, 25, 7;
L_0x5571b017c310 .part v0x5571b0164760_0, 15, 5;
L_0x5571b017c3b0 .part v0x5571b0164760_0, 20, 5;
L_0x5571b017c450 .part v0x5571b0164760_0, 7, 5;
S_0x5571b01613d0 .scope module, "regfile_inst" "regfile" 3 290, 6 2 0, S_0x5571b015efa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7ff0edfee378 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5571b01616f0_0 .net/2u *"_ivl_0", 4 0, L_0x7ff0edfee378;  1 drivers
L_0x7ff0edfee408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b01617f0_0 .net *"_ivl_11", 1 0, L_0x7ff0edfee408;  1 drivers
L_0x7ff0edfee450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5571b01618d0_0 .net/2u *"_ivl_14", 4 0, L_0x7ff0edfee450;  1 drivers
v0x5571b01619c0_0 .net *"_ivl_16", 0 0, L_0x5571b017b980;  1 drivers
L_0x7ff0edfee498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0161a80_0 .net/2u *"_ivl_18", 31 0, L_0x7ff0edfee498;  1 drivers
v0x5571b0161bb0_0 .net *"_ivl_2", 0 0, L_0x5571b017b4e0;  1 drivers
v0x5571b0161c70_0 .net *"_ivl_20", 31 0, L_0x5571b017ba70;  1 drivers
v0x5571b0161d50_0 .net *"_ivl_22", 6 0, L_0x5571b017bb50;  1 drivers
L_0x7ff0edfee4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b0161e30_0 .net *"_ivl_25", 1 0, L_0x7ff0edfee4e0;  1 drivers
L_0x7ff0edfee3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b0161f10_0 .net/2u *"_ivl_4", 31 0, L_0x7ff0edfee3c0;  1 drivers
v0x5571b0161ff0_0 .net *"_ivl_6", 31 0, L_0x5571b017b5d0;  1 drivers
v0x5571b01620d0_0 .net *"_ivl_8", 6 0, L_0x5571b017b670;  1 drivers
v0x5571b01621b0_0 .net "clk", 0 0, v0x5571b0166db0_0;  alias, 1 drivers
v0x5571b0162270_0 .var/i "i", 31 0;
v0x5571b0162350_0 .net "rd_addr", 4 0, L_0x5571b017c450;  alias, 1 drivers
v0x5571b0162410_0 .net "rd_data", 31 0, L_0x5571b017aeb0;  alias, 1 drivers
v0x5571b01624d0_0 .net "rd_wen", 0 0, L_0x5571b017b380;  alias, 1 drivers
v0x5571b01626a0 .array "registers", 31 0, 31 0;
v0x5571b0162760_0 .net "rs1_addr", 4 0, L_0x5571b017c310;  alias, 1 drivers
v0x5571b0162850_0 .net "rs1_data", 31 0, L_0x5571b017b7f0;  alias, 1 drivers
v0x5571b0162910_0 .net "rs2_addr", 4 0, L_0x5571b017c3b0;  alias, 1 drivers
v0x5571b0162a00_0 .net "rs2_data", 31 0, L_0x5571b017bc40;  alias, 1 drivers
v0x5571b0162ac0_0 .net "rst_n", 0 0, v0x5571b0167f90_0;  alias, 1 drivers
E_0x5571b0161690/0 .event negedge, v0x5571b0162ac0_0;
E_0x5571b0161690/1 .event posedge, v0x5571b01621b0_0;
E_0x5571b0161690 .event/or E_0x5571b0161690/0, E_0x5571b0161690/1;
L_0x5571b017b4e0 .cmp/eq 5, L_0x5571b017c310, L_0x7ff0edfee378;
L_0x5571b017b5d0 .array/port v0x5571b01626a0, L_0x5571b017b670;
L_0x5571b017b670 .concat [ 5 2 0 0], L_0x5571b017c310, L_0x7ff0edfee408;
L_0x5571b017b7f0 .functor MUXZ 32, L_0x5571b017b5d0, L_0x7ff0edfee3c0, L_0x5571b017b4e0, C4<>;
L_0x5571b017b980 .cmp/eq 5, L_0x5571b017c3b0, L_0x7ff0edfee450;
L_0x5571b017ba70 .array/port v0x5571b01626a0, L_0x5571b017bb50;
L_0x5571b017bb50 .concat [ 5 2 0 0], L_0x5571b017c3b0, L_0x7ff0edfee4e0;
L_0x5571b017bc40 .functor MUXZ 32, L_0x5571b017ba70, L_0x7ff0edfee498, L_0x5571b017b980, C4<>;
    .scope S_0x5571b012dee0;
T_0 ;
    %wait E_0x5571b00a3bd0;
    %load/vec4 v0x5571b015acc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b015a580_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5571b015a580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5571b015a580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b015a8a0, 0, 4;
    %load/vec4 v0x5571b015a580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b015a580_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5571b015a7e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5571b015a660_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5571b015a720_0;
    %load/vec4 v0x5571b015a660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b015a8a0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5571b010f8a0;
T_1 ;
    %wait E_0x5571b00a3750;
    %load/vec4 v0x5571b0133e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %add;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.1 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %sub;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %and;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %or;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %xor;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x5571b0133ee0_0;
    %load/vec4 v0x5571b012b5e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x5571b012b680_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5571b010fc80;
T_2 ;
    %wait E_0x5571b00a32e0;
    %load/vec4 v0x5571b01592a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158cd0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5571b010fc80;
T_3 ;
    %wait E_0x5571b00a2e30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0159120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b01591e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0159060_0, 0, 1;
    %load/vec4 v0x5571b01592a0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %load/vec4 v0x5571b0158b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5571b0158e00_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %load/vec4 v0x5571b0158b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.23 ;
    %load/vec4 v0x5571b0158bf0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.28 ;
    %load/vec4 v0x5571b0158bf0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b01591e0_0, 0, 1;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158ee0_0, 0, 1;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0108910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0158a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0159460_0, 0, 1;
    %jmp T_3.11;
T_3.9 ;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5571b010e8b0;
T_4 ;
    %wait E_0x5571b00a3bd0;
    %load/vec4 v0x5571b015dcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015d060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015d2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015c380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5571b015dda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b015d060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b015d2c0_0, 0;
    %load/vec4 v0x5571b015ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5571b015d120_0;
    %assign/vec4 v0x5571b015c850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015d060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015d2c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
T_4.8 ;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5571b015b600_0;
    %assign/vec4 v0x5571b015b6d0_0, 0;
    %load/vec4 v0x5571b015d380_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x5571b015d450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5571b015d380_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.15, 8;
    %load/vec4 v0x5571b015d450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.15;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b015bce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b015c380_0, 0;
    %load/vec4 v0x5571b015b6d0_0;
    %assign/vec4 v0x5571b015bb40_0, 0;
    %load/vec4 v0x5571b015d450_0;
    %assign/vec4 v0x5571b015c500_0, 0;
    %load/vec4 v0x5571b015d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x5571b015dc30_0;
    %assign/vec4 v0x5571b015bf60_0, 0;
    %load/vec4 v0x5571b015c5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b015c1e0_0, 0;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5571b015b6d0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5571b015c1e0_0, 0;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5571b015b6d0_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5571b015c1e0_0, 0;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b015c1e0_0, 0;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b015c1e0_0, 0;
T_4.17 ;
    %load/vec4 v0x5571b015ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b015c380_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
T_4.23 ;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
T_4.14 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5571b015ccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x5571b015d520_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x5571b015daa0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.28 ;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x5571b015cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x5571b015c5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.38;
T_4.31 ;
    %load/vec4 v0x5571b015b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.40;
T_4.39 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.40 ;
    %jmp T_4.38;
T_4.32 ;
    %load/vec4 v0x5571b015b860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.41, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.42 ;
    %jmp T_4.38;
T_4.33 ;
    %load/vec4 v0x5571b015b600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.43, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.44 ;
    %jmp T_4.38;
T_4.34 ;
    %load/vec4 v0x5571b015b600_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.46 ;
    %jmp T_4.38;
T_4.35 ;
    %load/vec4 v0x5571b015b600_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.48 ;
    %jmp T_4.38;
T_4.36 ;
    %load/vec4 v0x5571b015b600_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.49, 8;
    %load/vec4 v0x5571b015d5f0_0;
    %load/vec4 v0x5571b015c780_0;
    %add;
    %assign/vec4 v0x5571b015d5f0_0, 0;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.50 ;
    %jmp T_4.38;
T_4.38 ;
    %pop/vec4 1;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x5571b015d5f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b015d5f0_0, 0;
T_4.30 ;
T_4.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571b015dda0_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5571b0130610;
T_5 ;
    %vpi_call 2 116 "$display", "\000" {0 0 0};
    %vpi_call 2 117 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 118 "$display", "INFO: custom_core_wrapper - Approach 2 (Simple Passthrough)" {0 0 0};
    %vpi_call 2 119 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 120 "$display", "This wrapper uses DIRECT WISHBONE passthrough." {0 0 0};
    %vpi_call 2 121 "$display", "\000" {0 0 0};
    %vpi_call 2 122 "$display", "Advantages:" {0 0 0};
    %vpi_call 2 123 "$display", "  - No protocol conversion needed" {0 0 0};
    %vpi_call 2 124 "$display", "  - Just ~5 lines of wire connections" {0 0 0};
    %vpi_call 2 125 "$display", "  - Clean and easy to understand" {0 0 0};
    %vpi_call 2 126 "$display", "  - Zero latency overhead" {0 0 0};
    %vpi_call 2 127 "$display", "\000" {0 0 0};
    %vpi_call 2 128 "$display", "The core (custom_riscv_core.v) uses native Wishbone," {0 0 0};
    %vpi_call 2 129 "$display", "so this wrapper is just a passthrough module." {0 0 0};
    %vpi_call 2 130 "$display", "=================================================================" {0 0 0};
    %vpi_call 2 131 "$display", "\000" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5571b01613d0;
T_6 ;
    %wait E_0x5571b0161690;
    %load/vec4 v0x5571b0162ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b0162270_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5571b0162270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5571b0162270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b01626a0, 0, 4;
    %load/vec4 v0x5571b0162270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b0162270_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5571b01624d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x5571b0162350_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5571b0162410_0;
    %load/vec4 v0x5571b0162350_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b01626a0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5571b015f5d0;
T_7 ;
    %wait E_0x5571b00783b0;
    %load/vec4 v0x5571b015f920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %add;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %sub;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %and;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %or;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %xor;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x5571b015fa00_0;
    %load/vec4 v0x5571b015faf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5571b015fbd0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5571b015fe60;
T_8 ;
    %wait E_0x5571b01602f0;
    %load/vec4 v0x5571b0160d00_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5571b01606a0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5571b015fe60;
T_9 ;
    %wait E_0x5571b0160280;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b01608b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160a30_0, 0, 1;
    %load/vec4 v0x5571b0160d00_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %load/vec4 v0x5571b01604d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.16 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x5571b01607d0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %load/vec4 v0x5571b01604d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %jmp T_9.31;
T_9.23 ;
    %load/vec4 v0x5571b01605c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.32, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_9.33, 8;
T_9.32 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_9.33, 8;
 ; End of false expr.
    %blend;
T_9.33;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.28 ;
    %load/vec4 v0x5571b01605c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.34, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.35, 8;
T_9.34 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_9.35, 8;
 ; End of false expr.
    %blend;
T_9.35;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %jmp T_9.31;
T_9.31 ;
    %pop/vec4 1;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160c40_0, 0, 1;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b01608b0_0, 0, 1;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571b0160350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0160ec0_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5571b015efa0;
T_10 ;
    %wait E_0x5571b0161690;
    %load/vec4 v0x5571b0165be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0164f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b01651d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0163bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0164290_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5571b0165cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b0164f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b01651d0_0, 0;
    %load/vec4 v0x5571b0164d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5571b0165030_0;
    %assign/vec4 v0x5571b0164760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0164f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b01651d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5571b0163400_0;
    %assign/vec4 v0x5571b01634d0_0, 0;
    %load/vec4 v0x5571b0165290_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.12, 8;
    %load/vec4 v0x5571b0165360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.12;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
T_10.11 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5571b0165290_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.15, 8;
    %load/vec4 v0x5571b0165360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.15;
    %jmp/0xz  T_10.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b0163bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b0164290_0, 0;
    %load/vec4 v0x5571b01634d0_0;
    %assign/vec4 v0x5571b0163940_0, 0;
    %load/vec4 v0x5571b0165360_0;
    %assign/vec4 v0x5571b0164410_0, 0;
    %load/vec4 v0x5571b0165360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x5571b0165b40_0;
    %assign/vec4 v0x5571b0163e70_0, 0;
    %load/vec4 v0x5571b01644d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b01640f0_0, 0;
    %jmp T_10.22;
T_10.18 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5571b01634d0_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5571b01640f0_0, 0;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5571b01634d0_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5571b01640f0_0, 0;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b01640f0_0, 0;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5571b01640f0_0, 0;
T_10.17 ;
    %load/vec4 v0x5571b0163800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0163bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0164290_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
T_10.23 ;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
T_10.14 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5571b0164bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.25, 8;
    %load/vec4 v0x5571b0165430_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x5571b01659b0_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.28 ;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x5571b0164b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x5571b01644d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.38;
T_10.31 ;
    %load/vec4 v0x5571b0163660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.39, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.40;
T_10.39 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.40 ;
    %jmp T_10.38;
T_10.32 ;
    %load/vec4 v0x5571b0163660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.41, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.42;
T_10.41 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.42 ;
    %jmp T_10.38;
T_10.33 ;
    %load/vec4 v0x5571b0163400_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.43, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.44;
T_10.43 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.44 ;
    %jmp T_10.38;
T_10.34 ;
    %load/vec4 v0x5571b0163400_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.45, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.46;
T_10.45 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.46 ;
    %jmp T_10.38;
T_10.35 ;
    %load/vec4 v0x5571b0163400_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.47, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.48;
T_10.47 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.48 ;
    %jmp T_10.38;
T_10.36 ;
    %load/vec4 v0x5571b0163400_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.49, 8;
    %load/vec4 v0x5571b0165500_0;
    %load/vec4 v0x5571b0164690_0;
    %add;
    %assign/vec4 v0x5571b0165500_0, 0;
    %jmp T_10.50;
T_10.49 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.50 ;
    %jmp T_10.38;
T_10.38 ;
    %pop/vec4 1;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x5571b0165500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5571b0165500_0, 0;
T_10.30 ;
T_10.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5571b0165cb0_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5571b0110c00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0166db0_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5571b0166db0_0;
    %inv;
    %store/vec4 v0x5571b0166db0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5571b0110c00;
T_12 ;
    %wait E_0x5571b0161690;
    %load/vec4 v0x5571b0167f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0167760_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5571b0167d20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.5, 10;
    %load/vec4 v0x5571b0167ec0_0;
    %and;
T_12.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5571b0167760_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0x5571b0167760_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5571b0110c00;
T_13 ;
    %wait E_0x5571b0161690;
    %load/vec4 v0x5571b0167f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0166f10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5571b0167110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.5, 10;
    %load/vec4 v0x5571b0167520_0;
    %and;
T_13.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x5571b0166f10_0;
    %nor/r;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b0166f10_0, 0;
    %load/vec4 v0x5571b01675f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v0x5571b0167070_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x5571b0167450_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5571b01672b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5571b0167070_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b0166e50, 0, 4;
T_13.9 ;
    %load/vec4 v0x5571b0167450_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x5571b01672b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5571b0167070_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b0166e50, 4, 5;
T_13.11 ;
    %load/vec4 v0x5571b0167450_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0x5571b01672b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5571b0167070_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b0166e50, 4, 5;
T_13.13 ;
    %load/vec4 v0x5571b0167450_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x5571b01672b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5571b0167070_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b0166e50, 4, 5;
T_13.15 ;
T_13.6 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b0166f10_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5571b0110c00;
T_14 ;
    %pushi/vec4 8388755, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 4194579, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 1085875, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 1118771, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 1102515, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 1074828083, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5571b0167800_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5571b0167800_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5571b0167800_0;
    %store/vec4a v0x5571b01676c0, 4, 0;
    %load/vec4 v0x5571b0167800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b0167800_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b0167800_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5571b0167800_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5571b0167800_0;
    %store/vec4a v0x5571b0166e50, 4, 0;
    %load/vec4 v0x5571b0167800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b0167800_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_0x5571b0110c00;
T_15 ;
    %wait E_0x5571b00a3e80;
    %load/vec4 v0x5571b0167f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5571b0165cb0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 7 117 "$display", "[DECODE] instr=0x%h, rs1_addr=%0d, rs2_addr=%0d, rd_addr=%0d, alu_src_imm=%b, imm=0x%h", v0x5571b0164760_0, v0x5571b01658c0_0, v0x5571b0165a50_0, v0x5571b01655a0_0, v0x5571b0163590_0, v0x5571b0164690_0 {0 0 0};
    %vpi_call 7 120 "$display", "         rs1_data=0x%h, rs2_data=0x%h", v0x5571b01659b0_0, v0x5571b0165b40_0 {0 0 0};
T_15.0 ;
    %load/vec4 v0x5571b0167f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v0x5571b0165cb0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %vpi_call 7 124 "$display", "[EXECUTE] PC=0x%h, ALU_op=%d, op_a=0x%h, op_b=0x%h, result=0x%h", v0x5571b0165500_0, v0x5571b0163190_0, v0x5571b01632a0_0, v0x5571b0163360_0, v0x5571b0163400_0 {0 0 0};
T_15.3 ;
    %load/vec4 v0x5571b0167f90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.9, 10;
    %load/vec4 v0x5571b0165cb0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v0x5571b0165720_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %vpi_call 7 128 "$display", "[WRITEBACK] Writing x%0d = 0x%h", v0x5571b01655a0_0, v0x5571b0165660_0 {0 0 0};
T_15.6 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5571b0110c00;
T_16 ;
    %vpi_call 7 134 "$dumpfile", "build/shifts_debug.vcd" {0 0 0};
    %vpi_call 7 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5571b0110c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b0167f90_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b0167f90_0, 0, 1;
    %vpi_call 7 141 "$display", "\000" {0 0 0};
    %vpi_call 7 142 "$display", "========================================" {0 0 0};
    %vpi_call 7 143 "$display", "R-Type Shift Debug Testbench" {0 0 0};
    %vpi_call 7 144 "$display", "========================================" {0 0 0};
    %vpi_call 7 145 "$display", "\000" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 7 149 "$display", "\000" {0 0 0};
    %vpi_call 7 150 "$display", "========================================" {0 0 0};
    %vpi_call 7 151 "$display", "Final Register Values" {0 0 0};
    %vpi_call 7 152 "$display", "========================================" {0 0 0};
    %vpi_call 7 153 "$display", "x1 = 0x%h (expected: 0x00000008)", &A<v0x5571b01626a0, 1> {0 0 0};
    %vpi_call 7 154 "$display", "x2 = 0x%h (expected: 0x00000004)", &A<v0x5571b01626a0, 2> {0 0 0};
    %vpi_call 7 155 "$display", "x3 = 0x%h (expected: 0x00000800 = 2048)", &A<v0x5571b01626a0, 3> {0 0 0};
    %vpi_call 7 156 "$display", "x4 = 0x%h (expected: 0x00000400 = 1024)", &A<v0x5571b01626a0, 4> {0 0 0};
    %vpi_call 7 157 "$display", "x5 = 0x%h (expected: 0x00000000)", &A<v0x5571b01626a0, 5> {0 0 0};
    %vpi_call 7 158 "$display", "x6 = 0x%h (expected: 0x00000000)", &A<v0x5571b01626a0, 6> {0 0 0};
    %vpi_call 7 159 "$display", "\000" {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5571b01626a0, 4;
    %cmpi/e 2048, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.3, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5571b01626a0, 4;
    %pushi/vec4 1024, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5571b01626a0, 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 7 164 "$display", "*** R-TYPE SHIFTS WORK CORRECTLY ***" {0 0 0};
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 7 166 "$display", "*** SHIFTS HAVE ISSUES ***" {0 0 0};
    %vpi_call 7 167 "$display", "Check the waveform and execution log above" {0 0 0};
T_16.1 ;
    %vpi_call 7 169 "$display", "========================================" {0 0 0};
    %vpi_call 7 171 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5571b0110c00;
T_17 ;
    %delay 10000000, 0;
    %vpi_call 7 176 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call 7 177 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../../rtl/core/custom_core_wrapper.v";
    "../../rtl/core/custom_riscv_core.v";
    "../../rtl/core/alu.v";
    "../../rtl/core/decoder.v";
    "../../rtl/core/regfile.v";
    "tb_shifts_debug.v";
